
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003966                       # Number of seconds simulated
sim_ticks                                  3966398499                       # Number of ticks simulated
final_tick                               533537742753                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304648                       # Simulator instruction rate (inst/s)
host_op_rate                                   394407                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304877                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926716                       # Number of bytes of host memory used
host_seconds                                 13009.83                       # Real time elapsed on the host
sim_insts                                  3963412702                       # Number of instructions simulated
sim_ops                                    5131164705                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       567552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       367104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       248832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1380608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       289408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            289408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10786                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2261                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2261                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1387657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143090010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1452199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     92553484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1290844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     62734998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1258572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44308206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               348075969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1387657                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1452199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1290844                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1258572                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5389272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72964933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72964933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72964933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1387657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143090010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1452199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     92553484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1290844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     62734998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1258572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44308206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              421040902                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9511748                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3079641                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2528077                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205704                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1256149                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193365                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299593                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3314274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16767073                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3079641                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492958                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036312                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1094820                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1630612                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8829691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.329981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5236543     59.31%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354582      4.02%     63.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337153      3.82%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316138      3.58%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261198      2.96%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188310      2.13%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          133909      1.52%     77.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208952      2.37%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792906     20.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8829691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.323772                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.762775                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3468649                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1060737                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434187                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42523                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823592                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496235                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19938691                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10408                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823592                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3651328                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         641639                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       133708                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287142                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       292279                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19346445                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          277                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        160428                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26822003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90126256                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90126256                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10026831                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1873                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        24028                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       424987                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14597925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23444                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17466733                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8829691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.653277                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.832874                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3346370     37.90%     37.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713623     19.41%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362006     15.43%     72.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814440      9.22%     81.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833541      9.44%     91.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380904      4.31%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242576      2.75%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67018      0.76%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69213      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8829691                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63613     58.78%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20499     18.94%     77.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24113     22.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12006952     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200608      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1541713     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847058      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14597925                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.534726                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108225                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007414                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38157209                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23752053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14230261                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14706150                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46328                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666589                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          429                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232350                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823592                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         549134                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15828                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18043587                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898951                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014320                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1422                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237593                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14359682                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464404                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238242                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298410                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018095                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834006                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.509679                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14240658                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14230261                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201290                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24899762                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.496072                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369533                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805227                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204849                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8006099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.528733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3419127     42.71%     42.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046972     25.57%     68.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848124     10.59%     78.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431432      5.39%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449999      5.62%     89.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226670      2.83%     92.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156110      1.95%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89651      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338014      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8006099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338014                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25712347                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36912994                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 682057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951175                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951175                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051331                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051331                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64910003                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19469761                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18702727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                 9511748                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3177463                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2766747                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208548                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1598573                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1535661                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225032                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6444                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3874335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17631339                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3177463                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1760693                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3738863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         968867                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454287                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1905264                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8826636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.305612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5087773     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          665960      7.54%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331538      3.76%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          244828      2.77%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203295      2.30%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176404      2.00%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           61330      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          219962      2.49%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1835546     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8826636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.334057                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.853638                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4013116                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       427061                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612377                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18218                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        755860                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352417                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3171                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19738763                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4847                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        755860                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4180098                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         217502                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47387                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3462022                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       163763                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19120844                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         80051                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25354337                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87105299                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87105299                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16683562                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8670722                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1297                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           415430                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2906532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       669293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8423                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       209860                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17997383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15353386                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20469                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5159164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14087665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8826636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739438                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3178417     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1880034     21.30%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       948280     10.74%     68.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1106824     12.54%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       832222      9.43%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       531455      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228588      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67899      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52917      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8826636                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          65502     73.10%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13821     15.42%     88.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10285     11.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12063387     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       123231      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1124      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2610520     17.00%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       555124      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15353386                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.614150                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89608                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39643482                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23159104                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14828108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15442994                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24794                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       808004                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175290                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        755860                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         142501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8613                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17999818                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        69562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2906532                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       669293                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15024405                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2498420                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       328978                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3038737                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2250686                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            540317                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.579563                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14855723                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14828108                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8934725                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22077815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.558926                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404692                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11171186                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12715581                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5284376                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206591                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8070776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.575509                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3780781     46.85%     46.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1718761     21.30%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       931294     11.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       341132      4.23%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       293055      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130504      1.62%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       315812      3.91%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84272      1.04%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       475165      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8070776                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11171186                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12715581                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2592531                       # Number of memory references committed
system.switch_cpus1.commit.loads              2098528                       # Number of loads committed
system.switch_cpus1.commit.membars               1142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1987780                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11107407                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       173675                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       475165                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25595451                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36756765                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 685112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11171186                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12715581                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11171186                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851454                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851454                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174462                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174462                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69533911                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19482281                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20326438                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9511748                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3386770                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2765527                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       225181                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1417724                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1322945                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          358061                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10017                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3493610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18533872                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3386770                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1681006                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3891656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1209924                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        661604                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1714412                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9028370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.364616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5136714     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          268754      2.98%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          293612      3.25%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          444423      4.92%     68.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          204023      2.26%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          297470      3.29%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          199539      2.21%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          148882      1.65%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2034953     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9028370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.948524                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3677873                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       616211                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3722861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        31024                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        980400                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       568670                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1101                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22182243                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        980400                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3866167                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         115601                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       261249                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3564044                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       240901                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21370817                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           71                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140462                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29876368                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99531396                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99531396                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18244694                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11631585                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3664                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1869                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           633924                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1976765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1030227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10994                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       342279                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19982511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15926811                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32021                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6860253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20989170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9028370                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764085                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.932268                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3214085     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1930884     21.39%     56.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1257401     13.93%     70.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       847506      9.39%     80.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       780517      8.65%     88.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       430631      4.77%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       391819      4.34%     98.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91746      1.02%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83781      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9028370                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         119777     77.97%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16885     10.99%     88.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16961     11.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13285321     83.41%     83.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211370      1.33%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1795      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1588449      9.97%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       839876      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15926811                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.674436                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             153623                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41067635                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26846586                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15462752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16080434                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22683                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       782395                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       274109                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        980400                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          70003                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13831                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19986198                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1976765                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1030227                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1862                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       125877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       262805                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15634397                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1480190                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       292413                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2289785                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2214826                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            809595                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.643693                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15475814                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15462752                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10124998                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28760420                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.625648                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352046                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10632160                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13091100                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6895078                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       227255                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8047970                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626634                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3162184     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2240214     27.84%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       892490     11.09%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       447618      5.56%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       411167      5.11%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       188423      2.34%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       203246      2.53%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104231      1.30%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       398397      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8047970                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10632160                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13091100                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1950481                       # Number of memory references committed
system.switch_cpus2.commit.loads              1194366                       # Number of loads committed
system.switch_cpus2.commit.membars               1822                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1890251                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11793228                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       269931                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       398397                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27635569                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40953894                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 483378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10632160                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13091100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10632160                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.894620                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.894620                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.117792                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.117792                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        70198073                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21432861                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20390722                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus3.numCycles                 9511748                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3393221                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2762938                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       229228                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1402735                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1325483                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          358533                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10177                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3558331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18516374                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3393221                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1684016                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4106724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1177448                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        805663                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1743844                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9416853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.431738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5310129     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          424776      4.51%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          424870      4.51%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          529234      5.62%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          164570      1.75%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          207214      2.20%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          173043      1.84%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          159646      1.70%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         2023371     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9416853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356740                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.946685                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3731284                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       776278                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3926518                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        36947                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        945819                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       575519                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      22077837                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1814                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        945819                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3899772                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          55487                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       524767                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3792774                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       198227                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21320591                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123503                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29931413                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     99342158                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     99342158                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18629743                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11301665                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4015                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2163                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           541668                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1971182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1023655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9324                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       306617                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          20047805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4027                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16161416                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        33772                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6655664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20108742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          248                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9416853                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.716223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.905729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3526877     37.45%     37.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1903637     20.22%     57.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262254     13.40%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       882488      9.37%     80.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       879970      9.34%     89.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420640      4.47%     94.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       400274      4.25%     98.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64621      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76092      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9416853                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         102549     75.84%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16528     12.22%     88.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16137     11.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13505330     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       202328      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1848      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1600300      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       851610      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16161416                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.699101                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135214                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008366                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41908671                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26707634                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15710917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16296630                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        20163                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       755132                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       251652                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        945819                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          30858                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4912                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20051836                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1971182                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1023655                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2143                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       139020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       128823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       267843                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15883120                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1494304                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278296                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2317054                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2269020                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            822750                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.669842                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15729229                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15710917                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10202375                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28784490                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.651738                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354440                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10836782                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13358509                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6693341                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       230946                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8471033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.576963                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145853                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3504194     41.37%     41.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2236859     26.41%     67.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       910534     10.75%     78.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       495564      5.85%     84.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       433890      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176915      2.09%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       197066      2.33%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       116729      1.38%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       399282      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8471033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10836782                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13358509                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1988053                       # Number of memory references committed
system.switch_cpus3.commit.loads              1216050                       # Number of loads committed
system.switch_cpus3.commit.membars               1878                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1938600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12025265                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       276090                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       399282                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28123406                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           41050432                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  94895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10836782                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13358509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10836782                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.877728                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.877728                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.139305                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.139305                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        71299140                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21831688                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20396000                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3772                       # number of misc regfile writes
system.l20.replacements                          4482                       # number of replacements
system.l20.tagsinuse                      1023.428241                       # Cycle average of tags in use
system.l20.total_refs                           22541                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5506                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.093898                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.462626                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.934153                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   732.627109                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.404353                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010217                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.715456                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.266996                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999442                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6013                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6014                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             951                       # number of Writeback hits
system.l20.Writeback_hits::total                  951                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6061                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6062                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6061                       # number of overall hits
system.l20.overall_hits::total                   6062                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4434                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4477                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4434                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4477                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4434                       # number of overall misses
system.l20.overall_misses::total                 4477                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13284457                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    764511906                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      777796363                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13284457                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    764511906                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       777796363                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13284457                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    764511906                       # number of overall miss cycles
system.l20.overall_miss_latency::total      777796363                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10447                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10491                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          951                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              951                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10495                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10539                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10495                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10539                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424428                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426747                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422487                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424803                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422487                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424803                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 172420.366712                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 173731.597722                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 172420.366712                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 173731.597722                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 308940.860465                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 172420.366712                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 173731.597722                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 625                       # number of writebacks
system.l20.writebacks::total                      625                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4434                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4477                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4434                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4477                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4434                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4477                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    714054063                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    726850226                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    714054063                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    726850226                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12796163                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    714054063                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    726850226                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424428                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426747                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422487                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424803                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422487                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424803                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 161040.609608                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 162352.071923                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 161040.609608                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 162352.071923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 297585.186047                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 161040.609608                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 162352.071923                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2915                       # number of replacements
system.l21.tagsinuse                      1023.651250                       # Cycle average of tags in use
system.l21.total_refs                           21264                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3936                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.402439                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.618556                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.683137                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   724.694529                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           277.655028                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011346                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.707710                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271147                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999659                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2972                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2976                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             684                       # number of Writeback hits
system.l21.Writeback_hits::total                  684                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           27                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   27                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2999                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3003                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2999                       # number of overall hits
system.l21.overall_hits::total                   3003                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2868                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2913                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2868                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2913                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2868                       # number of overall misses
system.l21.overall_misses::total                 2913                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17832786                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    401862500                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      419695286                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17832786                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    401862500                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       419695286                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17832786                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    401862500                       # number of overall miss cycles
system.l21.overall_miss_latency::total      419695286                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5840                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5889                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          684                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              684                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           27                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               27                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5867                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5916                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5867                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5916                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.491096                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.494651                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488836                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.492394                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488836                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.492394                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 140119.421199                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 144076.651562                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 140119.421199                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 144076.651562                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 396284.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 140119.421199                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 144076.651562                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2868                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2913                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2868                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2913                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2868                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2913                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    367780930                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    385085087                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    367780930                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    385085087                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17304157                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    367780930                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    385085087                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.491096                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.494651                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488836                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.492394                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488836                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.492394                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128236.028591                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132195.361140                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128236.028591                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132195.361140                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 384536.822222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128236.028591                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132195.361140                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1990                       # number of replacements
system.l22.tagsinuse                      1022.757344                       # Cycle average of tags in use
system.l22.total_refs                           50184                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3011                       # Sample count of references to valid blocks.
system.l22.avg_refs                         16.666888                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.310921                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.091771                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   593.152217                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           405.202435                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010069                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.013761                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.579250                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.395706                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998786                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2801                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2803                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1015                       # number of Writeback hits
system.l22.Writeback_hits::total                 1015                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2857                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2859                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2857                       # number of overall hits
system.l22.overall_hits::total                   2859                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1945                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1985                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1945                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1985                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1945                       # number of overall misses
system.l22.overall_misses::total                 1985                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14373626                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    298647932                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      313021558                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14373626                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    298647932                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       313021558                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14373626                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    298647932                       # number of overall miss cycles
system.l22.overall_miss_latency::total      313021558                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4746                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4788                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1015                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1015                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4802                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4844                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4802                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4844                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.409819                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.414578                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.405040                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.409785                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.405040                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.409785                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 359340.650000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 153546.494602                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 157693.480101                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 359340.650000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 153546.494602                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 157693.480101                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 359340.650000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 153546.494602                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 157693.480101                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 670                       # number of writebacks
system.l22.writebacks::total                      670                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1944                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1984                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1944                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1984                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1944                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1984                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13917763                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    276410651                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    290328414                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13917763                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    276410651                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    290328414                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13917763                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    276410651                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    290328414                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.409608                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.414369                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.404831                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.409579                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.404831                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.409579                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 347944.075000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 142186.548868                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146334.886089                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 347944.075000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 142186.548868                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146334.886089                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 347944.075000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 142186.548868                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146334.886089                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1414                       # number of replacements
system.l23.tagsinuse                      1023.039531                       # Cycle average of tags in use
system.l23.total_refs                           61686                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2435                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.333060                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.118793                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.929411                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   504.465227                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           489.526099                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.010858                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.017509                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492642                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.478053                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999062                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2865                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2866                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             928                       # number of Writeback hits
system.l23.Writeback_hits::total                  928                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           44                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   44                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2909                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2910                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2909                       # number of overall hits
system.l23.overall_hits::total                   2910                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1373                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1412                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1373                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1412                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1373                       # number of overall misses
system.l23.overall_misses::total                 1412                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13333537                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    219070698                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      232404235                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13333537                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    219070698                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       232404235                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13333537                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    219070698                       # number of overall miss cycles
system.l23.overall_miss_latency::total      232404235                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4238                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4278                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          928                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              928                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           44                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4282                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4322                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4282                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4322                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.323974                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.330061                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.320645                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.326701                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.320645                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.326701                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 341885.564103                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 159556.225783                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164592.234419                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 341885.564103                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 159556.225783                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164592.234419                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 341885.564103                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 159556.225783                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164592.234419                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 585                       # number of writebacks
system.l23.writebacks::total                      585                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1373                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1412                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1373                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1412                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1373                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1412                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12888325                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    203376772                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    216265097                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12888325                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    203376772                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    216265097                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12888325                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    203376772                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    216265097                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.323974                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.330061                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.320645                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.326701                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.320645                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.326701                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330469.871795                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148125.835397                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 153162.250000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 330469.871795                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 148125.835397                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 153162.250000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 330469.871795                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 148125.835397                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 153162.250000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.388722                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001639237                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712203.823932                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.725015                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.663708                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063662                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926905                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1630543                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1630543                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1630543                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1630543                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1630543                       # number of overall hits
system.cpu0.icache.overall_hits::total        1630543                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total           69                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24924811                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24924811                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24924811                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24924811                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1630612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1630612                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1630612                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1630612                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1630612                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1630612                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 361229.144928                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 361229.144928                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 361229.144928                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13398208                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13398208                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13398208                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 304504.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 304504.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10495                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371372                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10751                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16219.083992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.334245                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.665755                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126618                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905090                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905090                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37863                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          173                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38036                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38036                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38036                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38036                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3084835209                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3084835209                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5408757                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5408757                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3090243966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3090243966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3090243966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3090243966                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164481                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164481                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943126                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943126                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943126                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943126                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032515                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81473.607717                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81473.607717                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31264.491329                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31264.491329                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81245.240456                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81245.240456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81245.240456                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81245.240456                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          951                       # number of writebacks
system.cpu0.dcache.writebacks::total              951                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27416                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27416                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27541                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27541                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10447                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10447                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10495                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10495                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    818596199                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    818596199                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       775671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       775671                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    819371870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819371870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    819371870                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819371870                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78357.059347                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78357.059347                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16159.812500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16159.812500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 78072.593616                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78072.593616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 78072.593616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78072.593616                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.086026                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913346513                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610840.410935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.344006                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.742020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069462                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824907                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894369                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1905204                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1905204                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1905204                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1905204                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1905204                       # number of overall hits
system.cpu1.icache.overall_hits::total        1905204                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20102582                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20102582                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20102582                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20102582                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1905263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1905263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1905263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1905263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1905263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1905263                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340721.728814                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340721.728814                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340721.728814                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        69751                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 34875.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18076746                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18076746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18076746                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 368913.183673                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 368913.183673                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5867                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206973621                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6123                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33802.649192                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.707593                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.292407                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799639                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200361                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2271189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2271189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       491555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        491555                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1146                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2762744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2762744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2762744                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2762744                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20517                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20517                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           79                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20596                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2176286691                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2176286691                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2592052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2592052                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2178878743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2178878743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2178878743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2178878743                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2291706                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2291706                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       491634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       491634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2783340                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2783340                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2783340                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2783340                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008953                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000161                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007400                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106072.363942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106072.363942                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32810.784810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32810.784810                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105791.354778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105791.354778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105791.354778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105791.354778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          684                       # number of writebacks
system.cpu1.dcache.writebacks::total              684                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14677                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14729                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14729                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5840                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5840                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5867                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    428935441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    428935441                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       595766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       595766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    429531207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    429531207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    429531207                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    429531207                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73447.849486                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73447.849486                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22065.407407                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22065.407407                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73211.386910                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73211.386910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73211.386910                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73211.386910                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.877610                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004762918                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1993577.218254                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.877610                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060701                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.801086                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1714355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1714355                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1714355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1714355                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1714355                       # number of overall hits
system.cpu2.icache.overall_hits::total        1714355                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20032219                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20032219                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20032219                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20032219                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20032219                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20032219                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1714412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1714412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1714412                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1714412                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1714412                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1714412                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 351442.438596                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 351442.438596                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 351442.438596                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 351442.438596                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 351442.438596                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 351442.438596                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14459892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14459892                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14459892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14459892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14459892                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14459892                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 344283.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 344283.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 344283.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 344283.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 344283.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 344283.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4802                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153922615                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5058                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              30431.517398                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.974983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.025017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886621                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113379                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1160305                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1160305                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       752271                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        752271                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1912576                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1912576                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1912576                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1912576                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11996                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11996                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          179                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          179                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12175                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12175                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1140244147                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1140244147                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5651536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5651536                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1145895683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1145895683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1145895683                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1145895683                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1172301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1172301                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       752450                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       752450                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1823                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1924751                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1924751                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1924751                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1924751                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000238                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006325                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006325                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006325                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006325                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95052.029593                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95052.029593                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31572.826816                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31572.826816                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94118.741930                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94118.741930                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94118.741930                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94118.741930                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1015                       # number of writebacks
system.cpu2.dcache.writebacks::total             1015                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7250                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7250                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7373                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7373                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7373                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7373                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4746                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4746                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4802                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4802                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4802                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    324028701                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    324028701                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1194744                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1194744                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    325223445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    325223445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    325223445                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    325223445                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 68274.062579                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68274.062579                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21334.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21334.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 67726.664931                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67726.664931                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 67726.664931                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67726.664931                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               506.015056                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008076531                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984402.620079                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.015056                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060922                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810922                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1743783                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1743783                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1743783                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1743783                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1743783                       # number of overall hits
system.cpu3.icache.overall_hits::total        1743783                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           61                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           61                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           61                       # number of overall misses
system.cpu3.icache.overall_misses::total           61                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23537774                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23537774                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23537774                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23537774                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23537774                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23537774                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1743844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1743844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1743844                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1743844                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1743844                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1743844                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 385865.147541                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 385865.147541                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 385865.147541                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 385865.147541                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 385865.147541                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 385865.147541                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13458393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13458393                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13458393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13458393                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13458393                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13458393                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 336459.825000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 336459.825000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 336459.825000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 336459.825000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 336459.825000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 336459.825000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4282                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               149016356                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4538                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32837.451741                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.932434                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.067566                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.874736                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.125264                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1170727                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1170727                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       767930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        767930                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2074                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2074                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1886                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1886                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1938657                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1938657                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1938657                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1938657                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8421                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8421                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          174                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8595                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8595                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8595                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8595                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    578725955                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    578725955                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5681249                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5681249                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    584407204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    584407204                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    584407204                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    584407204                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1179148                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1179148                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       768104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       768104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1947252                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1947252                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1947252                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1947252                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007142                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007142                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000227                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004414                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004414                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004414                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004414                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68724.136682                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68724.136682                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32650.856322                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32650.856322                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67993.857359                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67993.857359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67993.857359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67993.857359                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          928                       # number of writebacks
system.cpu3.dcache.writebacks::total              928                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4183                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4183                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4313                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4313                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4313                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4313                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4238                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4238                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4282                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4282                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4282                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4282                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    246749645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    246749645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       990072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       990072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    247739717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    247739717                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    247739717                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    247739717                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003594                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003594                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002199                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002199                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58223.134733                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58223.134733                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22501.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22501.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57856.075899                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57856.075899                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57856.075899                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57856.075899                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
