<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2T390H-6FFBG900</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>Main</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Verilog Standard</data>
                        <data>SystemVerilog</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Beta Features for Verilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>G:/Current_Pango/TenGigTest	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>VHDL (Beta)</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>VHDL Standard</data>
                        <data>VHDL_93</data>
                    </row>
                    <row>
                        <data>Default Enum Encoding</data>
                        <data>default</data>
                    </row>
                    <row>
                        <data>Implicit Initial Value Support</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Beta Features for VHDL</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/Main.sv</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/Link10G.sv</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/MAC_Link.sv</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/packet_gen.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/source/prbs_any.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:3s</data>
            <data>0h:0m:3s</data>
            <data>0h:0m:8s</data>
            <data>190</data>
            <data>WINDOWS 11 x86_64</data>
            <data>13th Gen Intel(R) Core(TM) i9-13900K</data>
            <data>64</data>
        </row>
    </table>
    <table id="report_end" title="Report Ended" column_number="0">
        <column_headers/>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable SystemVerilog features and keywords</data>
        </row>
        <row>
            <data message="4">Include path: G:/Current_Pango/TenGigTest</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/Main.sv</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 1)] Analyzing module Main (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 87)] xgmii_tx_ready is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 88)] xge_tx_data is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 89)] xge_tx_data_en is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 90)] xge_tx_data_sop is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 91)] xge_tx_data_eop is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 92)] xge_tx_data_byte_vaild is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 93)] syn_align is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 94)] usclk is declared implicitly.</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/Link10G.sv</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 1)] Analyzing module Link10G (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 160)] Analyzing module alarm_detect (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 432)] Analyzing module alarm_insert (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 924)] Analyzing module cfg_reg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 1962)] Analyzing module crc32_16bit_cal (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2088)] Analyzing module crc32_64bit_cal (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2256)] Analyzing module crc32_8bit_cal (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2436)] Analyzing module crc32_cal (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2744)] Analyzing module crc_rx_cal_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3111)] Analyzing module crc_tx_cal_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3496)] Analyzing module packet2xgmii (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3964)] Analyzing module packet_statistics (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4528)] Analyzing module pause_packet_gen (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Analyzing module pause_req_gen (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4988)] Analyzing module reset_pro_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5063)] Analyzing module rst_syn (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5160)] Analyzing module rx_reg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5276)] Analyzing module tx_reg (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5445)] Analyzing module xge_mac_reg_union (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5837)] Analyzing module xge_mac_rx_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6381)] Analyzing module xge_mac_tx_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6850)] Analyzing module xge_mtu_packet (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Analyzing module xge_pause_time_count (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7485)] Analyzing module xge_rx_pause (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8185)] Analyzing module xge_tx_ctrl_v1 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8982)] Analyzing module xge_tx_pause (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9362)] Analyzing module xgmii2packet_zb (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 32)] Analyzing module ips_baser_sync_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 215)] Analyzing module pgr_BaseR_core_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 686)] Analyzing module pgr_prbs_gen_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1206)] Analyzing module pgr_reg_management_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1664)] Analyzing module pgr_reg_union_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1801)] Analyzing module pgr_rst_debounce_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1899)] Analyzing module pgr_rst_syn_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2137)] Analyzing module pgr_rx_ctc_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2496)] Analyzing module pgr_rx_decode_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2940)] Analyzing module pgr_rx_descramble_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 3599)] Analyzing module pgr_rx_synchronization_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 4259)] Analyzing module pgr_tx_encode_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 4713)] Analyzing module pgr_tx_gearbox_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 5247)] Analyzing module pgr_tx_scramble_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/MAC_Link.sv</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 1)] Analyzing module MAC_Link (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v(line number: 6)] Analyzing module pgr_apb_mif_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v(line number: 6)] Analyzing module pgr_clk_gen_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Analyzing module pgr_cmd_parser_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v(line number: 6)] Analyzing module pgr_fifo_top_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v(line number: 6)] Analyzing module pgr_mdio_mif_16bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v(line number: 6)] Analyzing module pgr_uart_ctrl_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v(line number: 6)] Analyzing module pgr_uart_ctrl_top_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v(line number: 6)] Analyzing module pgr_uart_rx_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 6)] Analyzing module pgr_uart_top_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v(line number: 6)] Analyzing module pgr_uart_tx_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v(line number: 1)] Analyzing module rstn_sync_32bit (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_pgr_prefetch_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo (library work)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 59)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 64)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 70)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Analyzing module pgr_prefetch_fifo (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v(line number: 1)] Analyzing module reg_union_bridge_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/packet_gen.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/packet_gen.v(line number: 1)] Analyzing module packet_gen (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/source/prbs_any.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/source/prbs_any.v(line number: 1)] Analyzing module prbs_any (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v(line number: 18)] Analyzing module PLL_IN_50 (library PLL_IN_50)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_4bytes_boundary_40b.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_4bytes_boundary_40b.v(line number: 16)] Analyzing module ipm2t_hssthp_4bytes_boundary_40b (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v(line number: 17)] Analyzing module ipm2t_hssthp_apb_bridge_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v(line number: 18)] Analyzing module ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v(line number: 19)] Analyzing module ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v(line number: 18)] Analyzing module ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 18)] Analyzing module ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_fifo_clr_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_fifo_clr_v1_0.v(line number: 16)] Analyzing module ipm2t_hssthp_fifo_clr_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 16)] Analyzing module ipm2t_hssthp_hpll_rst_fsm_v1_3 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_lpll_rst_fsm_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_lpll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2t_hssthp_lpll_rst_fsm_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_debounce_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_hpll_v1_3 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_lpll_v1_1 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_rx_v1_5b (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_sync_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_tx_v1_5 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_v1_8a (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2t_hssthp_rst_wtchdg_v1_0 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 16)] Analyzing module ipm2t_hssthp_rxlane_rst_fsm_v1_5b (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 16)] Analyzing module ipm2t_hssthp_txlane_rst_fsm_v1_5 (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 19)] Analyzing module Transceiver_10G (library Transceiver_10G)</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 1275)] o_p_l2txn is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 1276)] o_p_l2txp is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 1369)] o_p_l3txn is declared implicitly.</data>
        </row>
        <row>
            <data message="5">Verilog-2057: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 1370)] o_p_l3txp is declared implicitly.</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_FIFO_CORE (library FIFO_CORE)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_FIFO_CORE (library FIFO_CORE)</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 347)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_FIFO_CORE (library FIFO_CORE)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v(line number: 16)] Analyzing module FIFO_CORE (library FIFO_CORE)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 18)] Analyzing module ipm2l_fifo_ctrl_v1_1_fifo_512x44 (library fifo_512x44)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 46)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 48)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 59)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 61)] Convert attribute name from syn_preserve to PAP_PRESERVE</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 18)] Analyzing module ipm2l_sdpram_v1_10_fifo_512x44 (library fifo_512x44)</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 347)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v(line number: 19)] Analyzing module ipm2l_fifo_v1_10_fifo_512x44 (library fifo_512x44)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v(line number: 16)] Analyzing module fifo_512x44 (library fifo_512x44)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 20)] Analyzing module ipm_distributed_sdpram_v1_3_tx_ram_0 (library tx_ram_0)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 57)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 62)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 68)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v(line number: 18)] Analyzing module tx_ram_0 (library tx_ram_0)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 20)] Analyzing module ipm_distributed_sdpram_v1_3_ram_data_sta (library ram_data_sta)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 57)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 62)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 68)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v(line number: 18)] Analyzing module ram_data_sta (library ram_data_sta)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 20)] Analyzing module ipm_distributed_sdpram_v1_3_ram_data_sta_mirror (library ram_data_sta_mirror)</data>
        </row>
        <row>
            <data message="4">[G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 29)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 57)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 62)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-2064: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 68)] Within an initial construct, statements that not supported for synthesis will be ignored. Simulation mismatch may occur</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v(line number: 18)] Analyzing module ram_data_sta_mirror (library ram_data_sta_mirror)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v(line number: 18)] Analyzing module Debug_pll (library Debug_pll)</data>
        </row>
        <row>
            <data message="4">Module &quot;Main&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 1)] Elaborating module Main</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 51)] Elaborating instance Debug</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v(line number: 18)] Elaborating module Debug_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v(line number: 225)] Elaborating instance u_buf1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v(line number: 312)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 59)] Elaborating instance Pll_50mhz</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v(line number: 18)] Elaborating module PLL_IN_50</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v(line number: 304)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 67)] Elaborating instance LinkMain</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 1)] Elaborating module Link10G</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 157)] Elaborating instance Reg_bridge</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v(line number: 1)] Elaborating module reg_union_bridge_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 187)] Elaborating instance RegCONFIG</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1664)] Elaborating module pgr_reg_union_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 220)] Elaborating instance rst_debounce_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1801)] Elaborating module pgr_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/rst_debounce_inst} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 12'b100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 228)] Elaborating instance pcs_tx_rst_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1899)] Elaborating module pgr_rst_syn_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 236)] Elaborating instance pcs_rx_rst_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1899)] Elaborating module pgr_rst_syn_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 244)] Elaborating instance pma_hsst_rst_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1899)] Elaborating module pgr_rst_syn_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 252)] Elaborating instance MAC_10G</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 1)] Elaborating module MAC_Link</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G} parameter value:
    TX_REG_STSTISTICS = FALSE
    RX_REG_STSTISTICS = FALSE
    PAUSE_FLOW = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 149)] Elaborating instance reset_pro_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4988)] Elaborating module reset_pro_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5005)] Elaborating instance tx_rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5063)] Elaborating module rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5013)] Elaborating instance rx_rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5063)] Elaborating module rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5022)] Elaborating instance apb_rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5063)] Elaborating module rst_syn</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 165)] Elaborating instance xge_mac_reg_union_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5445)] Elaborating module xge_mac_reg_union</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 196)] Elaborating instance xge_cfg_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 924)] Elaborating module cfg_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 253)] Elaborating instance xge_mac_alarm_detect</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 160)] Elaborating module alarm_detect</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 270)] Elaborating instance xge_mac_rx_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5837)] Elaborating module xge_mac_rx_top</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G/xge_mac_rx_top} parameter value:
    PAUSE_FLOW = FALSE
    RX_REG_STSTISTICS = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5914)] Elaborating instance xgmii2packet_zb_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9362)] Elaborating module xgmii2packet_zb</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5930)] Elaborating instance crc_rx_cal_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2744)] Elaborating module crc_rx_cal_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2892)] Elaborating instance crc_rx_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2436)] Elaborating module crc32_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2586)] Elaborating instance crc_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2088)] Elaborating module crc32_64bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2105)] Elaborating instance crc_cal_byte0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2256)] Elaborating module crc32_8bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2112)] Elaborating instance crc_cal_byte2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2256)] Elaborating module crc32_8bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2119)] Elaborating instance crc_cal_byte4</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2256)] Elaborating module crc32_8bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2126)] Elaborating instance crc_cal_byte6</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2256)] Elaborating module crc32_8bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2133)] Elaborating instance crc_cal_byte1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 1962)] Elaborating module crc32_16bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2139)] Elaborating instance crc_cal_byte3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 1962)] Elaborating module crc32_16bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2145)] Elaborating instance crc_cal_byte5</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 1962)] Elaborating module crc32_16bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2151)] Elaborating instance crc_cal_byte7</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 1962)] Elaborating module crc32_16bit_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5951)] Elaborating instance xge_rx_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5160)] Elaborating module rx_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5188)] Elaborating instance rx_packet_statistics</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3964)] Elaborating module packet_statistics</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4207)] Elaborating instance ram_data_sta</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v(line number: 18)] Elaborating module ram_data_sta</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v(line number: 63)] Elaborating instance u_ipm_distributed_sdpram_ram_data_sta</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 20)] Elaborating module ipm_distributed_sdpram_v1_3_ram_data_sta</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G/xge_mac_rx_top/xge_rx_reg/rx_packet_statistics/ram_data_sta/u_ipm_distributed_sdpram_ram_data_sta} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000001000000
    RST_TYPE = SYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4327)] Elaborating instance ram_data_sta_mirror</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v(line number: 18)] Elaborating module ram_data_sta_mirror</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v(line number: 63)] Elaborating instance u_ipm_distributed_sdpram_ram_data_sta_mirror</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 20)] Elaborating module ipm_distributed_sdpram_v1_3_ram_data_sta_mirror</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G/xge_mac_rx_top/xge_rx_reg/rx_packet_statistics/ram_data_sta_mirror/u_ipm_distributed_sdpram_ram_data_sta_mirror} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000001000000
    RST_TYPE = SYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5982)] Elaborating instance xge_rx_pause_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7485)] Elaborating module xge_rx_pause</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7660)] Elaborating instance pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7673)] Elaborating instance pfc0_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7686)] Elaborating instance pfc1_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7699)] Elaborating instance pfc2_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7712)] Elaborating instance pfc3_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7726)] Elaborating instance pfc4_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7739)] Elaborating instance pfc5_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7752)] Elaborating instance pfc6_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7765)] Elaborating instance pfc7_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 7205)] Elaborating module xge_pause_time_count</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6032)] Elaborating instance xge_mtu_packet_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6850)] Elaborating module xge_mtu_packet</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 311)] Elaborating instance xge_mac_tx_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6381)] Elaborating module xge_mac_tx_top</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G/xge_mac_tx_top} parameter value:
    PAUSE_FLOW = FALSE
    TX_REG_STSTISTICS = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6490)] Elaborating instance xge_tx_pause_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8982)] Elaborating module xge_tx_pause</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9036)] Elaborating instance pause_req_gen_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9049)] Elaborating instance pfc0_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9062)] Elaborating instance pfc1_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9076)] Elaborating instance pfc2_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9089)] Elaborating instance pfc3_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9102)] Elaborating instance pfc4_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9115)] Elaborating instance pfc5_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9129)] Elaborating instance pfc6_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9143)] Elaborating instance pfc7_pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4813)] Elaborating module pause_req_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 9158)] Elaborating instance pause_packet_gen_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 4528)] Elaborating module pause_packet_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6553)] Elaborating instance xge_tx_ctrl_ipg_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8185)] Elaborating module xge_tx_ctrl_v1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8296)] Elaborating instance tx_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v(line number: 18)] Elaborating module tx_ram_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v(line number: 63)] Elaborating instance u_ipm_distributed_sdpram_tx_ram_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 20)] Elaborating module ipm_distributed_sdpram_v1_3_tx_ram_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/tx_ram/u_ipm_distributed_sdpram_tx_ram_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000001000110
    RST_TYPE = SYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0006: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 70)] Set initial value to mem[i] in initial construct.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6586)] Elaborating instance xge_tx_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5276)] Elaborating module tx_reg</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 5303)] Elaborating instance tx_packet_statistics</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3964)] Elaborating module packet_statistics</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6616)] Elaborating instance crc_tx_cal_top_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3111)] Elaborating module crc_tx_cal_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3320)] Elaborating instance crc_tx_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 2436)] Elaborating module crc32_cal</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6638)] Elaborating instance xge_mtu_packet_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6850)] Elaborating module xge_mtu_packet</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 6662)] Elaborating instance packet2xgmii_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 3496)] Elaborating module packet2xgmii</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 372)] Elaborating instance xge_mac_alarm_insert</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 432)] Elaborating module alarm_insert</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 196)] The net tx_packet_sta_clr that drives an input pin of module instance Main/LinkMain/MAC_10G.xge_cfg_reg has no driver, tie the net to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [G:/Current_Pango/TenGigTest/source/MAC_Link.sv(line number: 196)] The net rx_packet_sta_clr that drives an input pin of module instance Main/LinkMain/MAC_10G.xge_cfg_reg has no driver, tie the net to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 290)] Elaborating instance PCS_10G</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 215)] Elaborating module pgr_BaseR_core_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 311)] Elaborating instance u0_tx_encode</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 4259)] Elaborating module pgr_tx_encode_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 320)] Elaborating instance u1_tx_scramble</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 5247)] Elaborating module pgr_tx_scramble_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 5452)] Elaborating instance u_prbs_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 686)] Elaborating module pgr_prbs_gen_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u1_tx_scramble/u_prbs_gen} parameter value:
    PRBS_GEN_EN = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 332)] Elaborating instance u2_tx_gearbox</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 4713)] Elaborating module pgr_tx_gearbox_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 4753)] Elaborating instance FIFO_CORE_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v(line number: 16)] Elaborating module FIFO_CORE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v(line number: 160)] Elaborating instance U_ipm2l_fifo_FIFO_CORE</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_FIFO_CORE</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111110100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v(line number: 84)] Elaborating instance U_ipm2l_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_FIFO_CORE</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001000010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001000010
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000001
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 538)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 539)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 540)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 541)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 541)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 542)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 542)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 543)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 543)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 544)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 689)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 691)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 691)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 692)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 692)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 693)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 869)] Assign 0 to drive the floating input pin INJECT_SBITERR of module instance Main/LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v(line number: 869)] Assign 0 to drive the floating input pin INJECT_DBITERR of module instance Main/LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_FIFO_CORE</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000111110100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 348)] Elaborating instance u3_rx_synchronization</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 3599)] Elaborating module pgr_rx_synchronization_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 368)] Elaborating instance u4_rx_descramble</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2940)] Elaborating module pgr_rx_descramble_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 3172)] Elaborating instance u_prbs_chk</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 686)] Elaborating module pgr_prbs_gen_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk} parameter value:
    PRBS_GEN_EN = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 393)] Elaborating instance u5_rx_decode</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2496)] Elaborating module pgr_rx_decode_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 405)] Elaborating instance u6_rx_ctc</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2137)] Elaborating module pgr_rx_ctc_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u6_rx_ctc} parameter value:
    FIFO_WWIDTH = 32'b00000000000000000000000000000111
    RD_ST_HIT = 32'b00000000000000000000000000000101
    SKIP_CODE = 64'b0000011100000111000001110000011100000111000001110000011100000111</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2251)] Elaborating instance fifo_512x44_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v(line number: 16)] Elaborating module fifo_512x44</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v(line number: 164)] Elaborating instance U_ipm2l_fifo_fifo_512x44</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v(line number: 19)] Elaborating module ipm2l_fifo_v1_10_fifo_512x44</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44} parameter value:
    c_CAS_MODE = 36K
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000110010000
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000011001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v(line number: 84)] Elaborating instance U_ipm2l_sdpram</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 18)] Elaborating module ipm2l_sdpram_v1_10_fifo_512x44</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram} parameter value:
    c_CAS_MODE = 36K
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_WR_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DATA_WIDTH = 32'b00000000000000000000000001001000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_FAB_REG = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RESET_TYPE = ASYNC
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 516)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 517)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 538)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 539)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 540)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 541)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 541)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 542)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 542)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 543)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 543)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 544)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 670)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 689)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 690)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 691)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 691)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 692)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 692)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 693)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 869)] Elaborating instance U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 869)] Assign 0 to drive the floating input pin INJECT_SBITERR of module instance Main/LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v(line number: 869)] Assign 0 to drive the floating input pin INJECT_DBITERR of module instance Main/LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram.ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v(line number: 109)] Elaborating instance U_ipm2l_fifo_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 18)] Elaborating module ipm2l_fifo_ctrl_v1_1_fifo_512x44</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000110010000
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000011001000</data>
        </row>
        <row>
            <data message="5">Verilog-2039: [G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v(line number: 195)] Repeat multiplier in concatenation evaluates to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 2258)] Width mismatch between port &quot;wr_water_level&quot; (10 bits) and port connection (7 bits) in module instance &quot;fifo_512x44&quot;.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 417)] Elaborating instance u7_reg_management</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1206)] Elaborating module pgr_reg_management_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1391)] Elaborating instance rx_sigdet_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 32)] Elaborating module ips_baser_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1439)] Elaborating instance link_up_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 32)] Elaborating module ips_baser_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1459)] Elaborating instance aligned_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 32)] Elaborating module ips_baser_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 1460)] Elaborating instance block_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp(line number: 32)] Elaborating module ips_baser_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 338)] Elaborating instance PHY_10G</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 19)] Elaborating module Transceiver_10G</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 654)] Elaborating instance U_IPM2T_HSSTHP_RST</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_v1_8a</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    HPLL_USE = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    MULTHPLL_BONDING = FALSE
    SINGLEHPLL_BONDING = FALSE
    CH0_LPLL_USE = FALSE
    CH1_LPLL_USE = FALSE
    CH2_LPLL_USE = FALSE
    CH3_LPLL_USE = FALSE
    CH0_TX_PLL_SEL = HPLL
    CH1_TX_PLL_SEL = HPLL
    CH2_TX_PLL_SEL = HPLL
    CH3_TX_PLL_SEL = HPLL
    CH0_RX_PLL_SEL = HPLL
    CH1_RX_PLL_SEL = HPLL
    CH2_RX_PLL_SEL = HPLL
    CH3_RX_PLL_SEL = HPLL
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
    CH0_TX_RATE = 10.312500
    CH1_TX_RATE = 0.000000
    CH2_TX_RATE = 0.000000
    CH3_TX_RATE = 0.000000
    CH0_RX_RATE = 10.312500
    CH1_RX_RATE = 0.000000
    CH2_RX_RATE = 0.000000
    CH3_RX_RATE = 0.000000
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH0_BOND_WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001110
    CH2_BOND_WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001110
    CH0_BOND_WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001110
    CH2_BOND_WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 402)] Elaborating instance hssthp_rst_hpll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_hpll_v1_3</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    SINGLEHPLL_BONDING = FALSE
    MULTHPLL_BONDING = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 63)] Elaborating instance hpll_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 64)] Elaborating instance hpll0_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 65)] Elaborating instance hpll1_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 70)] Elaborating instance pll0_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 73)] Elaborating instance pll0_lock_wtchdg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v(line number: 82)] Elaborating instance hpll_rst_fsm_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 16)] Elaborating module ipm2t_hssthp_hpll_rst_fsm_v1_3</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 36)] real 37.500000 rounded to int 38, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 37)] real 75.000000 rounded to int 75, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 38)] real 437.500000 rounded to int 438, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 39)] real 537.500000 rounded to int 538, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 40)] real 575.000000 rounded to int 575, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 41)] real 400.000000 rounded to int 400, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 42)] real 10.000000 rounded to int 10, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 43)] real 410.000000 rounded to int 410, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 44)] real 37.500000 rounded to int 38, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 45)] real 437.500000 rounded to int 438, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 46)] real 1437.500000 rounded to int 1438, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 48)] real 410.000000 rounded to int 410, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 49)] real 1837.500000 rounded to int 1838, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 50)] real 100.000000 rounded to int 100, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    SINGLEHPLL_BONDING = FALSE
    MULTHPLL_BONDING = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 440)] Elaborating instance hssthp_rst_lpll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_lpll_v1_1</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_LPLL_USE = FALSE
    CH1_LPLL_USE = FALSE
    CH2_LPLL_USE = FALSE
    CH3_LPLL_USE = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 101)] Elaborating instance lpll_rstn_sync_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 102)] Elaborating instance lpll_rstn_sync_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 103)] Elaborating instance lpll_rstn_sync_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 104)] Elaborating instance lpll_rstn_sync_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 105)] Elaborating instance hpll_lock_sync_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 106)] Elaborating instance hpll_lock_sync_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 107)] Elaborating instance hpll_lock_sync_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 108)] Elaborating instance hpll_lock_sync_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 112)] Elaborating instance pll0_lock_deb_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_deb_0} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 114)] Elaborating instance pll0_lock_deb_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_deb_1} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 116)] Elaborating instance pll0_lock_deb_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_deb_2} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 118)] Elaborating instance pll0_lock_deb_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_deb_3} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 121)] Elaborating instance pll0_lock_wtchdg_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_wtchdg_0} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 123)] Elaborating instance pll0_lock_wtchdg_1</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_wtchdg_1} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 125)] Elaborating instance pll0_lock_wtchdg_2</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_wtchdg_2} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v(line number: 127)] Elaborating instance pll0_lock_wtchdg_3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_wtchdg_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_lpll/pll0_lock_wtchdg_3} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 495)] Elaborating instance hssthp_rst_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_tx_v1_5</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = TRUE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = FALSE
    CH3_TX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000011
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000000
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_TX_PLL_SEL = HPLL
    CH1_TX_PLL_SEL = HPLL
    CH2_TX_PLL_SEL = HPLL
    CH3_TX_PLL_SEL = HPLL
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 166)] Elaborating instance txlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 167)] Elaborating instance tx_rate_chng_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 168)] Elaborating instance i_pll_lock_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 170)] Elaborating instance pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 166)] Elaborating instance txlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 167)] Elaborating instance tx_rate_chng_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 168)] Elaborating instance i_pll_lock_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 170)] Elaborating instance pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 166)] Elaborating instance txlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 167)] Elaborating instance tx_rate_chng_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 168)] Elaborating instance i_pll_lock_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 170)] Elaborating instance pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 166)] Elaborating instance txlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 167)] Elaborating instance tx_rate_chng_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 168)] Elaborating instance i_pll_lock_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 170)] Elaborating instance pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v(line number: 274)] Elaborating instance txlane_rst_fsm0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 16)] Elaborating module ipm2t_hssthp_txlane_rst_fsm_v1_5</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 44)] real 50.000000 rounded to int 50, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 45)] real 50.000000 rounded to int 50, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 46)] real 10.000000 rounded to int 10, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 47)] real 20.000000 rounded to int 20, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 48)] real 40.000000 rounded to int 40, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 51)] real 45.000000 rounded to int 45, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 53)] real 50.000000 rounded to int 50, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 54)] real 55.000000 rounded to int 55, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 55)] real 75.000000 rounded to int 75, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 56)] real 85.000000 rounded to int 85, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 57)] real 100.000000 rounded to int 100, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 58)] real 1400.000000 rounded to int 1400, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v(line number: 59)] real 1000.000000 rounded to int 1000, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0} parameter value:
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000011
    FREE_CLOCK_FREQ = 50.000000
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v(line number: 611)] Elaborating instance hssthp_rst_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_rx_v1_5b</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = TRUE
    PCS_CH3_BYPASS_WORD_ALIGN = TRUE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = TRUE
    PCS_CH3_BYPASS_CTC = TRUE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000011
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000000
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = HPLL
    CH1_RX_PLL_SEL = HPLL
    CH2_RX_PLL_SEL = HPLL
    CH3_RX_PLL_SEL = HPLL
    CH0_RX_RATE = 10.312500
    CH1_RX_RATE = 0.000000
    CH2_RX_RATE = 0.000000
    CH3_RX_RATE = 0.000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH0_BOND_WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001110
    CH2_BOND_WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001110
    CH0_BOND_WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001110
    CH2_BOND_WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 591)] Elaborating instance fifo_clr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_fifo_clr_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_fifo_clr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/fifo_clr} parameter value:
    CH0_RX_ENABLE = TRUE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = FALSE
    CH3_RX_ENABLE = FALSE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 333)] Elaborating instance rxlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 336)] Elaborating instance i_pll_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 337)] Elaborating instance sigdet_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 338)] Elaborating instance cdr_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 339)] Elaborating instance word_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 340)] Elaborating instance bonding_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 344)] Elaborating instance sigdet_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 347)] Elaborating instance cdr_align_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 350)] Elaborating instance i_pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 333)] Elaborating instance rxlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 336)] Elaborating instance i_pll_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 337)] Elaborating instance sigdet_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 338)] Elaborating instance cdr_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 339)] Elaborating instance word_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 340)] Elaborating instance bonding_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 344)] Elaborating instance sigdet_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 347)] Elaborating instance cdr_align_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 350)] Elaborating instance i_pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 333)] Elaborating instance rxlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 336)] Elaborating instance i_pll_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 337)] Elaborating instance sigdet_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 338)] Elaborating instance cdr_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 339)] Elaborating instance word_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 340)] Elaborating instance bonding_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 344)] Elaborating instance sigdet_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 347)] Elaborating instance cdr_align_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 350)] Elaborating instance i_pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 333)] Elaborating instance rxlane_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 336)] Elaborating instance i_pll_lock_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 337)] Elaborating instance sigdet_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 338)] Elaborating instance cdr_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 339)] Elaborating instance word_align_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 340)] Elaborating instance bonding_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_sync_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 344)] Elaborating instance sigdet_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 347)] Elaborating instance cdr_align_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 350)] Elaborating instance i_pll_lock_deb</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v(line number: 16)] Elaborating module ipm2t_hssthp_rst_debounce_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 374)] Elaborating instance rxlane_fsm0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 16)] Elaborating module ipm2t_hssthp_rxlane_rst_fsm_v1_5b</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 54)] real 150.000000 rounded to int 150, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 55)] real 50.000000 rounded to int 50, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 56)] real 100.000000 rounded to int 100, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="5">Verilog-2042: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v(line number: 60)] real 969.696970 rounded to int 970, which maybe cause simulation mismatch</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH_BYPASS_WORD_ALIGN = TRUE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = TRUE
    LX_RX_CKDIV = 32'b00000000000000000000000000000011
    PCS_RX_CLK_EXPLL_USE = FALSE
    CH_RX_RATE = 10.312500
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 16)] Assign a tri-state buf to drive the floating output port P_PCS_RX_RST_1 in module ipm2t_hssthp_rst_rx_v1_5b</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 16)] Assign a tri-state buf to drive the floating output port P_PCS_RX_RST_2 in module ipm2t_hssthp_rst_rx_v1_5b</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v(line number: 16)] Assign a tri-state buf to drive the floating output port P_PCS_RX_RST_3 in module ipm2t_hssthp_rst_rx_v1_5b</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Elaborating instance U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 18)] Elaborating module ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a</data>
        </row>
        <row>
            <data message="4">Module instance {Main/LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER} parameter value:
    HPLL_EN = TRUE
    CHANNEL0_EN = TRUE
    CHANNEL1_EN = FALSE
    CHANNEL2_EN = FALSE
    CHANNEL3_EN = FALSE
    CH0_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH0_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_TX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH3_RX_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    REFCLK_PAD0_EN = TRUE
    REFCLK_PAD1_EN = FALSE
    PMA_REG_HPLL_REFCLK_SEL = REFERENCE_CLOCK_0
    PMA_REG_LANE0_PLL_REFCLK_SEL = REFERENCE_CLOCK_0
    PMA_REG_LANE1_PLL_REFCLK_SEL = REFERENCE_CLOCK_0
    PMA_REG_LANE2_PLL_REFCLK_SEL = REFERENCE_CLOCK_0
    PMA_REG_LANE3_PLL_REFCLK_SEL = REFERENCE_CLOCK_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 786)] Elaborating instance U_APB_BRIDGE</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v(line number: 17)] Elaborating module ipm2t_hssthp_apb_bridge_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 858)] Elaborating instance U_BUFDS_0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v(line number: 18)] Elaborating module ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v(line number: 35)] Elaborating instance U_BUFDS</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 896)] Elaborating instance U_HPLL_WRAP</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v(line number: 19)] Elaborating module ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v(line number: 503)] Elaborating instance U_HPLL</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 962)] Elaborating instance U_LANE0_WRAP</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v(line number: 18)] Elaborating module ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v(line number: 932)] Elaborating instance U_LANE0</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 18)] Assign a tri-state buf to drive the floating output port P_LPLL_READY_1 in module ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 18)] Assign a tri-state buf to drive the floating output port P_LPLL_READY_2 in module ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a</data>
        </row>
        <row>
            <data message="5">Verilog-2024: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 18)] Assign a tri-state buf to drive the floating output port P_LPLL_READY_3 in module ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 962)] The net LANE_CIN_BUS_FORWARD_0 that drives an input pin of module instance Main/LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER.CHANNEL0_ENABLE.U_LANE0_WRAP has no driver, tie the net to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v(line number: 962)] The net LANE_CIN_BUS_BACKWARD_0 that drives an input pin of module instance Main/LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER.CHANNEL0_ENABLE.U_LANE0_WRAP has no driver, tie the net to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin PAD_REFCLKN_1 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin PAD_REFCLKP_1 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDN_1 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDP_1 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDN_2 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDP_2 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDN_3 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2023: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v(line number: 958)] Assign 0 to drive the floating input pin P_RX_SDP_3 of module instance Main/LinkMain/PHY_10G.U_GTP_HSSTHP_WRAPPER</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 371)] Width mismatch between port &quot;i_p_cfg_wdata&quot; (8 bits) and port connection (32 bits) in module instance &quot;Transceiver_10G&quot;.</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 372)] Width mismatch between port &quot;o_p_cfg_rdata&quot; (8 bits) and port connection (32 bits) in module instance &quot;Transceiver_10G&quot;.</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 387)] Width mismatch between port &quot;o_rxh_0&quot; (3 bits) and port connection (2 bits) in module instance &quot;Transceiver_10G&quot;.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 393)] Elaborating instance CLKBUFG_u</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 398)] Elaborating instance CLKBUFX_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Link10G.sv(line number: 403)] Elaborating instance CLKBUFX_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 98)] Elaborating instance packet_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/packet_gen.v(line number: 1)] Elaborating module packet_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/packet_gen.v(line number: 39)] Elaborating instance prbs_any3</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/prbs_any.v(line number: 1)] Elaborating module prbs_any</data>
        </row>
        <row>
            <data message="4">Module instance {Main/packet_gen/prbs_any3} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000011
    PRBS_CHECK = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/packet_gen.v(line number: 48)] Elaborating instance prbs_any7</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/prbs_any.v(line number: 1)] Elaborating module prbs_any</data>
        </row>
        <row>
            <data message="4">Module instance {Main/packet_gen/prbs_any7} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000001000
    PRBS_CHECK = 32'b00000000000000000000000000000000</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 104)] Width mismatch between port &quot;tx_data&quot; (64 bits) and port connection (1 bits) in module instance &quot;packet_gen&quot;.</data>
        </row>
        <row>
            <data message="5">Verilog-2019: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 108)] Width mismatch between port &quot;tx_data_byte_vaild&quot; (3 bits) and port connection (1 bits) in module instance &quot;packet_gen&quot;.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 121)] Elaborating instance uart_ctrl_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v(line number: 6)] Elaborating module pgr_uart_ctrl_top_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst} parameter value:
    CLK_FREQ = 16'b0000000000110010
    CLK_DIV = 16'b0000000001001000
    FIFO_D = 8'b00010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0
    AW = 8'b00011000
    DW = 8'b00100000
    MDC_DIV = 7'b0010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v(line number: 67)] Elaborating instance u_uart_top</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 6)] Elaborating module pgr_uart_top_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top} parameter value:
    CLK_FREQ = 16'b0000000000110010
    CLK_DIV = 16'b0000000001001000
    FIFO_D = 8'b00010000
    WORD_LEN = 2'b11
    PARITY_EN = 1'b0
    PARITY_TYPE = 1'b0
    STOP_LEN = 1'b0
    MODE = 1'b0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 52)] Elaborating instance u_pgr_clk_gen</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v(line number: 6)] Elaborating module pgr_clk_gen_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_pgr_clk_gen} parameter value:
    CLK_FREQ = 16'b0000000000110010
    CLK_DIV = 16'b0000000001001000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 62)] Elaborating instance u_tx_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_tx_fifo} parameter value:
    D = 8'b00010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v(line number: 29)] Elaborating instance u_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v(line number: 8)] Elaborating module pgr_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo} parameter value:
    D = 8'b00010000
    W = 32'b00000000000000000000000000001000
    TYPE = Distributed</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v(line number: 82)] Elaborating instance ipm_distributed_fifo_v1_2_pgr_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_pgr_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v(line number: 64)] Elaborating instance ipm_distributed_sdpram_pgr_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="5">[G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 73)] Procedural assign in initial is ignored.</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v(line number: 84)] Elaborating instance u_ipm_distributed_fifo_ctr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 79)] Elaborating instance u_rx_fifo</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v(line number: 6)] Elaborating module pgr_fifo_top_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_top/u_rx_fifo} parameter value:
    D = 8'b00010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 92)] Elaborating instance u_pgr_uart_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v(line number: 6)] Elaborating module pgr_uart_tx_32bit</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v(line number: 110)] Elaborating instance u_pgr_uart_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v(line number: 6)] Elaborating module pgr_uart_rx_32bit</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v(line number: 91)] Elaborating instance u_uart_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v(line number: 6)] Elaborating module pgr_uart_ctrl_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_ctrl} parameter value:
    CLK_FREQ = 16'b0000000000110010
    AW = 8'b00011000
    DW = 8'b00100000
    MDC_DIV = 7'b0010100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v(line number: 94)] Elaborating instance u_apb_mif</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v(line number: 6)] Elaborating module pgr_apb_mif_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_ctrl/u_apb_mif} parameter value:
    CLK_FREQ = 16'b0000000000110010
    AW = 8'b00011000
    DW = 8'b00100000
    SW = 8'b00000100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v(line number: 128)] Elaborating instance u_mdio_mif</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v(line number: 6)] Elaborating module pgr_mdio_mif_16bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_ctrl/u_mdio_mif} parameter value:
    MDC_DIV = 7'b0010100
    AW = 8'b00011000
    DW = 8'b00100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v(line number: 153)] Elaborating instance u_cmd_parser</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v(line number: 6)] Elaborating module pgr_cmd_parser_32bit</data>
        </row>
        <row>
            <data message="4">Module instance {Main/uart_ctrl_inst/u_uart_ctrl/u_cmd_parser} parameter value:
    AW = 8'b00011000
    DW = 8'b00100000
    SW = 8'b00000100
    CLK_FREQ = 16'b0000000000110010</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v(line number: 118)] Elaborating instance u_rstn_sync</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v(line number: 1)] Elaborating module rstn_sync_32bit</data>
        </row>
        <row>
            <data message="5">Verilog-2036: [G:/Current_Pango/TenGigTest/source/Main.sv(line number: 67)] The net syn_align that drives an input pin of module instance Main.LinkMain has no driver, tie the net to 0</data>
        </row>
        <row>
            <data message="4">Removed inst xge_rx_data_d0 that is redundant to xge_rx_pause_data[63:0].</data>
        </row>
        <row>
            <data message="4">Removed inst rd_data_en_exp_d that is redundant to xge_tx_ctrl_data_en.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp(line number: 8787)] Removed register node LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/xge_tx_ctrl_data_err that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Sdm-2000: [G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v(line number: 143)] Removed register node LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_DIV_SYNC that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed inst data_out_en that is redundant to data_en_tmp_d1.</data>
        </row>
        <row>
            <data message="4">Removed inst latch_y_all[64:1] that is redundant to latch_y[64:1].</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v(line number: 78)] Found Ram mem, depth=16, width=70.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v(line number: 82)] Found Ram mem, depth=16, width=8.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v(line number: 78)] Found Ram mem, depth=16, width=64.</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v(line number: 78)] Found Ram mem, depth=16, width=64.</data>
        </row>
        <row>
            <data message="4">FSM MDIO_CS_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM crt_st_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM current_state_fsm[4:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM cur_st_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM hpll_fsm_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM txlane_rst_fsm_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM rxlane_rst_fsm_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N129 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N140 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N152 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N144 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N128 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N125 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N30 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N52 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N58 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N64 (bmsWIDEMUX).</data>
        </row>
    </table>
</tables>