$date
	Mon May 17 22:33:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ringcounter $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # init [3:0] $end
$var reg 1 $ reset $end
$scope module counter $end
$var wire 1 " clk $end
$var wire 4 % init [3:0] $end
$var wire 4 & out [3:0] $end
$var wire 1 $ reset $end
$var wire 4 ' Q [3:0] $end
$var wire 4 ( D [3:0] $end
$scope module d0 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 * init $end
$var wire 1 $ reset $end
$var reg 1 + Q $end
$upscope $end
$scope module d1 $end
$var wire 1 , D $end
$var wire 1 " clk $end
$var wire 1 - init $end
$var wire 1 $ reset $end
$var reg 1 . Q $end
$upscope $end
$scope module d2 $end
$var wire 1 / D $end
$var wire 1 " clk $end
$var wire 1 0 init $end
$var wire 1 $ reset $end
$var reg 1 1 Q $end
$upscope $end
$scope module d3 $end
$var wire 1 2 D $end
$var wire 1 " clk $end
$var wire 1 3 init $end
$var wire 1 $ reset $end
$var reg 1 4 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
12
01
00
0/
1.
1-
0,
0+
0*
1)
b1001 (
b10 '
b10 &
b10 %
1$
b10 #
0"
b10 !
$end
#10
0$
1"
#20
0"
#30
0)
1/
b1100 (
1+
0.
b1001 !
b1001 &
b1001 '
14
1"
#40
0"
#50
02
1,
b110 (
11
b1100 !
b1100 &
b1100 '
0+
1"
#60
0"
#70
12
1)
0/
b1011 (
1.
b110 !
b110 &
b110 '
04
1"
#80
0"
#90
02
1/
0,
b101 (
14
01
b1011 !
b1011 &
b1011 '
1+
1"
#100
0"
#110
12
0)
1,
0/
b1010 (
0.
11
b101 !
b101 &
b101 '
04
1"
#120
0"
#130
1/
0,
1)
b1101 (
14
01
1.
b1010 !
b1010 &
b1010 '
0+
1"
#140
0"
#150
0)
1,
b1110 (
1+
0.
b1101 !
b1101 &
b1101 '
11
1"
#160
0"
#170
1)
b1111 (
1.
b1110 !
b1110 &
b1110 '
0+
1"
#180
0"
#190
02
b111 (
b1111 !
b1111 &
b1111 '
1+
1"
#200
0"
#210
0/
b11 (
b111 !
b111 &
b111 '
04
1"
#220
0"
#230
0,
b1 (
b11 !
b11 &
b11 '
01
1"
#240
0"
#250
12
0)
b1000 (
b1 !
b1 &
b1 '
0.
1"
#260
0"
#270
02
1/
b100 (
0+
b1000 !
b1000 &
b1000 '
14
1"
#280
0"
#290
0/
1,
b10 (
04
b100 !
b100 &
b100 '
11
1"
#300
0"
#310
12
1)
0,
b1001 (
1.
b10 !
b10 &
b10 '
01
1"
#320
0"
#330
1/
0)
b1100 (
14
0.
b1001 !
b1001 &
b1001 '
1+
1"
#340
0"
#350
02
1,
b110 (
0+
b1100 !
b1100 &
b1100 '
11
1"
