

================================================================
== Vitis HLS Report for 'decision_function_5'
================================================================
* Date:           Wed Jun 29 02:58:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.323 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     49|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_94_32_1_1_U24  |mux_94_32_1_1  |        0|   0|  0|  49|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  49|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |activation_129_fu_160_p2   |       and|   0|  0|   2|           1|           1|
    |activation_130_fu_166_p2   |       and|   0|  0|   2|           1|           1|
    |activation_132_fu_184_p2   |       and|   0|  0|   2|           1|           1|
    |activation_134_fu_202_p2   |       and|   0|  0|   2|           1|           1|
    |activation_136_fu_220_p2   |       and|   0|  0|   2|           1|           1|
    |activation_140_fu_148_p2   |       and|   0|  0|   2|           1|           1|
    |activation_141_fu_178_p2   |       and|   0|  0|   2|           1|           1|
    |activation_142_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |activation_143_fu_214_p2   |       and|   0|  0|   2|           1|           1|
    |activation_144_fu_232_p2   |       and|   0|  0|   2|           1|           1|
    |activation_145_fu_238_p2   |       and|   0|  0|   2|           1|           1|
    |activation_146_fu_256_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln133_fu_250_p2        |       and|   0|  0|   2|           1|           1|
    |comparison_49_fu_100_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_50_fu_106_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_51_fu_112_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_52_fu_118_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_53_fu_124_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_54_fu_130_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_55_fu_136_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_fu_94_p2        |      icmp|   0|  0|  20|          32|          18|
    |or_ln148_21_fu_272_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_22_fu_286_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_23_fu_304_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_24_fu_318_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_25_fu_332_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_26_fu_346_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_262_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_372_p10      |    select|   0|  0|   5|           1|           4|
    |select_ln148_22_fu_292_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln148_23_fu_310_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln148_24_fu_324_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_25_fu_338_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_26_fu_352_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_fu_278_p3     |    select|   0|  0|   3|           1|           2|
    |activation_fu_142_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_16_fu_172_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_17_fu_190_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_18_fu_208_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_19_fu_226_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_20_fu_244_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_fu_154_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 237|         290|         193|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.5|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.5|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|              p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|              p_read4|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

