Analysis & Synthesis report for pipelined_processor
Sun Apr 10 16:27:37 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: register_n:program_counter
 10. Parameter Settings for User Entity Instance: mux_21:ir_select
 11. Parameter Settings for User Entity Instance: mux_41:pc_elect_mux
 12. Parameter Settings for User Entity Instance: mux_21:predictor_mux
 13. Parameter Settings for User Entity Instance: mux_21:mux_a1
 14. Parameter Settings for User Entity Instance: mux_21:mux_a2
 15. Parameter Settings for User Entity Instance: mux_21:nop_rr_wr_en_mux
 16. Parameter Settings for User Entity Instance: mux_21:nop_mem_wr_en_mux
 17. Parameter Settings for User Entity Instance: alu_ctrl:alu_control
 18. Parameter Settings for User Entity Instance: register_n:carry_register
 19. Parameter Settings for User Entity Instance: register_n:zero_register
 20. Parameter Settings for User Entity Instance: mux_41:rs1_fwd_mux
 21. Parameter Settings for User Entity Instance: mux_41:rs2_fwd_mux
 22. Parameter Settings for User Entity Instance: mux_41:alu_srcb_mux
 23. Parameter Settings for User Entity Instance: mux_41:rf_d3_addr_select
 24. Parameter Settings for User Entity Instance: mux_21:rf_d3_data_select
 25. Parameter Settings for User Entity Instance: mux_21:pc_data_select
 26. Parameter Settings for User Entity Instance: load_store_multi_block:la_sa_lm_sm_block
 27. Parameter Settings for User Entity Instance: mux_21:mux_choosing_address
 28. Parameter Settings for User Entity Instance: mux_21:mux_choosing_index
 29. Parameter Settings for User Entity Instance: mux_21:mux_forwardng_data
 30. Parameter Settings for User Entity Instance: mux_21:mux_choosing_rd_addr
 31. Parameter Settings for User Entity Instance: mux_21:reg_data_select
 32. Port Connectivity Checks: "MEM2WB_Pipline_Reg:mem_wb_pipeline_reg"
 33. Port Connectivity Checks: "data_memory:dmem"
 34. Port Connectivity Checks: "mux_21:rf_d3_data_select"
 35. Port Connectivity Checks: "mux_41:rf_d3_addr_select"
 36. Port Connectivity Checks: "mux_41:alu_srcb_mux"
 37. Port Connectivity Checks: "mux_21:nop_mem_wr_en_mux"
 38. Port Connectivity Checks: "mux_21:nop_rr_wr_en_mux"
 39. Port Connectivity Checks: "mux_41:pc_elect_mux"
 40. Port Connectivity Checks: "branch_jump_controller:branch_jump_decider"
 41. Port Connectivity Checks: "mux_21:ir_select"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 10 16:27:36 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; pipelined_processor                         ;
; Top-level Entity Name           ; pipelined_processor                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8      ;                     ;
; Top-level entity name                                                           ; pipelined_processor ; pipelined_processor ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Optimization Technique                                                          ; Balanced            ; Balanced            ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+
; ../iitb-risc/topModule.v         ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v         ;         ;
; ../iitb-risc/Stage56_MM2WB.v     ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage56_MM2WB.v     ;         ;
; ../iitb-risc/Stage45_EX2MM.v     ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage45_EX2MM.v     ;         ;
; ../iitb-risc/Stage34_RR2EX.v     ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage34_RR2EX.v     ;         ;
; ../iitb-risc/Stage23_ID2RR.v     ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage23_ID2RR.v     ;         ;
; ../iitb-risc/Stage12_IF2ID.v     ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage12_IF2ID.v     ;         ;
; ../iitb-risc/registerBank.v      ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v      ;         ;
; ../iitb-risc/mux.v               ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/mux.v               ;         ;
; ../iitb-risc/loadStoreMultiple.v ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v ;         ;
; ../iitb-risc/InstrMem.v          ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v          ;         ;
; ../iitb-risc/frwdingCntrl.v      ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/frwdingCntrl.v      ;         ;
; ../iitb-risc/dataMem.v           ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v           ;         ;
; ../iitb-risc/ctrlUnit.v          ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ctrlUnit.v          ;         ;
; ../iitb-risc/branchJumpCtrl.v    ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchJumpCtrl.v    ;         ;
; ../iitb-risc/branchHist.v        ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchHist.v        ;         ;
; ../iitb-risc/aluCtrl.v           ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v           ;         ;
; ../iitb-risc/ALU.v               ; yes             ; User Verilog HDL File  ; E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v               ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                             ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
; |pipelined_processor       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |pipelined_processor ; pipelined_processor ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:program_counter ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:ir_select ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                       ;
; OUT_WIDTH      ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:pc_elect_mux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                          ;
; OUT_WIDTH      ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:predictor_mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                           ;
; OUT_WIDTH      ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_a1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IN_WIDTH       ; 3     ; Signed Integer                    ;
; OUT_WIDTH      ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_a2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IN_WIDTH       ; 3     ; Signed Integer                    ;
; OUT_WIDTH      ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:nop_rr_wr_en_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IN_WIDTH       ; 1     ; Signed Integer                              ;
; OUT_WIDTH      ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:nop_mem_wr_en_mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IN_WIDTH       ; 1     ; Signed Integer                               ;
; OUT_WIDTH      ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_ctrl:alu_control ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; ADD            ; 000100 ; Unsigned Binary                         ;
; ADC            ; 000110 ; Unsigned Binary                         ;
; ADZ            ; 000101 ; Unsigned Binary                         ;
; ADL            ; 000111 ; Unsigned Binary                         ;
; ADI            ; 0000   ; Unsigned Binary                         ;
; NDU            ; 001000 ; Unsigned Binary                         ;
; NDC            ; 001010 ; Unsigned Binary                         ;
; NDZ            ; 001001 ; Unsigned Binary                         ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:carry_register ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:zero_register ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:rs1_fwd_mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                         ;
; OUT_WIDTH      ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:rs2_fwd_mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                         ;
; OUT_WIDTH      ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:alu_srcb_mux ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                          ;
; OUT_WIDTH      ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_41:rf_d3_addr_select ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IN_WIDTH       ; 3     ; Signed Integer                               ;
; OUT_WIDTH      ; 3     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:rf_d3_data_select ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                               ;
; OUT_WIDTH      ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:pc_data_select ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                            ;
; OUT_WIDTH      ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: load_store_multi_block:la_sa_lm_sm_block ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LA             ; 1110  ; Unsigned Binary                                              ;
; SA             ; 1111  ; Unsigned Binary                                              ;
; LM             ; 1100  ; Unsigned Binary                                              ;
; SM             ; 1101  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_choosing_address ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                  ;
; OUT_WIDTH      ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_choosing_index ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IN_WIDTH       ; 3     ; Signed Integer                                ;
; OUT_WIDTH      ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_forwardng_data ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                ;
; OUT_WIDTH      ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:mux_choosing_rd_addr ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; IN_WIDTH       ; 3     ; Signed Integer                                  ;
; OUT_WIDTH      ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_21:reg_data_select ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                             ;
; OUT_WIDTH      ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM2WB_Pipline_Reg:mem_wb_pipeline_reg"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Instr_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:dmem"                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_read ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "mux_21:rf_d3_data_select" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; B[6..0] ; Input ; Info     ; Stuck at GND            ;
+---------+-------+----------+-------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "mux_41:rf_d3_addr_select" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; D    ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_41:alu_srcb_mux" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; C[0] ; Input ; Info     ; Stuck at GND          ;
; D    ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "mux_21:nop_mem_wr_en_mux" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; B    ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux_21:nop_rr_wr_en_mux" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; B    ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_41:pc_elect_mux" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; D    ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "branch_jump_controller:branch_jump_decider" ;
+-----------------------+-------+----------+-----------------------------+
; Port                  ; Type  ; Severity ; Details                     ;
+-----------------------+-------+----------+-----------------------------+
; pc_control_from_ex[0] ; Input ; Info     ; Stuck at GND                ;
; pc_control_from_id[1] ; Input ; Info     ; Stuck at GND                ;
+-----------------------+-------+----------+-----------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux_21:ir_select" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; B[14..12] ; Input ; Info     ; Stuck at VCC  ;
; B[11..0]  ; Input ; Info     ; Stuck at GND  ;
; B[15]     ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 10 16:26:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_risc -c pipelined_processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/topmodule.v
    Info (12023): Found entity 1: pipelined_processor File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage56_mm2wb.v
    Info (12023): Found entity 1: MEM2WB_Pipline_Reg File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage56_MM2WB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage45_ex2mm.v
    Info (12023): Found entity 1: EX2MEM_Pipline_Reg File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage45_EX2MM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage34_rr2ex.v
    Info (12023): Found entity 1: RR2EX_Pipline_Reg File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage34_RR2EX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage23_id2rr.v
    Info (12023): Found entity 1: ID2RR_Pipline_Reg File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage23_ID2RR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/stage12_if2id.v
    Info (12023): Found entity 1: IF2ID_Pipline_Reg File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/Stage12_IF2ID.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/registerbank.v
    Info (12023): Found entity 1: register_n File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v Line: 2
    Info (12023): Found entity 2: register_bank File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/mux.v
    Info (12023): Found entity 1: mux_21 File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/mux.v Line: 1
    Info (12023): Found entity 2: mux_41 File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/mux.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/loadstoremultiple.v
    Info (12023): Found entity 1: load_store_multi_block File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/instrmem.v
    Info (12023): Found entity 1: instr_mem File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/frwdingcntrl.v
    Info (12023): Found entity 1: forwarding_control_unit File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/frwdingCntrl.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/datamem.v
    Info (12023): Found entity 1: data_memory File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/ctrlunit.v
    Info (12023): Found entity 1: control_decoder File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ctrlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchjumpctrl.v
    Info (12023): Found entity 1: branch_jump_controller File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchJumpCtrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/branchhist.v
    Info (12023): Found entity 1: branch_history_table File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/branchHist.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/aluctrl.v
    Info (12023): Found entity 1: alu_ctrl File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /semester_8/ee739/project/ee739-6stage-iitb_risc/iitb-risc/alu.v
    Info (12023): Found entity 1: alu File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(219): created implicit net for "id_rr_reg_reset" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 219
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(220): created implicit net for "id_rr_pipe_rg_en" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 220
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(228): created implicit net for "rr_ex_reg_reset" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 228
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(229): created implicit net for "rr_ex_pipe_rg_en" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(428): created implicit net for "dm_wr_en" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 428
Warning (10236): Verilog HDL Implicit Net warning at topModule.v(429): created implicit net for "reg_wr_en_from_mem" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 429
Info (12127): Elaborating entity "pipelined_processor" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at topModule.v(134): truncated value with size 32 to match size of target (16) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at topModule.v(252): inferring latch(es) for variable "zero_flag", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 252
Warning (10230): Verilog HDL assignment warning at topModule.v(495): truncated value with size 32 to match size of target (2) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 495
Info (10041): Inferred latch for "zero_flag" at topModule.v(252) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 252
Info (12128): Elaborating entity "register_n" for hierarchy "register_n:program_counter" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 132
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instr_mem1" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 133
Warning (10855): Verilog HDL warning at InstrMem.v(23): initial value for variable rom should be constant File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v Line: 23
Warning (10027): Verilog HDL or VHDL warning at the InstrMem.v(42): index expression is not wide enough to address all of the elements in the array File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/InstrMem.v Line: 42
Info (12128): Elaborating entity "mux_21" for hierarchy "mux_21:ir_select" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 138
Info (12128): Elaborating entity "branch_jump_controller" for hierarchy "branch_jump_controller:branch_jump_decider" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 142
Info (12128): Elaborating entity "mux_41" for hierarchy "mux_41:pc_elect_mux" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 146
Info (12128): Elaborating entity "branch_history_table" for hierarchy "branch_history_table:bht_lut" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 156
Info (12128): Elaborating entity "IF2ID_Pipline_Reg" for hierarchy "IF2ID_Pipline_Reg:if_id_pipe_reg" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 170
Info (12128): Elaborating entity "control_decoder" for hierarchy "control_decoder:id_controller" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 183
Info (12128): Elaborating entity "mux_21" for hierarchy "mux_21:mux_a1" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 189
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:register_file" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 196
Warning (10230): Verilog HDL assignment warning at registerBank.v(52): truncated value with size 32 to match size of target (16) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/registerBank.v Line: 52
Info (12128): Elaborating entity "mux_21" for hierarchy "mux_21:nop_rr_wr_en_mux" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 215
Info (12128): Elaborating entity "ID2RR_Pipline_Reg" for hierarchy "ID2RR_Pipline_Reg:id_rr_pipe_reg" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 225
Info (12128): Elaborating entity "RR2EX_Pipline_Reg" for hierarchy "RR2EX_Pipline_Reg:rr_ex_pipe_reg" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 233
Info (12128): Elaborating entity "alu_ctrl" for hierarchy "alu_ctrl:alu_control" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 243
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(30): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(38): variable "carry_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(38): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(52): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(53): variable "zero_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(68): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(76): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(77): variable "carry_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(91): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(92): variable "zero_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(109): variable "reg_write_enable_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at aluCtrl.v(110): variable "aluCtrlOp" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 110
Warning (10240): Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable "carry_write_en", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable "zero_write_en", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable "reg_write_enable_out", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at aluCtrl.v(27): inferring latch(es) for variable "alu_operation_out", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (10041): Inferred latch for "alu_operation_out[0]" at aluCtrl.v(27) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (10041): Inferred latch for "alu_operation_out[1]" at aluCtrl.v(27) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (10041): Inferred latch for "reg_write_enable_out" at aluCtrl.v(27) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (10041): Inferred latch for "zero_write_en" at aluCtrl.v(27) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (10041): Inferred latch for "carry_write_en" at aluCtrl.v(27) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/aluCtrl.v Line: 27
Info (12128): Elaborating entity "register_n" for hierarchy "register_n:carry_register" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 246
Info (12128): Elaborating entity "forwarding_control_unit" for hierarchy "forwarding_control_unit:forwardlogic" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 265
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_execute" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 340
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "total_sum", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[0]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[1]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[2]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[3]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[4]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[5]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[6]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[7]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[8]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[9]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[10]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[11]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[12]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[13]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[14]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "result[15]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[0]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[1]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[2]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[3]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[4]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[5]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[6]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[7]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[8]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[9]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[10]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[11]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[12]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[13]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[14]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[15]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (10041): Inferred latch for "total_sum[16]" at ALU.v(21) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/ALU.v Line: 21
Info (12128): Elaborating entity "mux_41" for hierarchy "mux_41:rf_d3_addr_select" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 345
Info (12128): Elaborating entity "EX2MEM_Pipline_Reg" for hierarchy "EX2MEM_Pipline_Reg:ex_mem_pipe_reg" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 370
Info (12128): Elaborating entity "load_store_multi_block" for hierarchy "load_store_multi_block:la_sa_lm_sm_block" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 384
Warning (10230): Verilog HDL assignment warning at loadStoreMultiple.v(29): truncated value with size 8 to match size of target (7) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at loadStoreMultiple.v(29): inferring latch(es) for variable "mem_data_for_sa_sm", which holds its previous value in one or more paths through the always construct File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 29
Warning (10230): Verilog HDL assignment warning at loadStoreMultiple.v(75): truncated value with size 32 to match size of target (3) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 75
Warning (10230): Verilog HDL assignment warning at loadStoreMultiple.v(79): truncated value with size 32 to match size of target (3) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 79
Warning (10230): Verilog HDL assignment warning at loadStoreMultiple.v(81): truncated value with size 32 to match size of target (3) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 81
Info (10041): Inferred latch for "mem_data_for_sa_sm[0]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[1]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[2]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[3]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[4]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[5]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[6]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[7]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[8]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[9]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[10]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[11]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[12]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[13]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[14]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (10041): Inferred latch for "mem_data_for_sa_sm[15]" at loadStoreMultiple.v(57) File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/loadStoreMultiple.v Line: 57
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:dmem" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 446
Warning (10855): Verilog HDL warning at dataMem.v(17): initial value for variable ram should be constant File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v Line: 17
Warning (10027): Verilog HDL or VHDL warning at the dataMem.v(35): index expression is not wide enough to address all of the elements in the array File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/dataMem.v Line: 35
Info (12128): Elaborating entity "MEM2WB_Pipline_Reg" for hierarchy "MEM2WB_Pipline_Reg:mem_wb_pipeline_reg" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 466
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/QuartusRuns/output_files/pipelined_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 1
    Warning (15610): No output dependent on input pin "reset" File: E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/iitb-risc/topModule.v Line: 1
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Sun Apr 10 16:27:37 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Semester_8/EE739/project/EE739-6stage-IITB_RISC/QuartusRuns/output_files/pipelined_processor.map.smsg.


