// Seed: 996162034
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input logic id_10
);
  always @(negedge 1'b0);
  always @(posedge 1) id_9 = id_2 * "";
endmodule
