module demux_2_1_tb;
  reg sel,i;
  wire y0,y1;
  demux_2_1 DUT(sel,i,y0,y1);
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
    $monitor("sel=%b,i=%b,y0=%b,y1=%b",sel,i,y0,y1);
    sel=0;i=0; #10
    sel=0;i=1; #10
    sel=1;i=0; #10
    sel=1;i=1;
  end
endmodule
