// Seed: 3853743225
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  assign module_1.type_20 = 0;
  tri id_5 = 1;
  assign id_2 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wor id_12
);
  always begin : LABEL_0
    if (1'd0) begin : LABEL_0
      id_6 = id_12;
    end
  end
  assign id_6 = 1;
  logic [7:0] id_14;
  assign id_14[1] = id_12;
  wire  id_15;
  wire  id_16;
  uwire id_17;
  assign id_17 = 1;
  final @(posedge 1);
  assign id_1 = id_3 - id_2;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15
  );
endmodule
