{"top":"foo.Main",
"namespaces":{
  "foo":{
    "modules":{
      "Main":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "RTL_inst0":{
            "modref":"foo.RTL"
          },
          "RTL_inst1":{
            "modref":"foo.RTL_unq1"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_term_inst2":{
            "modref":"corebit.term"
          },
          "corebit_term_inst3":{
            "modref":"corebit.term"
          },
          "corebit_term_inst4":{
            "modref":"corebit.term"
          },
          "corebit_term_inst5":{
            "modref":"corebit.term"
          },
          "corebit_term_inst6":{
            "modref":"corebit.term"
          },
          "corebit_term_inst7":{
            "modref":"corebit.term"
          },
          "corebit_term_inst8":{
            "modref":"corebit.term"
          },
          "corebit_term_inst9":{
            "modref":"corebit.term"
          },
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst1":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst10":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst11":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst12":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst13":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst14":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst15":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst16":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst17":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst18":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst19":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst2":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst3":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst4":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst5":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst6":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst7":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst8":{
            "modref":"corebit.undriven"
          },
          "corebit_undriven_inst9":{
            "modref":"corebit.undriven"
          },
          "undriven_inst0":{
            "genref":"coreir.undriven",
            "genargs":{"width":["Int",4]}
          },
          "undriven_inst1":{
            "genref":"coreir.undriven",
            "genargs":{"width":["Int",4]}
          },
          "undriven_inst2":{
            "genref":"coreir.undriven",
            "genargs":{"width":["Int",5]}
          },
          "undriven_inst3":{
            "genref":"coreir.undriven",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["self.CLK","RTL_inst0.CLK"],
          ["corebit_undriven_inst0.out","RTL_inst0.handshake.ready"],
          ["corebit_term_inst1.in","RTL_inst0.handshake.valid"],
          ["corebit_undriven_inst1.out","RTL_inst0.handshake_arr.0.ready"],
          ["corebit_term_inst2.in","RTL_inst0.handshake_arr.0.valid"],
          ["corebit_undriven_inst2.out","RTL_inst0.handshake_arr.1.ready"],
          ["corebit_term_inst3.in","RTL_inst0.handshake_arr.1.valid"],
          ["corebit_undriven_inst3.out","RTL_inst0.handshake_arr.2.ready"],
          ["corebit_term_inst4.in","RTL_inst0.handshake_arr.2.valid"],
          ["undriven_inst0.out","RTL_inst0.in1"],
          ["undriven_inst1.out","RTL_inst0.in2"],
          ["corebit_undriven_inst4.out","RTL_inst0.ndarr.0.0"],
          ["corebit_undriven_inst5.out","RTL_inst0.ndarr.0.1"],
          ["corebit_undriven_inst6.out","RTL_inst0.ndarr.1.0"],
          ["corebit_undriven_inst7.out","RTL_inst0.ndarr.1.1"],
          ["corebit_undriven_inst8.out","RTL_inst0.ndarr.2.0"],
          ["corebit_undriven_inst9.out","RTL_inst0.ndarr.2.1"],
          ["corebit_term_inst0.in","RTL_inst0.out"],
          ["self.CLK","RTL_inst1.CLK"],
          ["corebit_undriven_inst10.out","RTL_inst1.handshake.ready"],
          ["corebit_term_inst6.in","RTL_inst1.handshake.valid"],
          ["corebit_undriven_inst11.out","RTL_inst1.handshake_arr.0.ready"],
          ["corebit_term_inst7.in","RTL_inst1.handshake_arr.0.valid"],
          ["corebit_undriven_inst12.out","RTL_inst1.handshake_arr.1.ready"],
          ["corebit_term_inst8.in","RTL_inst1.handshake_arr.1.valid"],
          ["corebit_undriven_inst13.out","RTL_inst1.handshake_arr.2.ready"],
          ["corebit_term_inst9.in","RTL_inst1.handshake_arr.2.valid"],
          ["undriven_inst2.out","RTL_inst1.in1"],
          ["undriven_inst3.out","RTL_inst1.in2"],
          ["corebit_undriven_inst14.out","RTL_inst1.ndarr.0.0"],
          ["corebit_undriven_inst15.out","RTL_inst1.ndarr.0.1"],
          ["corebit_undriven_inst16.out","RTL_inst1.ndarr.1.0"],
          ["corebit_undriven_inst17.out","RTL_inst1.ndarr.1.1"],
          ["corebit_undriven_inst18.out","RTL_inst1.ndarr.2.0"],
          ["corebit_undriven_inst19.out","RTL_inst1.ndarr.2.1"],
          ["corebit_term_inst5.in","RTL_inst1.out"]
        ]
      },
      "NestedOtherCircuit":{
        "type":["Record",[
          ["x",["Record",[["y",["Array",1,["Array",20,"Bit"]]]]]]
        ]],
        "instances":{
          "_magma_bind_wire_0_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",20]}
          },
          "other_circ":{
            "modref":"foo.OtherCircuit"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",20]}
          }
        },
        "connections":[
          ["other_circ.x.y.0","_magma_bind_wire_0_0.in"],
          ["term_inst0.in","_magma_bind_wire_0_0.out"],
          ["self.x","other_circ.x"]
        ]
      },
      "OtherCircuit":{
        "type":["Record",[
          ["x",["Record",[["y",["Array",1,["Array",20,"Bit"]]]]]]
        ]]
      },
      "RTL":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["in1",["Array",4,"BitIn"]],
          ["in2",["Array",4,"BitIn"]],
          ["out","Bit"],
          ["handshake",["Record",[["ready","BitIn"],["valid","Bit"]]]],
          ["handshake_arr",["Array",3,["Record",[["ready","BitIn"],["valid","Bit"]]]]],
          ["ndarr",["Array",3,["Array",2,"BitIn"]]]
        ]],
        "instances":{
          "SomeCircuit_inst0":{
            "modref":"foo.SomeCircuit"
          },
          "_magma_bind_wire_0":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_1":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_2_0":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_2_1":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_3":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",4]}
          },
          "_magma_bind_wire_4":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_5_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "_magma_bind_wire_5_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "andr_4_inst0":{
            "modref":"foo.andr_4"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_term_inst10":{
            "modref":"corebit.term"
          },
          "corebit_term_inst11":{
            "modref":"corebit.term"
          },
          "corebit_term_inst12":{
            "modref":"corebit.term"
          },
          "corebit_term_inst2":{
            "modref":"corebit.term"
          },
          "corebit_term_inst3":{
            "modref":"corebit.term"
          },
          "corebit_term_inst4":{
            "modref":"corebit.term"
          },
          "corebit_term_inst5":{
            "modref":"corebit.term"
          },
          "corebit_term_inst6":{
            "modref":"corebit.term"
          },
          "corebit_term_inst7":{
            "modref":"corebit.term"
          },
          "corebit_term_inst8":{
            "modref":"corebit.term"
          },
          "corebit_term_inst9":{
            "modref":"corebit.term"
          },
          "coreir_wrapInClock_inst0":{
            "genref":"coreir.wrap",
            "genargs":{"type":["CoreIRType",["Named","coreir.clkIn"]]}
          },
          "intermediate_ndarr_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "intermediate_ndarr_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "logical_and_inst0":{
            "modref":"foo.logical_and"
          },
          "magma_Bits_4_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",4]}
          },
          "nested_other_circ":{
            "modref":"foo.NestedOtherCircuit"
          },
          "orr_4_inst0":{
            "modref":"foo.orr_4"
          },
          "temp3":{
            "modref":"corebit.wire"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",6]}
          },
          "term_inst1":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          },
          "term_inst2":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",20]}
          }
        },
        "connections":[
          ["magma_Bits_4_xor_inst0.out","SomeCircuit_inst0.I"],
          ["orr_4_inst0.O","_magma_bind_wire_0.in"],
          ["corebit_term_inst1.in","_magma_bind_wire_0.out"],
          ["andr_4_inst0.O","_magma_bind_wire_1.in"],
          ["corebit_term_inst2.in","_magma_bind_wire_1.out"],
          ["orr_4_inst0.O","_magma_bind_wire_2_0.in"],
          ["corebit_term_inst3.in","_magma_bind_wire_2_0.out"],
          ["andr_4_inst0.O","_magma_bind_wire_2_1.in"],
          ["corebit_term_inst4.in","_magma_bind_wire_2_1.out"],
          ["magma_Bits_4_xor_inst0.out","_magma_bind_wire_3.in"],
          ["term_inst1.in","_magma_bind_wire_3.out"],
          ["temp3.out","_magma_bind_wire_4.in"],
          ["corebit_term_inst5.in","_magma_bind_wire_4.out"],
          ["intermediate_ndarr_0.out","_magma_bind_wire_5_0.in"],
          ["corebit_term_inst6.in","_magma_bind_wire_5_0.out.0"],
          ["corebit_term_inst7.in","_magma_bind_wire_5_0.out.1"],
          ["corebit_term_inst8.in","_magma_bind_wire_5_0.out.2"],
          ["intermediate_ndarr_1.out","_magma_bind_wire_5_1.in"],
          ["corebit_term_inst9.in","_magma_bind_wire_5_1.out.0"],
          ["corebit_term_inst10.in","_magma_bind_wire_5_1.out.1"],
          ["corebit_term_inst11.in","_magma_bind_wire_5_1.out.2"],
          ["self.in1","andr_4_inst0.I"],
          ["logical_and_inst0.I1","andr_4_inst0.O"],
          ["temp3.in","andr_4_inst0.O"],
          ["temp3.out","corebit_term_inst0.in"],
          ["coreir_wrapInClock_inst0.out","corebit_term_inst12.in"],
          ["self.CLK","coreir_wrapInClock_inst0.in"],
          ["self.ndarr.0.0","intermediate_ndarr_0.in.0"],
          ["self.ndarr.1.0","intermediate_ndarr_0.in.1"],
          ["self.ndarr.2.0","intermediate_ndarr_0.in.2"],
          ["self.ndarr.0.1","intermediate_ndarr_1.in.0"],
          ["self.ndarr.1.1","intermediate_ndarr_1.in.1"],
          ["self.ndarr.2.1","intermediate_ndarr_1.in.2"],
          ["orr_4_inst0.O","logical_and_inst0.I0"],
          ["self.out","logical_and_inst0.O"],
          ["self.in1","magma_Bits_4_xor_inst0.in0"],
          ["self.in2","magma_Bits_4_xor_inst0.in1"],
          ["term_inst2.in","nested_other_circ.x.y.0"],
          ["self.in1","orr_4_inst0.I"],
          ["self.handshake.valid","self.handshake.ready"],
          ["self.handshake_arr.2.valid","self.handshake_arr.0.ready"],
          ["self.handshake_arr.2.ready","self.handshake_arr.0.valid"],
          ["self.handshake_arr.1.valid","self.handshake_arr.1.ready"],
          ["term_inst0.in.0:2","self.ndarr.0.0:2"],
          ["term_inst0.in.2:4","self.ndarr.1.0:2"],
          ["term_inst0.in.4:6","self.ndarr.2.0:2"]
        ]
      },
      "RTLMonitor":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["in1",["Array",4,"BitIn"]],
          ["in2",["Array",4,"BitIn"]],
          ["out","BitIn"],
          ["handshake",["Record",[["ready","BitIn"],["valid","BitIn"]]]],
          ["handshake_arr",["Array",3,["Record",[["ready","BitIn"],["valid","BitIn"]]]]],
          ["ndarr",["Array",3,["Array",2,"BitIn"]]],
          ["mon_temp1","BitIn"],
          ["mon_temp2","BitIn"],
          ["intermediate_tuple",["Record",[["_0","BitIn"],["_1","BitIn"]]]],
          ["inst_input",["Array",4,"BitIn"]],
          ["mon_temp3","BitIn"],
          ["intermediate_ndarr",["Array",2,["Array",3,"BitIn"]]],
          ["tuple_arr",["Array",1,["Array",20,"BitIn"]]]
        ]],
        "instances":{
          "RTLMonitor_inline_verilog_inst_0":{
            "modref":"foo.RTLMonitor_inline_verilog_0"
          },
          "_magma_inline_wire0":{
            "modref":"corebit.wire"
          },
          "_magma_inline_wire1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",4]}
          },
          "_magma_inline_wire2":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",4]}
          },
          "arr_2d_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",4]}
          },
          "arr_2d_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.in1","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_0"],
          ["self.in1","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_1"],
          ["self.intermediate_ndarr.1.1","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_10"],
          ["self.handshake.valid","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_11"],
          ["self.intermediate_tuple._0","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_2"],
          ["_magma_inline_wire0.out","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_3"],
          ["self.CLK","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_4"],
          ["self.out","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_5"],
          ["_magma_inline_wire1.out","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_6"],
          ["_magma_inline_wire2.out","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_7"],
          ["self.inst_input","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_8"],
          ["self.mon_temp3","RTLMonitor_inline_verilog_inst_0.__magma_inline_value_9"],
          ["arr_2d_0.out.1","_magma_inline_wire0.in"],
          ["arr_2d_1.out","_magma_inline_wire1.in"],
          ["arr_2d_0.out","_magma_inline_wire2.in"],
          ["self.in1","arr_2d_0.in"],
          ["self.in2","arr_2d_1.in"]
        ]
      },
      "RTLMonitor_inline_verilog_0":{
        "type":["Record",[
          ["__magma_inline_value_0",["Array",4,"BitIn"]],
          ["__magma_inline_value_1",["Array",4,"BitIn"]],
          ["__magma_inline_value_2","BitIn"],
          ["__magma_inline_value_3","BitIn"],
          ["__magma_inline_value_4",["Named","coreir.clkIn"]],
          ["__magma_inline_value_5","BitIn"],
          ["__magma_inline_value_6",["Array",4,"BitIn"]],
          ["__magma_inline_value_7",["Array",4,"BitIn"]],
          ["__magma_inline_value_8",["Array",4,"BitIn"]],
          ["__magma_inline_value_9","BitIn"],
          ["__magma_inline_value_10","BitIn"],
          ["__magma_inline_value_11","BitIn"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_term_inst2":{
            "modref":"corebit.term"
          },
          "corebit_term_inst3":{
            "modref":"corebit.term"
          },
          "corebit_term_inst4":{
            "modref":"corebit.term"
          },
          "corebit_term_inst5":{
            "modref":"corebit.term"
          },
          "corebit_term_inst6":{
            "modref":"corebit.term"
          },
          "coreir_wrapInClock_inst0":{
            "genref":"coreir.wrap",
            "genargs":{"type":["CoreIRType",["Named","coreir.clkIn"]]}
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          },
          "term_inst1":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          },
          "term_inst2":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          },
          "term_inst3":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          },
          "term_inst4":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["self.__magma_inline_value_2","corebit_term_inst0.in"],
          ["self.__magma_inline_value_3","corebit_term_inst1.in"],
          ["coreir_wrapInClock_inst0.out","corebit_term_inst2.in"],
          ["self.__magma_inline_value_5","corebit_term_inst3.in"],
          ["self.__magma_inline_value_9","corebit_term_inst4.in"],
          ["self.__magma_inline_value_10","corebit_term_inst5.in"],
          ["self.__magma_inline_value_11","corebit_term_inst6.in"],
          ["self.__magma_inline_value_4","coreir_wrapInClock_inst0.in"],
          ["term_inst0.in","self.__magma_inline_value_0"],
          ["term_inst1.in","self.__magma_inline_value_1"],
          ["term_inst2.in","self.__magma_inline_value_6"],
          ["term_inst3.in","self.__magma_inline_value_7"],
          ["term_inst4.in","self.__magma_inline_value_8"]
        ],
        "metadata":{"inline_verilog":{"connect_references":{"__magma_inline_value_0":"self.__magma_inline_value_0","__magma_inline_value_1":"self.__magma_inline_value_1","__magma_inline_value_10":"self.__magma_inline_value_10","__magma_inline_value_11":"self.__magma_inline_value_11","__magma_inline_value_2":"self.__magma_inline_value_2","__magma_inline_value_3":"self.__magma_inline_value_3","__magma_inline_value_4":"self.__magma_inline_value_4","__magma_inline_value_5":"self.__magma_inline_value_5","__magma_inline_value_6":"self.__magma_inline_value_6","__magma_inline_value_7":"self.__magma_inline_value_7","__magma_inline_value_8":"self.__magma_inline_value_8","__magma_inline_value_9":"self.__magma_inline_value_9"},"str":"\nlogic temp1, temp2;\nlogic temp3;\nassign temp1 = |({__magma_inline_value_0});\nassign temp2 = &({__magma_inline_value_0}) & {__magma_inline_value_2};\nassign temp3 = temp1 ^ temp2 & {__magma_inline_value_3};\nassert property (@(posedge {__magma_inline_value_4}) {__magma_inline_value_11} -> {__magma_inline_value_5} === temp1 && temp2);\nlogic [3:0] temp4 [1:0];\nassign temp4 = '{{__magma_inline_value_6}, {__magma_inline_value_7}};\nalways @(*) $display(\"%x\", {__magma_inline_value_8} & {4{{__magma_inline_value_9}}});\nlogic temp5;\nassign temp5 = {__magma_inline_value_10};\n                                   "}}
      },
      "RTLMonitor_unq1":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["in1",["Array",5,"BitIn"]],
          ["in2",["Array",5,"BitIn"]],
          ["out","BitIn"],
          ["handshake",["Record",[["ready","BitIn"],["valid","BitIn"]]]],
          ["handshake_arr",["Array",3,["Record",[["ready","BitIn"],["valid","BitIn"]]]]],
          ["ndarr",["Array",3,["Array",2,"BitIn"]]],
          ["mon_temp1","BitIn"],
          ["mon_temp2","BitIn"],
          ["intermediate_tuple",["Record",[["_0","BitIn"],["_1","BitIn"]]]],
          ["inst_input",["Array",5,"BitIn"]],
          ["mon_temp3","BitIn"],
          ["intermediate_ndarr",["Array",2,["Array",3,"BitIn"]]],
          ["tuple_arr",["Array",1,["Array",20,"BitIn"]]]
        ]],
        "instances":{
          "RTLMonitor_unq1_inline_verilog_inst_0":{
            "modref":"foo.RTLMonitor_unq1_inline_verilog_0"
          },
          "_magma_inline_wire0":{
            "modref":"corebit.wire"
          },
          "_magma_inline_wire1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",5]}
          },
          "_magma_inline_wire2":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",5]}
          },
          "arr_2d_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",5]}
          },
          "arr_2d_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["self.in1","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_0"],
          ["self.in1","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_1"],
          ["self.intermediate_ndarr.1.1","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_10"],
          ["self.handshake.valid","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_11"],
          ["self.intermediate_tuple._0","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_2"],
          ["_magma_inline_wire0.out","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_3"],
          ["self.CLK","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_4"],
          ["self.out","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_5"],
          ["_magma_inline_wire1.out","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_6"],
          ["_magma_inline_wire2.out","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_7"],
          ["self.inst_input","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_8"],
          ["self.mon_temp3","RTLMonitor_unq1_inline_verilog_inst_0.__magma_inline_value_9"],
          ["arr_2d_0.out.1","_magma_inline_wire0.in"],
          ["arr_2d_1.out","_magma_inline_wire1.in"],
          ["arr_2d_0.out","_magma_inline_wire2.in"],
          ["self.in1","arr_2d_0.in"],
          ["self.in2","arr_2d_1.in"]
        ]
      },
      "RTLMonitor_unq1_inline_verilog_0":{
        "type":["Record",[
          ["__magma_inline_value_0",["Array",5,"BitIn"]],
          ["__magma_inline_value_1",["Array",5,"BitIn"]],
          ["__magma_inline_value_2","BitIn"],
          ["__magma_inline_value_3","BitIn"],
          ["__magma_inline_value_4",["Named","coreir.clkIn"]],
          ["__magma_inline_value_5","BitIn"],
          ["__magma_inline_value_6",["Array",5,"BitIn"]],
          ["__magma_inline_value_7",["Array",5,"BitIn"]],
          ["__magma_inline_value_8",["Array",5,"BitIn"]],
          ["__magma_inline_value_9","BitIn"],
          ["__magma_inline_value_10","BitIn"],
          ["__magma_inline_value_11","BitIn"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_term_inst2":{
            "modref":"corebit.term"
          },
          "corebit_term_inst3":{
            "modref":"corebit.term"
          },
          "corebit_term_inst4":{
            "modref":"corebit.term"
          },
          "corebit_term_inst5":{
            "modref":"corebit.term"
          },
          "corebit_term_inst6":{
            "modref":"corebit.term"
          },
          "coreir_wrapInClock_inst0":{
            "genref":"coreir.wrap",
            "genargs":{"type":["CoreIRType",["Named","coreir.clkIn"]]}
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          },
          "term_inst1":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          },
          "term_inst2":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          },
          "term_inst3":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          },
          "term_inst4":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["self.__magma_inline_value_2","corebit_term_inst0.in"],
          ["self.__magma_inline_value_3","corebit_term_inst1.in"],
          ["coreir_wrapInClock_inst0.out","corebit_term_inst2.in"],
          ["self.__magma_inline_value_5","corebit_term_inst3.in"],
          ["self.__magma_inline_value_9","corebit_term_inst4.in"],
          ["self.__magma_inline_value_10","corebit_term_inst5.in"],
          ["self.__magma_inline_value_11","corebit_term_inst6.in"],
          ["self.__magma_inline_value_4","coreir_wrapInClock_inst0.in"],
          ["term_inst0.in","self.__magma_inline_value_0"],
          ["term_inst1.in","self.__magma_inline_value_1"],
          ["term_inst2.in","self.__magma_inline_value_6"],
          ["term_inst3.in","self.__magma_inline_value_7"],
          ["term_inst4.in","self.__magma_inline_value_8"]
        ],
        "metadata":{"inline_verilog":{"connect_references":{"__magma_inline_value_0":"self.__magma_inline_value_0","__magma_inline_value_1":"self.__magma_inline_value_1","__magma_inline_value_10":"self.__magma_inline_value_10","__magma_inline_value_11":"self.__magma_inline_value_11","__magma_inline_value_2":"self.__magma_inline_value_2","__magma_inline_value_3":"self.__magma_inline_value_3","__magma_inline_value_4":"self.__magma_inline_value_4","__magma_inline_value_5":"self.__magma_inline_value_5","__magma_inline_value_6":"self.__magma_inline_value_6","__magma_inline_value_7":"self.__magma_inline_value_7","__magma_inline_value_8":"self.__magma_inline_value_8","__magma_inline_value_9":"self.__magma_inline_value_9"},"str":"\nlogic temp1, temp2;\nlogic temp3;\nassign temp1 = |({__magma_inline_value_0});\nassign temp2 = &({__magma_inline_value_0}) & {__magma_inline_value_2};\nassign temp3 = temp1 ^ temp2 & {__magma_inline_value_3};\nassert property (@(posedge {__magma_inline_value_4}) {__magma_inline_value_11} -> {__magma_inline_value_5} === temp1 && temp2);\nlogic [4:0] temp4 [1:0];\nassign temp4 = '{{__magma_inline_value_6}, {__magma_inline_value_7}};\nalways @(*) $display(\"%x\", {__magma_inline_value_8} & {5{{__magma_inline_value_9}}});\nlogic temp5;\nassign temp5 = {__magma_inline_value_10};\n                                   "}}
      },
      "RTL_unq1":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["in1",["Array",5,"BitIn"]],
          ["in2",["Array",5,"BitIn"]],
          ["out","Bit"],
          ["handshake",["Record",[["ready","BitIn"],["valid","Bit"]]]],
          ["handshake_arr",["Array",3,["Record",[["ready","BitIn"],["valid","Bit"]]]]],
          ["ndarr",["Array",3,["Array",2,"BitIn"]]]
        ]],
        "instances":{
          "SomeCircuit_inst0":{
            "modref":"foo.SomeCircuit_unq1"
          },
          "_magma_bind_wire_0":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_1":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_2_0":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_2_1":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_3":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",5]}
          },
          "_magma_bind_wire_4":{
            "modref":"corebit.wire"
          },
          "_magma_bind_wire_5_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "_magma_bind_wire_5_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "andr_5_inst0":{
            "modref":"foo.andr_5"
          },
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_term_inst10":{
            "modref":"corebit.term"
          },
          "corebit_term_inst11":{
            "modref":"corebit.term"
          },
          "corebit_term_inst12":{
            "modref":"corebit.term"
          },
          "corebit_term_inst2":{
            "modref":"corebit.term"
          },
          "corebit_term_inst3":{
            "modref":"corebit.term"
          },
          "corebit_term_inst4":{
            "modref":"corebit.term"
          },
          "corebit_term_inst5":{
            "modref":"corebit.term"
          },
          "corebit_term_inst6":{
            "modref":"corebit.term"
          },
          "corebit_term_inst7":{
            "modref":"corebit.term"
          },
          "corebit_term_inst8":{
            "modref":"corebit.term"
          },
          "corebit_term_inst9":{
            "modref":"corebit.term"
          },
          "coreir_wrapInClock_inst0":{
            "genref":"coreir.wrap",
            "genargs":{"type":["CoreIRType",["Named","coreir.clkIn"]]}
          },
          "intermediate_ndarr_0":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "intermediate_ndarr_1":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",3]}
          },
          "logical_and_inst0":{
            "modref":"foo.logical_and"
          },
          "magma_Bits_5_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",5]}
          },
          "nested_other_circ":{
            "modref":"foo.NestedOtherCircuit"
          },
          "orr_5_inst0":{
            "modref":"foo.orr_5"
          },
          "temp3":{
            "modref":"corebit.wire"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",6]}
          },
          "term_inst1":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          },
          "term_inst2":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",20]}
          }
        },
        "connections":[
          ["magma_Bits_5_xor_inst0.out","SomeCircuit_inst0.I"],
          ["orr_5_inst0.O","_magma_bind_wire_0.in"],
          ["corebit_term_inst1.in","_magma_bind_wire_0.out"],
          ["andr_5_inst0.O","_magma_bind_wire_1.in"],
          ["corebit_term_inst2.in","_magma_bind_wire_1.out"],
          ["orr_5_inst0.O","_magma_bind_wire_2_0.in"],
          ["corebit_term_inst3.in","_magma_bind_wire_2_0.out"],
          ["andr_5_inst0.O","_magma_bind_wire_2_1.in"],
          ["corebit_term_inst4.in","_magma_bind_wire_2_1.out"],
          ["magma_Bits_5_xor_inst0.out","_magma_bind_wire_3.in"],
          ["term_inst1.in","_magma_bind_wire_3.out"],
          ["temp3.out","_magma_bind_wire_4.in"],
          ["corebit_term_inst5.in","_magma_bind_wire_4.out"],
          ["intermediate_ndarr_0.out","_magma_bind_wire_5_0.in"],
          ["corebit_term_inst6.in","_magma_bind_wire_5_0.out.0"],
          ["corebit_term_inst7.in","_magma_bind_wire_5_0.out.1"],
          ["corebit_term_inst8.in","_magma_bind_wire_5_0.out.2"],
          ["intermediate_ndarr_1.out","_magma_bind_wire_5_1.in"],
          ["corebit_term_inst9.in","_magma_bind_wire_5_1.out.0"],
          ["corebit_term_inst10.in","_magma_bind_wire_5_1.out.1"],
          ["corebit_term_inst11.in","_magma_bind_wire_5_1.out.2"],
          ["self.in1","andr_5_inst0.I"],
          ["logical_and_inst0.I1","andr_5_inst0.O"],
          ["temp3.in","andr_5_inst0.O"],
          ["temp3.out","corebit_term_inst0.in"],
          ["coreir_wrapInClock_inst0.out","corebit_term_inst12.in"],
          ["self.CLK","coreir_wrapInClock_inst0.in"],
          ["self.ndarr.0.0","intermediate_ndarr_0.in.0"],
          ["self.ndarr.1.0","intermediate_ndarr_0.in.1"],
          ["self.ndarr.2.0","intermediate_ndarr_0.in.2"],
          ["self.ndarr.0.1","intermediate_ndarr_1.in.0"],
          ["self.ndarr.1.1","intermediate_ndarr_1.in.1"],
          ["self.ndarr.2.1","intermediate_ndarr_1.in.2"],
          ["orr_5_inst0.O","logical_and_inst0.I0"],
          ["self.out","logical_and_inst0.O"],
          ["self.in1","magma_Bits_5_xor_inst0.in0"],
          ["self.in2","magma_Bits_5_xor_inst0.in1"],
          ["term_inst2.in","nested_other_circ.x.y.0"],
          ["self.in1","orr_5_inst0.I"],
          ["self.handshake.valid","self.handshake.ready"],
          ["self.handshake_arr.2.valid","self.handshake_arr.0.ready"],
          ["self.handshake_arr.2.ready","self.handshake_arr.0.valid"],
          ["self.handshake_arr.1.valid","self.handshake_arr.1.ready"],
          ["term_inst0.in.0:2","self.ndarr.0.0:2"],
          ["term_inst0.in.2:4","self.ndarr.1.0:2"],
          ["term_inst0.in.4:6","self.ndarr.2.0:2"]
        ]
      },
      "SomeCircuit":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]]
        ]],
        "instances":{
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["term_inst0.in","self.I"]
        ]
      },
      "SomeCircuit_unq1":{
        "type":["Record",[
          ["I",["Array",5,"BitIn"]]
        ]],
        "instances":{
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["term_inst0.in","self.I"]
        ]
      },
      "andr_4":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          }
        },
        "metadata":{"verilog":{"verilog_string":"module andr_4 (input [3:0] I, output O);\nassign O = &(I);\nendmodule"}}
      },
      "andr_5":{
        "type":["Record",[
          ["I",["Array",5,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          }
        },
        "metadata":{"verilog":{"verilog_string":"module andr_5 (input [4:0] I, output O);\nassign O = &(I);\nendmodule"}}
      },
      "logical_and":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_term_inst0":{
            "modref":"corebit.term"
          },
          "corebit_term_inst1":{
            "modref":"corebit.term"
          },
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          }
        },
        "metadata":{"verilog":{"verilog_string":"module logical_and (input I0, input I1, output O);\nassign O = I0 && I1;\nendmodule"}}
      },
      "orr_4":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",4]}
          }
        },
        "metadata":{"verilog":{"verilog_string":"module orr_4 (input [3:0] I, output O);\nassign O = |(I);\nendmodule"}}
      },
      "orr_5":{
        "type":["Record",[
          ["I",["Array",5,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "corebit_undriven_inst0":{
            "modref":"corebit.undriven"
          },
          "term_inst0":{
            "genref":"coreir.term",
            "genargs":{"width":["Int",5]}
          }
        },
        "metadata":{"verilog":{"verilog_string":"module orr_5 (input [4:0] I, output O);\nassign O = |(I);\nendmodule"}}
      }
    }
  }
}
}
