#! /usr/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d171e0 .scope module, "tb_gen_cla_decomposed" "tb_gen_cla_decomposed" 2 3;
 .timescale -9 -11;
P_0x1d17360 .param/l "NBIT" 0 2 5, +C4<00000000000000000000000000000111>;
P_0x1d173a0 .param/l "NNL" 0 2 7, +C4<0000000000000000000000000111110101>;
v0x1d5d020_0 .var "a", 6 0;
v0x1d5d100_0 .var "b", 6 0;
v0x1d5d1c0_0 .var "c_in", 0 0;
v0x1d5d260_0 .net "s", 7 0, v0x1d5bae0_0;  1 drivers
S_0x1d17440 .scope module, "DUT" "gen_cla_decomposed" 2 18, 3 1 0, S_0x1d171e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a"
    .port_info 1 /INPUT 7 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 8 "s"
P_0x1d1faf0 .param/l "NBIT" 0 3 4, +C4<00000000000000000000000000000111>;
P_0x1d1fb30 .param/l "NNL" 0 3 6, +C4<0000000000000000000000000111110101>;
v0x1d5cae0_0 .net "a", 6 0, v0x1d5d020_0;  1 drivers
v0x1d5cbc0_0 .net "b", 6 0, v0x1d5d100_0;  1 drivers
v0x1d5ccd0_0 .net "c_in", 0 0, v0x1d5d1c0_0;  1 drivers
v0x1d5cdc0_0 .net "n", 500 0, L_0x1d5d350;  1 drivers
v0x1d5ceb0_0 .net "s", 7 0, v0x1d5bae0_0;  alias, 1 drivers
S_0x1d1fc90 .scope module, "LIN" "gen_linear_part" 3 25, 4 2 0, S_0x1d17440;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a"
    .port_info 1 /INPUT 7 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /INPUT 501 "n"
    .port_info 4 /OUTPUT 8 "s"
P_0x1d1fbd0 .param/l "NBIT" 0 4 4, +C4<00000000000000000000000000000111>;
P_0x1d1fc10 .param/l "NNL" 0 4 6, +C4<0000000000000000000000000111110101>;
v0x1d25cc0_0 .net "a", 6 0, v0x1d5d020_0;  alias, 1 drivers
v0x1d5b560_0 .net "b", 6 0, v0x1d5d100_0;  alias, 1 drivers
v0x1d5b640_0 .net "c_in", 0 0, v0x1d5d1c0_0;  alias, 1 drivers
v0x1d5b710_0 .var/i "i", 31 0;
v0x1d5b7f0_0 .var/i "ii", 31 0;
v0x1d5b920_0 .var/i "inter", 31 0;
v0x1d5ba00_0 .net "n", 500 0, L_0x1d5d350;  alias, 1 drivers
v0x1d5bae0_0 .var "s", 7 0;
v0x1d5bbc0_0 .var "t", 501 0;
E_0x1d291c0 .event edge, v0x1d5ba00_0, v0x1d5b640_0, v0x1d5b560_0, v0x1d25cc0_0;
S_0x1d5bdd0 .scope module, "NLIN" "gen_nonlinear_part" 3 17, 5 1 0, S_0x1d17440;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a"
    .port_info 1 /INPUT 7 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /OUTPUT 501 "n"
P_0x1d5bf70 .param/l "NBIT" 0 5 3, +C4<00000000000000000000000000000111>;
P_0x1d5bfb0 .param/l "NNL" 0 5 5, +C4<0000000000000000000000000111110101>;
v0x1d5c1d0_0 .net "a", 6 0, v0x1d5d020_0;  alias, 1 drivers
v0x1d5c2e0_0 .net "b", 6 0, v0x1d5d100_0;  alias, 1 drivers
v0x1d5c3b0_0 .net "c", 0 0, v0x1d5d1c0_0;  alias, 1 drivers
v0x1d5c4b0_0 .var "g", 501 0;
v0x1d5c550_0 .var/i "i", 31 0;
v0x1d5c660_0 .var/i "ii", 31 0;
v0x1d5c740_0 .var/i "inter", 31 0;
v0x1d5c820_0 .var/i "j", 31 0;
v0x1d5c900_0 .net "n", 500 0, L_0x1d5d350;  alias, 1 drivers
E_0x1d28f40 .event edge, v0x1d5b640_0, v0x1d5b560_0, v0x1d25cc0_0;
L_0x1d5d350 .part v0x1d5c4b0_0, 1, 501;
    .scope S_0x1d5bdd0;
T_0 ;
    %wait E_0x1d28f40;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1d5c550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d5c820_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1d5c740_0, 0, 32;
    %load/vec4 v0x1d5c3b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c4b0_0, 4, 1;
T_0.0 ;
    %load/vec4 v0x1d5c550_0;
    %pad/s 34;
    %cmpi/s 501, 0, 34;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1d5c1d0_0;
    %load/vec4 v0x1d5c820_0;
    %part/s 1;
    %load/vec4 v0x1d5c2e0_0;
    %load/vec4 v0x1d5c820_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x1d5c550_0;
    %store/vec4 v0x1d5c4b0_0, 4, 1;
    %load/vec4 v0x1d5c550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5c550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d5c660_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1d5c660_0;
    %load/vec4 v0x1d5c740_0;
    %cmp/s;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x1d5c1d0_0;
    %load/vec4 v0x1d5c820_0;
    %part/s 1;
    %load/vec4 v0x1d5c4b0_0;
    %load/vec4 v0x1d5c550_0;
    %load/vec4 v0x1d5c660_0;
    %add;
    %load/vec4 v0x1d5c740_0;
    %sub;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v0x1d5c550_0;
    %load/vec4 v0x1d5c660_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5c4b0_0, 4, 1;
    %load/vec4 v0x1d5c2e0_0;
    %load/vec4 v0x1d5c820_0;
    %part/s 1;
    %load/vec4 v0x1d5c4b0_0;
    %load/vec4 v0x1d5c550_0;
    %load/vec4 v0x1d5c660_0;
    %add;
    %load/vec4 v0x1d5c740_0;
    %sub;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %load/vec4 v0x1d5c550_0;
    %load/vec4 v0x1d5c660_0;
    %add;
    %load/vec4 v0x1d5c740_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5c4b0_0, 4, 1;
    %load/vec4 v0x1d5c660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5c660_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x1d5c550_0;
    %load/vec4 v0x1d5c740_0;
    %add;
    %load/vec4 v0x1d5c660_0;
    %add;
    %store/vec4 v0x1d5c550_0, 0, 32;
    %load/vec4 v0x1d5c820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5c820_0, 0, 32;
    %load/vec4 v0x1d5c740_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1d5c820_0;
    %pow/s;
    %add;
    %store/vec4 v0x1d5c740_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1d1fc90;
T_1 ;
    %wait E_0x1d291c0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1d5b710_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d5b920_0, 0, 32;
    %load/vec4 v0x1d25cc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1d5b560_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x1d5b640_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5bae0_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1d5b710_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1d5b710_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1d5ba00_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5bbc0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d5b7f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1d5b7f0_0;
    %load/vec4 v0x1d5b920_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1d5bbc0_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %load/vec4 v0x1d5ba00_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %xor;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5bbc0_0, 4, 1;
    %load/vec4 v0x1d5b7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5b7f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x1d25cc0_0;
    %load/vec4 v0x1d5b710_0;
    %part/s 1;
    %load/vec4 v0x1d5b560_0;
    %load/vec4 v0x1d5b710_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x1d5bbc0_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x1d5b710_0;
    %store/vec4 v0x1d5bae0_0, 4, 1;
    %load/vec4 v0x1d5b920_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1d5b710_0;
    %addi 1, 0, 32;
    %pow/s;
    %add;
    %store/vec4 v0x1d5b920_0, 0, 32;
    %load/vec4 v0x1d5b710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5b710_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x1d5ba00_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5bbc0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d5b7f0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x1d5b7f0_0;
    %load/vec4 v0x1d5b920_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x1d5bbc0_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %load/vec4 v0x1d5ba00_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %xor;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x1d5bbc0_0, 4, 1;
    %load/vec4 v0x1d5b7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d5b7f0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x1d5bbc0_0;
    %load/vec4 v0x1d5b920_0;
    %load/vec4 v0x1d5b710_0;
    %sub;
    %subi 2, 0, 32;
    %load/vec4 v0x1d5b7f0_0;
    %add;
    %part/s 1;
    %ix/getv/s 4, v0x1d5b710_0;
    %store/vec4 v0x1d5bae0_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1d171e0;
T_2 ;
    %vpi_call 2 29 "$monitor", "A:%d\011B:%d\011S:%d\011%b", v0x1d5d020_0, v0x1d5d100_0, v0x1d5d260_0, v0x1d5d260_0 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d5d1c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 3, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 5, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 24, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 13, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 124, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 15, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 3, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %delay 300, 0;
    %pushi/vec4 54, 0, 7;
    %assign/vec4 v0x1d5d020_0, 0;
    %delay 300, 0;
    %pushi/vec4 43, 0, 7;
    %assign/vec4 v0x1d5d100_0, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_gen_cla_decomposed.v";
    "gen_cla_decomposed.v";
    "gen_linear_part.v";
    "gen_nonlinear_part.v";
