





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » 86 Bugs</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-333026.html">
    <link rel="next" href="rbint-339560.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-333026.html">Previous</a></li>


          

<li><a href="rbint-250757.html">Up</a></li>


          

<li><a href="rbint-339560.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">A: supports the CPUID instruction and</span></span><br><span class="line"></span><br><span class="line">   executing function 1 (EAX=1) with CPUID.</span><br><span class="line"></span><br><span class="line">WRMSR writes to a Model Specific Register. EDX:EAX contain the value to</span><br><span class="line">write into the register whose number is given in ECX.</span><br><span class="line"></span><br><span class="line">RDMSR reads from a Model Specific Register. EDX:EAX will receive the value</span><br><span class="line">from the MSR whose number is given in ECX.</span><br><span class="line"></span><br><span class="line">  List of Model Specific Registers:</span><br><span class="line"></span><br><span class="line">  00h   Machine Check Exception-Address register (Read-only)</span><br><span class="line">  01h   Machine Check Exception-Type register (Read-only)</span><br><span class="line">  02h   Unknown</span><br><span class="line">  ..</span><br><span class="line">  0dh   Unknown</span><br><span class="line">  0eh   Test register T12</span><br><span class="line">  0fh   Unknown</span><br><span class="line">  10h   Time Stamp Counter (See RDTSC)</span><br><span class="line">  11h   Counter / Event Selection register (See CESR Map)</span><br><span class="line">  12h   Counter #0 (40 bit resolution)</span><br><span class="line">  13h   Counter #1 (40 bit resolution)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">      CESR Map. Note that CESR is a 64-bit register, of which only the</span><br><span class="line">      bottom 32 bits are currently known to be used.</span><br><span class="line"></span><br><span class="line">      Bit 31                         16                              0</span><br><span class="line">      ┌─┬─┬─┬─┼─┬─┬─┬─┼─┬─┬─┬─┼─┬─┬─┬┴┼─┬─┬─┬─┼─┬─┬─┬─┼─┬─┬─┬─┼─┬─┬─┬─┐</span><br><span class="line">      │r│r│r│r│r│r│r│c│3│2│t│t│t│t│t│t│r│r│r│r│r│r│r│C│3│2│T│T│T│T│T│T│</span><br><span class="line">      └─┴─┴─┴─┴─┴─┴─┴┼┴┼┴┼┴┼┴─┴─┴─┴─┴┼┴─┴─┴─┴─┴─┴─┴─┴┼┴┼┴┼┴┼┴─┴─┴─┴─┴┼┛</span><br><span class="line">                     │ │ │ └─────┬───┛               │ │ │ └────┬────┛</span><br><span class="line">      Counting method┛ │ └─────┐ │ ──────────────────┛ │ │      │</span><br><span class="line">      Allow counting in CPL3   │ │ ────────────────────┛ │      │</span><br><span class="line">      Allow counting in CPL0-2─┛ │ ──────────────────────┛      │</span><br><span class="line">      Event type (what to count)─┛ ─────────────────────────────┛</span><br><span class="line">      (see list below)</span><br><span class="line">       └──────────┬──────────────────┛ └────────────┬────────────────┛</span><br><span class="line">      Counter #1:─┛                     Counter #0:─┛</span><br><span class="line"></span><br><span class="line">      Counting methods:         1= count CPU cycles     0= count events</span><br><span class="line">      Allow count in CPL3:      1= Yes                  0= No</span><br><span class="line">      Allow count in CPL0-2:    1= Yes                  0= No</span><br><span class="line"></span><br><span class="line">      Event Type List:</span><br><span class="line">        00h data read</span><br><span class="line">        01h data write</span><br><span class="line">        02h data TLB miss</span><br><span class="line">        03h data read miss</span><br><span class="line">        04h data write miss</span><br><span class="line">        05h Write (hit) to M (modified) or E (exclusive) cacheline</span><br><span class="line">            (MESI protocol)</span><br><span class="line">        06h data cache lines written back</span><br><span class="line">        07h data cache snoops</span><br><span class="line">        08h data cache snoop hits</span><br><span class="line">        09h memory accesses in both pipes</span><br><span class="line">            (cumulative ?)</span><br><span class="line">        0ah data bank access conflicts (U &amp; V pipe access same data line in</span><br><span class="line">            data cache).</span><br><span class="line">        0bh misaligned data memory references</span><br><span class="line">        0ch code read</span><br><span class="line">        0dh code TLB miss</span><br><span class="line">        0eh code cache miss</span><br><span class="line">        0fh any segment register load</span><br><span class="line">        10h segment descriptor cache accesses</span><br><span class="line">        11h segment descriptor cache hits</span><br><span class="line">        12h branches</span><br><span class="line">        13h Branch Target Buffer (BTB) hits</span><br><span class="line">        14h taken branch or BTB hit</span><br><span class="line">        15h pipeline flushes</span><br><span class="line">        16h instructions executed</span><br><span class="line">        17h instructions executed in V pipe</span><br><span class="line">        18h bus utilization (apparently events in which the CPU has to wait</span><br><span class="line">            for bus access).</span><br><span class="line">        19h pipeline stalled by write backups</span><br><span class="line">        1ah pipeline stalled by data memory read</span><br><span class="line">        1bh pipeline stalled by write to M or E line</span><br><span class="line">        1ch locked bus cycle (for instance during xchg)</span><br><span class="line">        1dh I/O read or write cycles</span><br><span class="line">        1eh noncacheable memory references</span><br><span class="line">        1fh pipeline stalled by Address Generation Interlock (AGI)</span><br><span class="line">        20h unknown</span><br><span class="line">        21h unknown</span><br><span class="line">        22h floating point operations</span><br><span class="line">        23h breakpoint 0 match</span><br><span class="line">        24h breakpoint 1 match</span><br><span class="line">        25h breakpoint 2 match</span><br><span class="line">        26h breakpoint 3 match</span><br><span class="line">        27h hardware interrupts</span><br><span class="line">        28h data read or data write</span><br><span class="line">        29h data read miss or data write miss</span><br><span class="line"></span><br><span class="line">    (All info provided by Christian Ludloff)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">All mentioned x86 CPU instructions by Mnemonic</span><br><span class="line">──────────────────────────────────────────────────────────────────────────────</span><br><span class="line"></span><br><span class="line">  Click on any instruction mnemonic to see details.</span><br><span class="line">  See &lt;Breakpoint errors&gt; for CPU bugs relating to debugging.</span><br><span class="line">  See &lt;Chip Step info&gt; for a summary on revision codes.</span><br><span class="line">  See &lt;General FPU bugs&gt; for FPU bugs unrelated to instructions.</span><br><span class="line">  See &lt;FPU mnemonics&gt; for FPU bugs related to FPU instructions.</span><br><span class="line">  See &lt;List of NEC mnemonics&gt; for a list of NEC instructions.</span><br><span class="line">  See &lt;NEC general info&gt; for a summary of special features in NECs.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  &lt;AAA&gt;     Adjust after addition      &lt;AAD&gt;    Adjust after division</span><br><span class="line">  &lt;AAM&gt;     Adjust after multiply      &lt;AAS&gt;    Adjust after subtraction</span><br><span class="line">  &lt;BOUND&gt;   Bounds check</span><br><span class="line">  &lt;BSF&gt;     Bit scan forward           &lt;BSWAP&gt;  4-Byte swap (e-registers)</span><br><span class="line">  &lt;BT&gt;      Bit test                   &lt;BTC&gt;    Bit test &amp; complement</span><br><span class="line">  &lt;BTR&gt;     Bit test &amp; reset           &lt;BTS&gt;    Bit test &amp; set</span><br><span class="line">  &lt;CHKIND&gt;  Alias mnemonic for BOUND on NEC</span><br><span class="line"></span><br><span class="line">  &lt;CMPS&gt; CMPSB CMPSW CMPSD  String compare, Byte, Word, Doubleword</span><br><span class="line"></span><br><span class="line">  &lt;CMPXCHG&gt; Compare &amp; exchange        &lt;CPUID&gt;   Identify CPU (486+)</span><br><span class="line"></span><br><span class="line">  &lt;CR0&gt; CR1 CR2 CR3 CR4 Map of control registers</span><br><span class="line"></span><br><span class="line">  &lt;EFLAGS&gt;  Map of EFLAGS register</span><br><span class="line"></span><br><span class="line">  &lt;HLT&gt;     Halt the CPU              &lt;IBTS&gt;    Insert bit string</span><br><span class="line">  &lt;IMUL&gt;    Integer multiply</span><br><span class="line"></span><br><span class="line">  &lt;INS&gt; INSB INSW INSD Input of string from I/O port, Byte, Word, Doubleword</span><br><span class="line"></span><br><span class="line">  &lt;INVD&gt;    Invalidate cache          &lt;JMP&gt;     Unconditional jump</span><br><span class="line">  &lt;LAR&gt;     Load access rights        &lt;LOADALL&gt; Load all registers.</span><br><span class="line">  &lt;LSL&gt;     Load segment limit        &lt;MOV&gt;     Move data to/from registers</span><br><span class="line">  &lt;MOVS&gt;    Move string               &lt;MUL&gt;     Multiply unsigned</span><br><span class="line">  &lt;POP&gt;     Pop data from stack       &lt;POPA&gt;    Pop all registers</span><br><span class="line">  &lt;PUSH&gt;    Push value onto stack     &lt;RDTSC&gt;   Read time stamp counter</span><br><span class="line"></span><br><span class="line">  &lt;RDMSR&gt;   Read Model Specific Register (Pentium+)</span><br><span class="line"></span><br><span class="line">  &lt;Rotate and Shift&gt;   Concerns all Rotation and Shift instructions</span><br><span class="line"></span><br><span class="line">  &lt;SETALC&gt;  Carry bit to all of al    &lt;UNKNOWN&gt; An unknown opcode</span><br><span class="line">  &lt;VERR&gt;    Verify segment for Read   &lt;VERW&gt;    Verify segment for Write</span><br><span class="line"></span><br><span class="line">  &lt;WBINVD&gt;  Write Back and Invalidate Cache (486+)</span><br><span class="line">  &lt;WRMSR&gt;   Write Model Specific Register (Pentium+)</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">All mentioned FPU instructions by Mnemonic</span><br><span class="line">──────────────────────────────────────────────────────────────────────────────</span><br><span class="line"></span><br><span class="line">Alphabetic listing on FPU Mnemonics for instructions behaving different</span><br><span class="line">than expected. Instructions marked with * are considered undocumented.</span><br><span class="line"></span><br><span class="line">* &lt;FCOS&gt;              FPU Cosine in radians on IIT math coprocessor</span><br><span class="line"></span><br><span class="line">  &lt;FDISI / FNDISI&gt;    Disable Floating point interrupts</span><br><span class="line">  &lt;FDIV  /  FDIVP&gt;    Divide</span><br><span class="line">  &lt;FDIVR / FDIVRP&gt;    Divide reversed</span><br><span class="line">  &lt;FENI  /  FNENI&gt;    Enable Floating point interrupts</span><br><span class="line"></span><br><span class="line">  &lt;FLDENV&gt;            Load Floating point Environment</span><br><span class="line">  &lt;FMUL4X4&gt;           Matrix multiply on IIT math coprocessor</span><br><span class="line">  &lt;FPREM&gt;             Modulus of ST by ST(1) into ST</span><br><span class="line">  &lt;FPTAN&gt;             Tangent ratio of ST into ST &amp; ST(1)</span><br><span class="line">  &lt;FRSTPM&gt;            Tells the FPU to use Real (or V86) Mode formats</span><br><span class="line">  &lt;FRSTOR&gt;            Loads the FPU state from memory see FSAVE</span><br><span class="line">  &lt;FSAVE&gt;             Saves the FPU state to memory see FRSTOR</span><br><span class="line">* &lt;FSBP0,1,2,3&gt;       Bankswitching on IIT math coprocessor</span><br><span class="line">  &lt;FSCALE&gt;            Adds the value in ST to the exponent in ST(1)</span><br><span class="line">  &lt;FSETPM&gt;            Tells the FPU to use Protected Mode formats</span><br><span class="line">* &lt;FSIN&gt;              FPU Sine in radians on IIT math coprocessor</span><br><span class="line">  &lt;FSINCOS&gt;           calculates FPU sine and cosine in radians</span><br><span class="line">  &lt;FSTENV&gt;            Store Floating point Environment</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">General Intel FPU bugs, unrelated to opcodes</span><br><span class="line">──────────────────────────────────────────────────────────────────────────────</span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

