m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/MIKOU_Badr/partie_OP/compteur_modulo_30/modelsim
Eadd_1_gen
Z1 w1599334205
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8D:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD
Z8 FD:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD
l0
L29
V=ooAPWO3GkBFzFfF4F;]T1
!s100 oYb@^9nZLR]1Hoj<_8ebE1
Z9 OP;C;10.4a;61
32
Z10 !s110 1599396896
!i10b 1
Z11 !s108 1599396896.000000
Z12 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD|
Z13 !s107 D:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD|
!i113 1
Z14 o-work work -O0
Z15 tExplicit 1
Artl
R2
R3
R4
R5
R6
DEx4 work 9 add_1_gen 0 22 =ooAPWO3GkBFzFfF4F;]T1
l44
L40
Vd@[C=23[:7YE4`0Q8ec?D3
!s100 e:jEBMk4<@l?V9BD8>a[e2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ecmp
Z16 w1599334306
R2
R3
R4
R5
R6
R0
Z17 8D:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD
Z18 FD:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD
l0
L31
Vd?oPUZCh3:1aUhDTkESED1
!s100 ceffYnJcfe38Y0zfWm_OE1
R9
32
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD|
Z20 !s107 D:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 3 cmp 0 22 d?oPUZCh3:1aUhDTkESED1
l42
L41
V`IXW=;dNn3cTz?h;2T@kU1
!s100 AjSM5AAP6RZ[C:[doTGD91
R9
32
R10
!i10b 1
R11
R19
R20
!i113 1
R14
R15
Ecomp_30
Z21 w1599396875
R2
R3
R4
R5
R6
R0
Z22 8D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD
Z23 FD:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD
l0
L30
VA5`LBJDSThILHYh:cf]GA2
!s100 S1Q]NDnEIA5IoJ0;PZQW53
R9
32
R10
!i10b 1
R11
Z24 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD|
Z25 !s107 D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 7 comp_30 0 22 A5`LBJDSThILHYh:cf]GA2
l90
L42
V:6GV67HeO1X==SmV71]T^2
!s100 `e@6bZ9Q>Reofj^`TDUfi0
R9
32
R10
!i10b 1
R11
R24
R25
!i113 1
R14
R15
Ecomp_30_tb
Z26 w1599392583
R2
R3
R4
R5
R6
R0
Z27 8D:/MIKOU_Badr/partie_OP/compteur_modulo_30/test_bench/COMP_30_tb.VHD
Z28 FD:/MIKOU_Badr/partie_OP/compteur_modulo_30/test_bench/COMP_30_tb.VHD
l0
L30
VUTGzZF1XLl5E>2SL]W`@<3
!s100 I6NobGRz;l]eaH9DgMZR71
R9
32
Z29 !s110 1599396897
!i10b 1
Z30 !s108 1599396897.000000
Z31 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/compteur_modulo_30/test_bench/COMP_30_tb.VHD|
Z32 !s107 D:/MIKOU_Badr/partie_OP/compteur_modulo_30/test_bench/COMP_30_tb.VHD|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
Z33 DEx4 work 10 comp_30_tb 0 22 UTGzZF1XLl5E>2SL]W`@<3
l55
L37
Z34 VHziU=1?[SlC[[9=92od9[0
Z35 !s100 mMTcH[F3:DOfkZ1P0`;c22
R9
32
R29
!i10b 1
R30
R31
R32
!i113 1
R14
R15
Emux_2_1_gen
Z36 w1599334336
R2
R3
R4
R5
R6
R0
Z37 8D:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD
Z38 FD:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD
l0
L31
V?2V=jaIhA=m5B71]TRmbH2
!s100 YD2G@V;gebS;ck6A6NgF;3
R9
32
R10
!i10b 1
R11
Z39 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD|
Z40 !s107 D:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 11 mux_2_1_gen 0 22 ?2V=jaIhA=m5B71]TRmbH2
l46
L45
VhNZT9VkQMVV;MgLA@jhLN2
!s100 iGnfFObg2HM6a]FP1HjYW0
R9
32
R10
!i10b 1
R11
R39
R40
!i113 1
R14
R15
Ereg_flip_flop_gen
Z41 w1599334199
R2
R3
R4
R5
R6
R0
Z42 8D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD
Z43 FD:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD
l0
L31
VloZeFU:VPX_z8Rm_8GF5?0
!s100 fJ12QYbG[=[A1nI123?6>0
R9
32
R10
!i10b 1
R11
Z44 !s90 -reportprogress|300|-work|work|D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD|
Z45 !s107 D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R6
DEx4 work 17 reg_flip_flop_gen 0 22 loZeFU:VPX_z8Rm_8GF5?0
l47
L46
Vzmohc=NlPf<Sj]<gFg[e03
!s100 aj4BT>:g=iXVc0NmeY[8C1
R9
32
R10
!i10b 1
R11
R44
R45
!i113 1
R14
R15
