# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/opt/Xilinx/Vitis/2022.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/opt/Xilinx/Vitis/2022.1/bin
LAB=run2
LC_ADDRESS=lzh_TW
XILINX_VIVADO=/opt/Xilinx/Vivado/2022.1
LC_NAME=lzh_TW
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/opt/Xilinx
XRT_INI_PATH=/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/xrt.ini
RDI_PATCHROOT=
LC_MONETARY=lzh_TW
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o
PWD=/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2
LOGNAME=01.XkQjFq
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/mnt/HLSNAS/01.XkQjFq
SYNTH_COMMON=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
LC_PAPER=lzh_TW
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2022.1
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XCL_EMULATION_MODE=hw_emu
SSH_CONNECTION=140.112.215.98 55742 192.168.1.11 1100
RT_TCL_PATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2022.1
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- LAB=run2 TARGET=sw_emu
PYTHONPATH=/opt/xilinx/xrt/python:
LC_IDENTIFICATION=lzh_TW
TERM=xterm
LESSOPEN=| /usr/bin/lesspipe %s
USER=01.XkQjFq
MAKE_TERMERR=/dev/pts/0
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2022.1
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/opt/Xilinx/Vitis/2022.1/data
DISPLAY=localhost:10.0
SHLVL=11
MAKELEVEL=1
LC_TELEPHONE=lzh_TW
LC_MEASUREMENT=lzh_TW
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=2257
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1064
SSH_CLIENT=140.112.215.98 55742 1100
LC_TIME=lzh_TW
TCL_LIBRARY=/opt/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
PATH=/opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/Xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vivado/2022.1/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2022.1/bin:/opt/Xilinx/Model_Composer/2022.1/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2022.1/aietools/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/opt/Xilinx/Vitis/2022.1/scripts/rt/data
HDI_APPROOT=/opt/Xilinx/Vitis/2022.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1064/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/0
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2022.1/tps/isl
LC_NUMERIC=lzh_TW
XILINX_VITIS=/opt/Xilinx/Vitis/2022.1
OLDPWD=/opt/Xilinx/Vitis/2022.1/bin
TARGET=sw_emu
_=/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39573
XILINX_CD_SESSION=290d2187-71fc-4c4c-86fa-f718f7bb47b5
XILINX_RS_PORT=40985
XILINX_RS_SESSION=e79e0a5f-9dae-4876-81f9-290fb8f17921


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform xilinx_u50_gen3x16_xdma_5_202210_1 --config run2.cfg --profile.data all:all:all --profile.stall all:all:all --profile.exec all:all:all -l -okrnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo ./src/rtl_kernel/rtl_kernel_wizard_0.xo 

FINAL PROGRAM OPTIONS
--config run2.cfg
--connectivity.nk krnl_vadd:1:krnl_vadd_1
--connectivity.nk rtl_kernel_wizard_0:1:rtl_kernel_wizard_0_1
--debug
--input_files krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo
--input_files ./src/rtl_kernel/rtl_kernel_wizard_0.xo
--link
--optimize 0
--output krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
--platform xilinx_u50_gen3x16_xdma_5_202210_1
--profile.data all:all:all
--profile.exec all:all:all
--profile.stall all:all:all
--report_level 0
--target sw_emu

PARSED COMMAND LINE OPTIONS
-t sw_emu 
--platform xilinx_u50_gen3x16_xdma_5_202210_1 
--config run2.cfg 
--profile.data all:all:all 
--profile.stall all:all:all 
--profile.exec all:all:all 
-l 
-okrnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin 
krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xo 
./src/rtl_kernel/rtl_kernel_wizard_0.xo 

PARSED CONFIG FILE (1) OPTIONS
file: run2.cfg
debug 1 
connectivity.nk krnl_vadd:1:krnl_vadd_1 
connectivity.nk rtl_kernel_wizard_0:1:rtl_kernel_wizard_0_1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 13 Oct 2022 19:48:10
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 13 Oct 2022 19:48:10
output: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 13 Oct 2022 19:48:10
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/../runtime/bin/regiongen_new -v -m /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xml -r /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 13 Oct 2022 19:48:11
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/rtl_kernel_wizard_0
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/rtl_kernel_wizard_0_cmodel.o -MP -MF obj/rtl_kernel_wizard_0_cmodel.Cd /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/xo/rtl_kernel_wizard_0/rtl_kernel_wizard_0/cpu_sources/rtl_kernel_wizard_0_cmodel.cpp -o obj/rtl_kernel_wizard_0_cmodel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 13 Oct 2022 19:48:12
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/rtl_kernel_wizard_0
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin/ar -cr /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/rtl_kernel_wizard_0/rtl_kernel_wizard_0.csim_cu.a /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/rtl_kernel_wizard_0/obj/rtl_kernel_wizard_0_cmodel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 13 Oct 2022 19:48:12
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -g -I /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/src/kernel_cpp -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/krnl_vadd.o -MP -MF obj/krnl_vadd.Cd /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/xo/krnl_vadd/krnl_vadd/cpu_sources/krnl_vadd.cpp -o obj/krnl_vadd.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 13 Oct 2022 19:48:12
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin/ar -cr /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd/krnl_vadd.csim_cu.a /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd/obj/krnl_vadd.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 13 Oct 2022 19:48:12
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2022.1/bin/../data/emulation/include -I /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 13 Oct 2022 19:48:13
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int
cmd: /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.so -o krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.so rtl_kernel_wizard_0/rtl_kernel_wizard_0.csim_cu.a krnl_vadd/krnl_vadd.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2022.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /opt/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 13 Oct 2022 19:48:13
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.so --force --target sw_emu --add-section :JSON:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.rtd --append-section :JSON:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xml --add-section DEBUG_DATA:RAW:/dev/null --add-section SYSTEM_METADATA:RAW:/mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int/systemDiagramModel.json --output /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 13 Oct 2022 19:48:13
launch dir: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/link/int
cmd: /opt/Xilinx/Vitis/2022.1/bin/xclbinutil --quiet --info --input /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 13 Oct 2022 19:48:13
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 13 Oct 2022 19:48:13
output: /mnt/HLSNAS/01.XkQjFq/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels/reference-files2/_x/reports/link/system_estimate_krnl_vadd.sw_emu.xilinx_u50_gen3x16_xdma_5_202210_1.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 13 Oct 2022 19:48:13
