// Seed: 419500813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_20;
  wire id_21;
  assign id_12 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1 id_14,
    output supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output wor id_5
    , id_15,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input uwire id_10,
    output wand id_11,
    input tri0 id_12
);
  wire id_16;
  id_17 :
  assert property (@(posedge id_1) id_15)
  else;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
