{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632059176274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632059176274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 19:16:16 2021 " "Processing started: Sun Sep 19 19:16:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632059176274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059176274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4x3_Multiplier -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4x3_Multiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059176274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632059176462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632059176462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file 4-bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_4 " "Found design unit 1: A_4" {  } { { "4-bit_Adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4-bit_Adder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Adder_4bit-Struct " "Found design unit 2: Adder_4bit-Struct" {  } { { "4-bit_Adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4-bit_Adder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4bit " "Found entity 1: Adder_4bit" {  } { { "4-bit_Adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4-bit_Adder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "gates.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/gates.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA " "Found design unit 1: FA" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/full_adder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Full_Adder-Struct " "Found design unit 2: Full_Adder-Struct" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "full_adder.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/full_adder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182259 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4x3_Adder.vhd " "Can't analyze file -- file 4x3_Adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632059182267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x3_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4x3_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit-Struct " "Found design unit 1: Multiplier_4bit-Struct" {  } { { "4x3_Multiplier.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4x3_Multiplier.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit " "Found entity 1: Multiplier_4bit" {  } { { "4x3_Multiplier.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4x3_Multiplier.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182268 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632059182268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632059182279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_4bit Multiplier_4bit:add_instance " "Elaborating entity \"Multiplier_4bit\" for hierarchy \"Multiplier_4bit:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/DUT.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Multiplier_4bit:add_instance\|AND_2:a_1 " "Elaborating entity \"AND_2\" for hierarchy \"Multiplier_4bit:add_instance\|AND_2:a_1\"" {  } { { "4x3_Multiplier.vhd" "a_1" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4x3_Multiplier.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_4bit Multiplier_4bit:add_instance\|Adder_4bit:Adder_1 " "Elaborating entity \"Adder_4bit\" for hierarchy \"Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\"" {  } { { "4x3_Multiplier.vhd" "Adder_1" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4x3_Multiplier.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|HALF_ADDER:HA " "Elaborating entity \"HALF_ADDER\" for hierarchy \"Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|HALF_ADDER:HA\"" {  } { { "4-bit_Adder.vhd" "HA" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4-bit_Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1\"" {  } { { "4-bit_Adder.vhd" "FA_1" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/4-bit_Adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1\|OR_2:o1\"" {  } { { "full_adder.vhd" "o1" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/full_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"Multiplier_4bit:add_instance\|Adder_4bit:Adder_1\|Full_Adder:FA_1\|XOR_2:x1\"" {  } { { "full_adder.vhd" "x1" { Text "D:/IITB/Semester_3/EE214/Labs/Lab_6/full_adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632059182312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632059182475 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632059182475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632059182475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632059182475 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632059182479 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632059182479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632059182503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 19:16:22 2021 " "Processing ended: Sun Sep 19 19:16:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632059182503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632059182503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632059182503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632059182503 ""}
