// Seed: 1716604427
module module_0;
  wire [-1 : 1] id_1;
  assign module_1.id_3 = 0;
  wire id_2;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd10
) (
    output logic id_0,
    output tri id_1,
    input supply0 id_2,
    input tri0 _id_3
);
  assign id_1 = -1'b0;
  always @(posedge 1'h0 or posedge -1) id_0 <= #id_2 -1;
  assign id_0 = -1'b0;
  string id_5;
  if (-1) begin : LABEL_0
    assign id_1 = -1;
  end else begin : LABEL_1
    wire [id_3 : 1 'b0] id_6;
    assign id_5 = "";
  end
  wire id_7;
  wire id_8;
  ;
  assign id_5 = id_7;
  logic id_9;
  wire  id_10;
  module_0 modCall_1 ();
endmodule
