# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: E:\Semester 8\FPGA\Labs\Assgn_1\Assignment1_starterkit\Part1\Part1.csv
# Generated on: Sat Feb 24 13:46:24 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
LEDG[4],Output,PIN_U18,7,B7_N0,PIN_G5,,,,
LEDG[3],Output,PIN_V18,7,B7_N0,PIN_F6,,,,
LEDG[2],Output,PIN_W19,7,B7_N0,PIN_C3,,,,
LEDG[1],Output,PIN_AF22,7,B7_N0,PIN_C2,,,,
LEDG[0],Output,PIN_AE22,7,B7_N0,PIN_G6,,,,
LEDR[8],Output,PIN_AA14,7,B7_N1,PIN_F3,,,,
LEDR[7],Output,PIN_AC21,7,B7_N0,PIN_B2,,,,
LEDR[6],Output,PIN_AD21,7,B7_N0,PIN_D1,,,,
LEDR[5],Output,PIN_AD23,7,B7_N0,PIN_C6,,,,
LEDR[4],Output,PIN_AD22,7,B7_N0,PIN_B4,,,,
LEDR[3],Output,PIN_AC22,7,B7_N0,PIN_A5,,,,
LEDR[2],Output,PIN_AB21,7,B7_N0,PIN_E5,,,,
LEDR[1],Output,PIN_AF23,7,B7_N0,PIN_B9,,,,
LEDR[0],Output,PIN_AE23,7,B7_N0,PIN_C11,,,,
SW[8],Input,PIN_B13,4,B4_N1,PIN_F4,,,,
SW[7],Input,PIN_C13,3,B3_N0,PIN_A6,,,,
SW[6],Input,PIN_AC13,8,B8_N0,PIN_F7,,,,
SW[5],Input,PIN_AD13,8,B8_N0,PIN_C5,,,,
SW[4],Input,PIN_AF14,7,B7_N1,PIN_A4,,,,
SW[3],Input,PIN_AE14,7,B7_N1,PIN_B5,,,,
SW[2],Input,PIN_P26,6,B6_N0,PIN_B3,,,,
SW[1],Input,PIN_N26,5,B5_N1,PIN_D13,,,,
SW[0],Input,PIN_N25,5,B5_N1,PIN_C13,,,,
