5 Stage Single Cycle RISC-V Processor Implemented on System Verilog for R-Type Instructions along with Testbenches for each stage to test the functionality of each block.
