Miron Abramovici, In-System Silicon Validation and Debug, IEEE Design & Test, v.25 n.3, p.216-223, May 2008[doi>10.1109/MDT.2008.77]
Miron Abramovici , Paul Bradley , Kumar Dwarakanath , Peter Levin , Gerard Memmi , Dave Miller, A reconfigurable design-for-debug infrastructure for SoCs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146916]
Mohammad Abdullah Al Faruque , Gereon Weiss , Joerg Henkel, Bounded arbitration algorithm for QoS-supported on-chip communication, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176275]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Debapriya Chatterjee , Calvin McCarter , Valeria Bertacco, Simulation-based signal selection for state restoration in silicon debug, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
C. Ciordas , T. Basten , A. Radulescu , K. Goossens , J. Meerbergen, An event-based network-on-chip monitoring service, Proceedings of the High-Level Design Validation and Test Workshop, 2004. Ninth IEEE International, p.149-154, November 10-12, 2004[doi>10.1109/HLDVT.2004.1431260]
C. Ciordas, K. Goossens, T. Basten, A. Radulescu, and A. Boon. 2006. Transaction monitoring in networks on chip: The on-chip run-time perspective. In Proceedings of the International Symposium on Industrial Embedded Systems (IES'06).
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps. In Proceedings of the 15<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'09). 175--186.
A. Deorio, A. Bauserman, and V. Bertacco. 2008. Post-silicon verification for cache coherence. In Proceedings of the International Conference on Computer Design (ICCD'08).
A. Deorio, I. Wagner, and V. Bertacco. 2009. Dacota: Post-silicon validation of the memory subsystem in multi-core designs. In Proceedings of the International Symposium on High Performance Computing Architecture (HPCA'09).
IEEE STD.1149.1. 1990. IEEE standard test access s port and boundary scan architecture. IEEE Std. 1149.1-1990.
S. M. A. H. Jafri, L. Guang, A. Jantsch, K. Paul, A. Hemani, and H. Tenhunen. 2012. Self-adaptive noc power management with dual-level agents - Architecture and implementation. In Proceedings of the 2<sup>nd</sup> International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS'12). 450--458.
Gwangsun Kim , John Kim , Sungjoo Yoo, FlexiBuffer: reducing leakage power in on-chip network routers, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024932]
Ho Fai Ko , Nicola Nicolici, Automated trace signals identification and state restoration for improving observability in post-silicon validation, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403689]
H. F. Ko and N. Nicolici. 2010. Automated trace signals selection using the rtl descriptions. In Proceedings of the International Test Conference (ITC'10).
Tushar Krishna , Li-Shiuan Peh , Bradford M. Beckmann , Steven K. Reinhardt, Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155630]
Chun-Hung Lai , Fu-Ching Yang , Chung-Fu Kao , Ing-Jer Huang, A trace-capable instruction cache for cost efficient real-time program trace compression in SoC, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629952]
Leslie Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, v.21 n.7, p.558-565, July 1978[doi>10.1145/359545.359563]
Zheng Li , Changyun Zhu , Li Shang , Robert Dick , Yihe Sun, Transaction-Aware Network-on-Chip Resource Reservation, IEEE Computer Architecture Letters, v.7 n.2, p.53-56, July 2008[doi>10.1109/L-CA.2008.9]
Xiao Liu , Qiang Xu, Trace signal selection for visibility enhancement in post-silicon validation, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Zheng Lv , Hao Chen , Feng Chen , Yi Lv, Fast Verification of Memory Consistency for Chip Multi-Processor, Proceedings of the 2011 Seventh International Conference on Computational Intelligence and Security, p.1497-1502, December 03-04, 2011[doi>10.1109/CIS.2011.334]
Asit K. Mishra , Shekhar Srikantaiah , Mahmut Kandemir , Chita R. Das, CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-12, November 13-19, 2010[doi>10.1109/SC.2010.15]
Preeti Ranjan Panda , M. Balakrishnan , Anant Vishnoi, Compressing Cache State for Postsilicon Processor Debug, IEEE Transactions on Computers, v.60 n.4, p.484-497, April 2011[doi>10.1109/TC.2010.123]
P. R. Panda, A. Vishnoi, and M. Balakrishnan. 2010. Enhancing post-silicon processor debug with incremental cache state dumping. In Proceedings of the 18<sup>th</sup> IEEE/IFIP VLSI System on Chip Conference (VLSI-SoC'10). 55--60.
Ritesh Parikh , Valeria Bertacco, Formally enhanced runtime verification to ensure NoC functional correctness, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155668]
Sung-Boem Park , Anne Bracy , Hong Wang , Subhasish Mitra, BLoG: post-silicon bug localization in processors using bug localization graphs, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837367]
Sung-Boem Park , Ted Hong , Subhasish Mitra, Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA), IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1545-1558, October 2009[doi>10.1109/TCAD.2009.2030595]
Hemant Rotithor, Postsilicon Validation Methodology for Microprocessors, IEEE Design & Test, v.17 n.4, p.77-88, October 2000[doi>10.1109/54.895008]
Sander Stuijk , Twan Basten , Marc Geilen , Amir Hossein Ghamarian , Bart Theelen, Resource-Efficient Routing and Scheduling of Time-Constrained Network-on-Chip Communication, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.45-52, August 30-September 01, 2006[doi>10.1109/DSD.2006.81]
Shan Tang , Qiang Xu, A multi-core debug platform for NoC-based systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
J. Van den Brand. 2005. Runtime networks-on-chip performance monitoring. M.S. thesis, Technische Universiteit Eindhoven.
B. Vermeulen and K. Goossens. 2009. A network-on-chip monitoring infrastructure for communication-centric debug of embedded multi-processor socs. In Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI/DAT'09).
Bart Vermeulen , Steven Oostdijk , Frank Bouwman, Test and Debug Strategy of the PNX8525 Nexperia" Digital Video Platform System Chip, Proceedings of the 2001 IEEE International Test Conference, p.121, October 30-November 01, 2001
Anant Vishnoi , Preeti Ranjan Panda , M. Balakrishnan, Cache aware compression for processor debug support, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
I. Wagner and V. Bertacco. 2008. Reversi: Post-silicon validation system for modern microprocessors. In Proceedings of the International Conference on Computer Design (ICCD'08).
Joon-Sung Yang , Nur A. Touba, Automated Selection of Signals to Observe for Efficient Silicon Debug, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.79-84, May 03-07, 2009[doi>10.1109/VTS.2009.51]
Hyunbean Yi , Sungju Park , Sandip Kundu, A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC, Proceedings of the 2008 17th Asian Test Symposium, p.289-294, November 24-27, 2008[doi>10.1109/ATS.2008.15]
Hyunbean Yi , Sungju Park , Sandip Kundu, On-chip support for NoC-based SoC debugging, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.7, p.1608-1617, July 2010[doi>10.1109/TCSI.2009.2034887]
