Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May 25 03:01:45 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cs_in relative to clock(s) sck_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mosi0_in relative to clock(s) sck_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on mosi1_in relative to clock(s) sck_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) mck
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) mck
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) mck
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) mck
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) mck
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) mck
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) mck
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) mck
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on lrck relative to clock(s) mck
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sck relative to clock(s) mck
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sd relative to clock(s) mck
Related violations: <none>


