Source Block: oh/src/common/hdl/oh_fifo_generic.v@61:75@HdlStmProcess

   //###########################
   //#write side state machine
   //###########################

   always @ ( posedge wr_clk or negedge nreset) 
     if(!nreset) 
       wr_addr[AW:0]  <= 'b0;
     else if(wr_en) 
       wr_addr[AW:0]  <= wr_addr[AW:0]  + 'd1;

   //address for prog_full indicator
   always @ (posedge wr_clk or negedge nreset)
     if(!nreset)
       wr_addr_ahead[AW:0] <= 'b0;   

Diff Content:
- 66    always @ ( posedge wr_clk or negedge nreset) 
- 67      if(!nreset) 
+ 67    always @ ( posedge wr_clk or negedge wr_nreset) 
+ 67      if(!wr_nreset) 

Clone Blocks:
