Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0ea4d60d03d4f468c4aed3e975528e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eq2_testbench_behav xil_defaultlib.eq2_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'x' [C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/ALU.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'x' [C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/ALU.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/temp/Assign 1/assign_1/assign_1.srcs/sources_1/new/ALU.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.six_bit_ripple_adder
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.greater_or_eq
Compiling module xil_defaultlib.XOR_1
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.eq2_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot eq2_testbench_behav
