// Seed: 829815312
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    output wand id_6,
    input supply0 id_7,
    output wire id_8,
    output wand id_9,
    output supply1 id_10,
    input wor id_11#(
        .id_16(-1),
        .id_17(-1),
        .id_18(1 - 1 & 1),
        .id_19(1)
    ),
    output wire id_12,
    output uwire id_13,
    inout supply1 id_14
);
  logic id_20;
  logic id_21;
  ;
  logic id_22;
  wire  id_23 = id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6
    , id_12,
    inout uwire id_7,
    output tri id_8,
    output supply1 id_9,
    input uwire id_10
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_7,
      id_7,
      id_0,
      id_0,
      id_1,
      id_9,
      id_7,
      id_7
  );
endmodule
