{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port UART_RX -pg 1 -y 740 -defaultsOSRD
preplace port TIMER_CLOCK -pg 1 -y 680 -defaultsOSRD
preplace port SYS_CLOCK -pg 1 -y 480 -defaultsOSRD
preplace port RESET_INTERCONNECT -pg 1 -y 510 -defaultsOSRD
preplace port I2C_SDA_TX -pg 1 -y 300 -defaultsOSRD
preplace port I2C_SDA_RX -pg 1 -y 290 -defaultsOSRD
preplace port UART_TX -pg 1 -y 510 -defaultsOSRD
preplace port RESET_PERIPHERAL -pg 1 -y 650 -defaultsOSRD
preplace port I2C_SCL -pg 1 -y 240 -defaultsOSRD
preplace port RESET_TIMER -pg 1 -y 710 -defaultsOSRD
preplace portBus DOUT -pg 1 -y 100 -defaultsOSRD
preplace portBus DIN -pg 1 -y 160 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -y 280 -defaultsOSRD
preplace inst Cortex_M1_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 380 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -y 850 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 5 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 510 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 2 1 430J
preplace netloc axi_uartlite_0_interrupt 1 1 5 180 640 NJ 640 730J 330 1060J 590 1400
preplace netloc axi_iic_0_sda_o 1 5 1 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 1 5 200 470 400J 300 NJ 300 1080J 410 1400
preplace netloc Cortex_M1_0_CM1_AXI3 1 3 1 N
preplace netloc reset_peripherial_1 1 0 4 NJ 650 NJ 650 400J 660 750J
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1090
preplace netloc axi_iic_0_scl_o 1 5 1 1410
preplace netloc axi_gpio_2_gpio_io_o 1 5 1 NJ
preplace netloc axi_uartlite_0_tx 1 5 1 NJ
preplace netloc xlconstant_0_dout 1 1 1 NJ
preplace netloc xlconcat_0_dout 1 2 1 410
preplace netloc M04_ACLK_1 1 0 5 NJ 680 NJ 680 NJ 680 760 880 NJ
preplace netloc clk_wiz_0_clk_out1 1 0 5 NJ 480 NJ 480 440 650 720 310 1110
preplace netloc I2C_SDA_RX_1 1 0 6 NJ 290 NJ 290 NJ 290 NJ 290 1100J 400 1410
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1070
preplace netloc M04_ARESETN_1 1 0 5 NJ 710 NJ 710 NJ 710 770 900 NJ
preplace netloc DIN_1 1 0 6 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 1410
preplace netloc reset_0_1 1 0 5 NJ 510 NJ 510 420 670 740 320 1120
preplace netloc UART_RX_1 1 0 6 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 1410
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1050
preplace netloc axi_timer_0_interrupt 1 1 5 190 960 NJ 960 NJ 960 NJ 960 1400
levelinfo -pg 1 0 100 300 580 910 1260 1430 -top 0 -bot 970
"
}

