PHM_PlatformCaps_TablelessHardwareInterface	,	V_7
enable_dynamic_state_management	,	V_24
disable_clock_power_gating	,	V_41
check_states_equal	,	V_56
nonLocalMemoryWidth	,	V_82
power_off_asic	,	V_11
pp_clock_info	,	V_71
get_current_shallow_sleep_clocks	,	V_88
"Failed to retrieve maximum clocks."	,	L_3
power_state_set	,	V_19
cgs_notify_dpm_enabled	,	F_10
cpu_pstate_disable	,	V_62
performance_level	,	V_74
pp_power_state	,	V_31
block	,	V_4
temperature_range	,	V_50
state	,	V_67
display_config	,	V_58
display_config_changed	,	V_42
phm_get_performance_level	,	F_29
cpu_pstate_separation_time	,	V_60
phm_get_clock_by_type	,	F_33
index	,	V_69
clocks	,	V_91
phm_disable_clock_power_gatings	,	F_18
device	,	V_25
check_smc_update_required_for_display_configuration	,	V_52
phm_enable_dynamic_state_management	,	F_9
get_dal_power_level	,	V_65
phm_get_clock_info	,	F_30
notify_smc_display_config_after_ps_adjustment	,	V_44
cpu_cc6_disable	,	V_61
enabled	,	V_22
power_down_asic	,	V_12
result	,	V_73
phm_start_thermal_controller	,	F_23
get_performance_level	,	V_70
hwmgr	,	V_2
max_eng_clk	,	V_85
phm_store_dal_configuration_data	,	F_26
apply_state_adjust_rules	,	V_34
phm_check_smc_update_required_for_display_configuration	,	F_24
amd_pp_simple_clock_info	,	V_64
hardwareActivityPerformanceLevels	,	V_83
amd_dpm_forced_level	,	V_28
uint32_t	,	T_2
phm_dispatch_table	,	F_6
set_power_state	,	V_20
min_bus_bandwidth	,	V_80
pnew_power_state	,	V_15
force_dpm_level	,	V_30
EINVAL	,	V_46
phm_powergate_vce	,	F_16
coreClock	,	V_79
powergate_vce	,	V_38
amd_pp_clock_type	,	V_89
set_cpu_power_state	,	V_66
hwmgr_func	,	V_8
start_thermal_controller	,	V_51
setup_asic	,	V_10
enable_clock_power_gatings	,	V_40
"Invalid Input!"	,	L_1
min_eng_clk	,	V_78
get_max_high_clocks	,	V_93
phm_is_hw_access_blocked	,	F_1
block_hw_access	,	V_3
phm_get_max_high_clocks	,	F_34
current_ps	,	V_33
register_internal_thermal_interrupt	,	V_48
info	,	V_47
ret	,	V_21
amd_pp_clocks	,	V_90
level	,	V_29
phm_block_hw_access	,	F_2
phm_disable_dynamic_state_management	,	F_11
"Failed to retrieve minimum clocks."	,	L_2
phm_register_thermal_interrupt	,	F_22
phm_cap_enabled	,	F_5
phm_enable_clock_power_gatings	,	F_17
phm_apply_state_adjust_rules	,	F_13
pclock_info	,	V_72
PHM_PerformanceLevelDesignation	,	T_1
nonLocalMemoryFreq	,	V_81
phm_stop_thermal_controller	,	F_21
pstate2	,	V_54
pstate1	,	V_53
max_mem_clk	,	V_84
designation	,	V_68
phm_force_dpm_levels	,	F_12
adjusted_ps	,	V_32
phm_power_down_asic	,	F_7
phm_get_current_shallow_sleep_clocks	,	F_32
dynamic_state_management_disable	,	V_26
phm_powergate_uvd	,	F_15
platformCaps	,	V_6
phm_get_dal_power_level	,	F_27
phm_set_cpu_power_state	,	F_28
amd_pp_display_configuration	,	V_57
nb_pstate_switch_disable	,	V_63
clock_info	,	V_87
get_clock_by_type	,	V_92
pnew_state	,	V_18
phm_check_states_equal	,	F_25
states	,	V_17
min_mem_clk	,	V_76
phm_setup_asic	,	F_3
enable_clock_power_gating	,	V_39
PHM_FUNC_CHECK	,	F_4
platform_descriptor	,	V_5
dynamic_state_management_enable	,	V_23
asic_setup	,	V_9
stop_thermal_controller	,	V_45
PP_ASSERT_WITH_CODE	,	F_31
phm_set_power_state_input	,	V_16
disable_dynamic_state_management	,	V_27
pp_hwmgr	,	V_1
PP_TemperatureRange	,	V_49
PHM_PerformanceLevel	,	T_3
phm_display_configuration_changed	,	F_19
phm_set_power_state	,	F_8
powergate_uvd	,	V_37
pcurrent_state	,	V_14
equal	,	V_55
pp_hw_power_state	,	V_13
phm_notify_smc_display_config_after_ps_adjustment	,	F_20
display_configuration_changed	,	V_43
memory_clock	,	V_77
powerdown_uvd	,	V_35
gate	,	V_36
store_cc6_data	,	V_59
PHM_PerformanceLevelDesignation_Activity	,	V_75
phm_powerdown_uvd	,	F_14
max_bus_bandwidth	,	V_86
