{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679792436999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679792436999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 20:00:36 2023 " "Processing started: Sat Mar 25 20:00:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679792436999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792436999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegratorNeuron -c IntegratorNeuron " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegratorNeuron -c IntegratorNeuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792436999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679792437191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679792437191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IntegratorNeuron.sv(66) " "Verilog HDL information at IntegratorNeuron.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679792442793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IntegratorNeuron.sv 5 5 " "Found 5 design units, including 5 entities, in source file IntegratorNeuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679792442794 ""} { "Info" "ISGN_ENTITY_NAME" "2 CSA " "Found entity 2: CSA" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679792442794 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPA " "Found entity 3: CPA" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679792442794 ""} { "Info" "ISGN_ENTITY_NAME" "4 DREG " "Found entity 4: DREG" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679792442794 ""} { "Info" "ISGN_ENTITY_NAME" "5 IntegratorNeuron " "Found entity 5: IntegratorNeuron" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679792442794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792442794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D IntegratorNeuron.sv(6) " "Verilog HDL Implicit Net warning at IntegratorNeuron.sv(6): created implicit net for \"D\"" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E IntegratorNeuron.sv(8) " "Verilog HDL Implicit Net warning at IntegratorNeuron.sv(8): created implicit net for \"E\"" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F IntegratorNeuron.sv(9) " "Verilog HDL Implicit Net warning at IntegratorNeuron.sv(9): created implicit net for \"F\"" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G IntegratorNeuron.sv(9) " "Verilog HDL Implicit Net warning at IntegratorNeuron.sv(9): created implicit net for \"G\"" {  } { { "IntegratorNeuron.sv" "" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegratorNeuron " "Elaborating entity \"IntegratorNeuron\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679792442826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREG DREG:x0_reg " "Elaborating entity \"DREG\" for hierarchy \"DREG:x0_reg\"" {  } { { "IntegratorNeuron.sv" "x0_reg" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:csa_abc " "Elaborating entity \"CSA\" for hierarchy \"CSA:csa_abc\"" {  } { { "IntegratorNeuron.sv" "csa_abc" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA CSA:csa_abc\|FA:CSA_FULL_ADDERS\[0\].fa " "Elaborating entity \"FA\" for hierarchy \"CSA:csa_abc\|FA:CSA_FULL_ADDERS\[0\].fa\"" {  } { { "IntegratorNeuron.sv" "CSA_FULL_ADDERS\[0\].fa" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPA CPA:cpa " "Elaborating entity \"CPA\" for hierarchy \"CPA:cpa\"" {  } { { "IntegratorNeuron.sv" "cpa" { Text "/home/colin/Projects/EEE425/Quartus/IntegratorNeuron.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792442837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679792443281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/colin/Projects/EEE425/Quartus/output_files/IntegratorNeuron.map.smsg " "Generated suppressed messages file /home/colin/Projects/EEE425/Quartus/output_files/IntegratorNeuron.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792443438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679792443491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679792443491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679792443515 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679792443515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679792443515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679792443515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679792443520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 20:00:43 2023 " "Processing ended: Sat Mar 25 20:00:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679792443520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679792443520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679792443520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679792443520 ""}
