
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.89

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_prev[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   128    0.46    0.48    0.39    0.59 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.48    0.00    0.59 ^ gpio_in_prev[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gpio_in_prev[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: gpio_out[0] (input port clocked by core_clock)
Endpoint: gpio_in_sync1[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ gpio_out[0] (in)
                                         gpio_out[0] (net)
                  0.00    0.00    0.20 ^ gpio_in_sync1[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gpio_in_sync1[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_prev[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   128    0.46    0.48    0.39    0.59 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.48    0.00    0.59 ^ gpio_in_prev[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.59   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ gpio_in_prev[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    5.10   library recovery time
                                  5.10   data required time
-----------------------------------------------------------------------------
                                  5.10   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: int_status_reg[24]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ int_status_reg[24]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.00    0.05    0.35    0.35 v int_status_reg[24]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         int_status[24] (net)
                  0.05    0.00    0.35 v _417_/A (sky130_fd_sc_hd__nor4_1)
     1    0.00    0.21    0.25    0.60 ^ _417_/Y (sky130_fd_sc_hd__nor4_1)
                                         _205_ (net)
                  0.21    0.00    0.60 ^ _418_/D (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.07    0.10    0.70 v _418_/Y (sky130_fd_sc_hd__nand4_1)
                                         _206_ (net)
                  0.07    0.00    0.70 v _424_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.20    0.91 v _424_/X (sky130_fd_sc_hd__or2_1)
                                         int_out (net)
                  0.03    0.00    0.91 v int_out (out)
                                  0.91   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_prev[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   128    0.46    0.48    0.39    0.59 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.48    0.00    0.59 ^ gpio_in_prev[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.59   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ gpio_in_prev[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    5.10   library recovery time
                                  5.10   data required time
-----------------------------------------------------------------------------
                                  5.10   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: int_status_reg[24]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ int_status_reg[24]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.00    0.05    0.35    0.35 v int_status_reg[24]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         int_status[24] (net)
                  0.05    0.00    0.35 v _417_/A (sky130_fd_sc_hd__nor4_1)
     1    0.00    0.21    0.25    0.60 ^ _417_/Y (sky130_fd_sc_hd__nor4_1)
                                         _205_ (net)
                  0.21    0.00    0.60 ^ _418_/D (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.07    0.10    0.70 v _418_/Y (sky130_fd_sc_hd__nand4_1)
                                         _206_ (net)
                  0.07    0.00    0.70 v _424_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.20    0.91 v _424_/X (sky130_fd_sc_hd__or2_1)
                                         int_out (net)
                  0.03    0.00    0.91 v int_out (out)
                                  0.91   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  3.89   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-03   2.50e-05   1.54e-09   1.14e-03  90.0%
Combinational          8.56e-05   4.09e-05   8.22e-10   1.27e-04  10.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.20e-03   6.60e-05   2.37e-09   1.27e-03 100.0%
                          94.8%       5.2%       0.0%
