{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [],
   "source": [
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 233,
   "metadata": {},
   "outputs": [],
   "source": [
    "def replace_ieee_types(to_sv: str):\n",
    "    global elementary_types\n",
    "    if(re.search(elementary_types, to_sv)):\n",
    "        sv_eq = re.sub(elementary_types,'logic',to_sv)\n",
    "        return sv_eq\n",
    "    else:\n",
    "        return to_sv\n",
    "\n",
    "def replace_downto(to_sv: str):\n",
    "    ret_str = to_sv\n",
    "    global range_types\n",
    "    if(re.search(range_types, ret_str)):\n",
    "        ret_str = ret_str.replace('(','[')\n",
    "        ret_str = ret_str.replace(')',']')\n",
    "        if(re.search('[\\.\\w]*\\'range(?=.*\\])',ret_str)):\n",
    "            operand = re.search('(?<=\\[)[\\.\\w\\d]*',ret_str).group(0)\n",
    "            ret_str = re.sub('(?<=\\[)[\\.\\w\\d]*\\'range(?=])','$left('+operand+') : $right('+operand+')',ret_str)\n",
    "        if(re.search('\\w*\\'high(?=.*\\])',ret_str)):\n",
    "            operand = re.search('(?<=\\[)[\\w\\d]*(?=\\'high)',ret_str).group(0)\n",
    "            ret_str = re.sub('(?<=\\[)[\\w\\d]*\\'high','$high('+operand+')',ret_str)\n",
    "        if(re.search('\\w*\\'low(?=.*\\])',ret_str)):\n",
    "            operand = re.search('[\\w\\d]*(?=\\'low\\])',ret_str).group(0)\n",
    "            ret_str = re.sub('[\\w\\d]*\\'low(?=.*\\])','$low('+operand+')',ret_str)\n",
    "        if(ret_str.find(' downto ') > -1 or ret_str.find(' to ') > -1):\n",
    "            ret_str = re.sub(' downto | to ', ' : ',ret_str)\n",
    "    return ret_str\n",
    "\n",
    "def clean_vhdl_residuals(to_sv:str):\n",
    "    ret_str = to_sv\n",
    "    if(ret_str.find('is array') > -1):\n",
    "        ret_str = re.sub(' is array ',' ',ret_str)\n",
    "        ret_str = re.sub(' of ',' ',ret_str)\n",
    "        return ret_str.replace('type','typedef',1)\n",
    "    elif(re.search('is\\s*\\(',ret_str)):\n",
    "        ret_str = ret_str.replace('type', 'typedef enum',1).replace('(','{').replace(')','}')\n",
    "        idx_is = ret_str.find('is')\n",
    "        idx_curly = ret_str.find('}')\n",
    "        name = ret_str[0:14]+ret_str[idx_is+2:idx_curly+1]+' '+ret_str[15:idx_is]\n",
    "        return name\n",
    "    if(re.search('(integer|natural|positive)\\s*range', ret_str)):\n",
    "        idx_walrus = ret_str.find(':=')\n",
    "        name = re.search('\\w*(?=\\s*$)',ret_str).group(0)\n",
    "        if(idx_walrus == -1):\n",
    "            return 'integer '+name\n",
    "        else:\n",
    "            return 'integer '+name+ret_str[idx_walrus:]\n",
    "    if(re.search('\\[others => \\'\\d\\'',ret_str)):\n",
    "        if(ret_str.find('\\'1\\'') > 0):\n",
    "            ret_str = re.sub('\\[others => .*\\]', '\\'1',ret_str)\n",
    "        elif(ret_str.find('\\'0\\'') > 0):\n",
    "            ret_str = re.sub('\\[others => .*\\]', '\\'0',ret_str)\n",
    "        return ret_str\n",
    "    #elif(re.search('integer'))\n",
    "    else:\n",
    "        return ret_str\n",
    "\n",
    "def generics_to_macros(to_sv:str, macros:list):\n",
    "\n",
    "    ret_str = to_sv\n",
    "    for macro in macros:\n",
    "        if(ret_str.find(macro) >= 0):\n",
    "            ret_str = re.sub('\\\\b'+macro+'\\\\b', '`'+macro, ret_str)\n",
    "            #print(ret_str)\n",
    "            return ret_str\n",
    "    return ret_str\n",
    "\n",
    "def vhdl_bit_vec_to_sv(to_sv:str):\n",
    "    ret_str = to_sv\n",
    "    idx_eq = ret_str.find('=')\n",
    "    idx_quote = ret_str.find('\"')\n",
    "    \n",
    "    if(idx_eq > -1 and idx_quote > -1):\n",
    "        idx_quote_end = ret_str[idx_quote+1:].find('\"')\n",
    "        replacement = str(idx_quote_end)+'\\'b'+ret_str[idx_quote+1:idx_quote+idx_quote_end+1]\n",
    "        ret_str = re.sub('\\\"\\d*\\\"',replacement,ret_str)\n",
    "\n",
    "    return ret_str\n",
    "        \n",
    "\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 240,
   "metadata": {},
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: '/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/gaisler/noelv/core/noelv.vhd'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-240-77f24c8207ec>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[0;32m----> 1\u001b[0;31m \u001b[0mf\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/gaisler/noelv/core/noelv.vhd'\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m'r'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      2\u001b[0m \u001b[0;31m#f = open('/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/grlib/riscv/riscv.vhd','r')\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      3\u001b[0m \u001b[0mcode\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mf\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplitlines\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      4\u001b[0m \u001b[0mf\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mclose\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: '/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/gaisler/noelv/core/noelv.vhd'"
     ]
    }
   ],
   "source": [
    "#f = open('/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/gaisler/noelv/core/noelv.vhd','r')\n",
    "f = open('/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/gaisler/noelv/pkg/noelv.vhd','r')\n",
    "#f = open('/home/jonathanjonsson/MasterThesis/grlib-gpl-2022.1-b4273/lib/grlib/riscv/riscv.vhd','r')\n",
    "code = f.read().splitlines()\n",
    "f.close()\n",
    "\n",
    "f = open('/home/jonathanjonsson/MasterThesis/iunv_macros.md','r')\n",
    "macros = f.read().splitlines()\n",
    "macros = [macro.split(' ')[1] for macro in macros] #could be dangerous to use element 1 directly\n",
    "f.close()\n",
    "\n",
    "\n",
    "type_re = re.compile('^\\s*type.*')\n",
    "subtype_re = re.compile(\"^\\s*subtype.*\")\n",
    "constant_re = re.compile(\"^\\s*constant.*(integer|std_logic).*\")\n",
    "comment_re = re.compile(\"^\\s*--\")\n",
    "elementary_types = re.compile('std_logic(_vector)?|std_ulogic(_vector)?')#integer')\n",
    "range_types = re.compile('\\'range|downto|to|\\'high|\\'low')\n",
    "\n",
    "constants_vhdl = []\n",
    "constants_sv = []\n",
    "types_vhdl = []\n",
    "types_sv = []\n",
    "subtypes_vhdl = []\n",
    "subtypes_sv = []\n",
    "\n",
    "\n",
    "for ln,line in enumerate(code):\n",
    "    type_match = re.search(type_re,line)\n",
    "    subtype_match = re.search(subtype_re,line)\n",
    "    constant_match = re.search(constant_re,line)\n",
    "    count = 0\n",
    "    if(type_match):\n",
    "        matched_line = type_match.group(0)\n",
    "        if(matched_line.find('is record') >= 0):\n",
    "            count = ln\n",
    "            str_append = ''\n",
    "            while(code[count].find('end record') is -1):\n",
    "                r_line = code[count]\n",
    "                if(count is ln):\n",
    "                    title = r_line.replace(' is record','').replace(' type','}')\n",
    "                else:\n",
    "                    if(re.search(comment_re, r_line)):\n",
    "                        count += 1\n",
    "                        continue;\n",
    "                    idx_col = r_line.find(':')\n",
    "                    idx_com = r_line.find('--')\n",
    "                    idx_sem = r_line.find(';')\n",
    "                    str_append += ('\\t'+r_line[idx_col+2:idx_sem]+r_line[0:idx_col]+r_line[idx_com:]+'\\n').replace('--',';//')\n",
    "                count += 1\n",
    "            types_vhdl.append(\"typedef struct {\\n\"+str_append+title.replace('--','//'))\n",
    "        else:\n",
    "            types_vhdl.append(type_match.group(0)+';')\n",
    "\n",
    "    if(subtype_match):\n",
    "        subtypes_vhdl.append(subtype_match.group(0))\n",
    "    if(constant_match):      \n",
    "        constants_vhdl.append(constant_match.group(0))\n",
    "\n",
    "\n",
    "#replace vhdl with systemverilog equivalents\n",
    "for subtype in subtypes_vhdl:\n",
    "    pivot_is = subtype.find('is')\n",
    "    pivot_semi = subtype.find(';')\n",
    "    sub_line = (subtype[pivot_is+2:pivot_semi]+subtype[0:pivot_is]).replace('subtype','')\n",
    "    sub_line = replace_ieee_types(sub_line)\n",
    "    sub_line = replace_downto(sub_line)\n",
    "    sub_line = clean_vhdl_residuals(sub_line)\n",
    "    #sub_line = generics_to_macros(sub_line, macros)\n",
    "    subtypes_sv.append('typedef '+sub_line+';\\n')\n",
    "\n",
    "for typ in types_vhdl:\n",
    "    sub_line = typ\n",
    "    if(typ.find('is array') > 0): #if we have an array, convert it to systemverilog counterpart\n",
    "        sub_line = typ\n",
    "        pivot_is_array = sub_line.find('is array')\n",
    "        sub_line = sub_line.replace(' type','')\n",
    "        pivot_sem = sub_line.find(';')\n",
    "        pivot_of = sub_line.find('of')\n",
    "        sub_line = 'typedef '+sub_line[pivot_of+3:pivot_sem]+\" \"+sub_line[0:pivot_is_array-5]+sub_line[pivot_is_array+3:pivot_of]\n",
    "    \n",
    "    sub_line = replace_ieee_types(sub_line)\n",
    "    sub_line = replace_downto(sub_line)\n",
    "    sub_line = clean_vhdl_residuals(sub_line)\n",
    "    #sub_line = generics_to_macros(sub_line, macros)\n",
    "    types_sv.append(sub_line+';\\n')\n",
    "    # .replace('type','',1).replace('--','//')\n",
    "\n",
    "for const in constants_vhdl:\n",
    "    sub_line = const\n",
    "    sub_line = sub_line.replace('constant','').replace('--','//')\n",
    "    idx_walrus = sub_line.find(':=')\n",
    "    idx_col = sub_line.find(':')\n",
    "    idx_sem = sub_line.find(';')\n",
    "    idx_com = sub_line.find('--')\n",
    "    sub_line = sub_line[idx_col+1:idx_walrus]+sub_line[0:idx_col]+sub_line[idx_walrus:]\n",
    "    sub_line = replace_ieee_types(sub_line)\n",
    "    sub_line = replace_downto(sub_line)\n",
    "    sub_line = clean_vhdl_residuals(sub_line)\n",
    "    sub_line = generics_to_macros(sub_line, macros).replace(':=', '=')\n",
    "    sub_line = vhdl_bit_vec_to_sv(sub_line)\n",
    "    constants_sv.append(\"const \"+sub_line+'\\n')\n",
    "\n",
    "\n",
    "f = open('iunv_sv_package.sv','w')\n",
    "f.write('package iunv_sv_package;\\n')\n",
    "f.writelines(constants_sv)\n",
    "f.writelines(subtypes_sv)\n",
    "f.writelines(types_sv)\n",
    "f.write('endpackage')\n",
    "f.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 208,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "const  integer    memory_lane = 0;\n",
      "const  integer    branch_lane = 1 - `single_issue;\n",
      "const  integer    one         = 1 - `single_issue;\n",
      "const  logic[1 : 0]    rv = u2vec[log2[XLEN / 32] + 1, 2];\n",
      "const  logic    va         = gaisler.mmucacheconfig.va(`riscv_mmu);\n",
      "const  logic    pa         = gaisler.mmucacheconfig.pa(`riscv_mmu);\n",
      "const  integer             pmp_msb    = `physaddr - 1;    // High bit for PMP checks\n",
      "const  integer    ext_f        = to_floating[`fpulen, 32];\n",
      "const  integer    ext_d        = to_floating[`fpulen, 64];\n",
      "const  integer    ext_q        = to_floating[`fpulen, 128];\n",
      "const  integer    ext_n        = 0;\n",
      "const  integer    RFBITS       = 5;\n",
      "const  integer    FUSELBITS    = 10;\n",
      "const  logic[0 : 1 - `single_issue]    lanes        = '0;  // Used as range.\n",
      "const  integer    CAUSEBITS    = 4 + `ext_h;\n",
      "const  integer    DWAYMSB      = log2x(`dways) - 1;\n",
      "const  integer    IWAYMSB      = log2x(`iways) - 1;\n",
      "const  integer    TBUFBITS     = 4 + log2(`tbuf);\n",
      "const  logic[25 : 0]    ISA_EXTENSION =\n",
      "const  integer    h_ctrl      = 7;   // Hypervisor extension (H)\n",
      "const  logic[0 : 1]    fetch          = '0;    // Used as range.\n",
      "const integer MCONTROL= [`trigger mod 16];        // MCONTROL\n",
      "const integer ICOUNT= [[`trigger / 16] mod 2];  // ICOUNT\n",
      "const integer ETRIGGE= [[`trigger / 32] mod 3];  // I/ETRIGGE\n",
      "const  integer    TRIGGER_NUM    = TRIGGER_MC_NUM + TRIGGER_IC_NUM + TRIGGER_IE_NUM;\n"
     ]
    }
   ],
   "source": [
    "tmp = constants_vhdl.copy()\n",
    "#tmp.append(' std_logic_vector(lanes_type\\'range)   hit_vec_type ')\n",
    "for ln in range(len(tmp)):\n",
    "    sub_line = tmp[ln]\n",
    "    sub_line = sub_line.replace('constant','').replace('--','//')\n",
    "    idx_walrus = sub_line.find(':=')\n",
    "    idx_col = sub_line.find(':')\n",
    "    idx_sem = sub_line.find(';')\n",
    "    idx_com = sub_line.find('--')\n",
    "    sub_line = sub_line[idx_col+1:idx_walrus]+sub_line[0:idx_col]+sub_line[idx_walrus:]\n",
    "    sub_line = replace_ieee_types(sub_line)\n",
    "    sub_line = replace_downto(sub_line)\n",
    "    sub_line = clean_vhdl_residuals(sub_line)\n",
    "    sub_line = generics_to_macros(sub_line, macros).replace(':=', '=')\n",
    "    print('const '+sub_line)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 113,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['hindex',\n",
       " 'fabtech',\n",
       " 'memtech',\n",
       " 'physaddr',\n",
       " 'pcbits',\n",
       " 'rstaddr',\n",
       " 'disas',\n",
       " 'perf_cnts',\n",
       " 'perf_evts',\n",
       " 'illegalTval0',\n",
       " 'no_muladd',\n",
       " 'single_issue',\n",
       " 'iways',\n",
       " 'dways',\n",
       " 'mmuen',\n",
       " 'riscv_mmu',\n",
       " 'pmp_no_tor',\n",
       " 'pmp_entries',\n",
       " 'pmp_g',\n",
       " 'asidlen',\n",
       " 'vmidlen',\n",
       " 'ext_m',\n",
       " 'ext_a',\n",
       " 'ext_c',\n",
       " 'ext_h',\n",
       " 'mode_s',\n",
       " 'mode_u',\n",
       " 'dmen',\n",
       " 'fpulen',\n",
       " 'trigger',\n",
       " 'late_branch',\n",
       " 'late_alu',\n",
       " 'pbaddr',\n",
       " 'tbuf',\n",
       " 'scantest',\n",
       " 'rfreadhold',\n",
       " 'fpu_lane',\n",
       " 'csr_lane',\n",
       " 'endian']"
      ]
     },
     "execution_count": 113,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "macros"
   ]
  }
 ],
 "metadata": {
  "interpreter": {
   "hash": "31f2aee4e71d21fbe5cf8b01ff0e069b9275f58929596ceb00d14d90e3e16cd6"
  },
  "kernelspec": {
   "display_name": "Python 3.6.12 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.12"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
