-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia_ClefiaMul2 is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of clefia_ClefiaMul2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_18_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln132_fu_26_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln131_fu_32_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln134_fu_40_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_44_p3 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (trunc_ln134_fu_40_p1 & tmp_1_fu_44_p3);
    select_ln131_fu_32_p3 <= 
        xor_ln132_fu_26_p2 when (tmp_fu_18_p3(0) = '1') else 
        x;
    tmp_1_fu_44_p3 <= select_ln131_fu_32_p3(7 downto 7);
    tmp_fu_18_p3 <= x(7 downto 7);
    trunc_ln134_fu_40_p1 <= select_ln131_fu_32_p3(7 - 1 downto 0);
    xor_ln132_fu_26_p2 <= (x xor ap_const_lv8_E);
end behav;
