// Seed: 3833262078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire   id_5 = 1 - id_4;
  supply1 id_6 = 1'b0;
  id_7(
      .id_0(""), .id_1(id_3), .id_2(id_4++ == 1), .id_3(1), .id_4(id_3 - id_2)
  );
  always @(posedge id_7) id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_5
  );
  assign id_10[1] = 1'b0;
  wand id_13 = id_6 ? id_8 : 1'd0 * 1 - 1;
  wire id_14;
endmodule
