
004.POTENTIOMETER_CONTROLLED_LED2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f30  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  080040d0  080040d0  000050d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800422c  0800422c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800422c  0800422c  0000522c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004234  08004234  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004234  08004234  00005234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004238  08004238  00005238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800423c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000005c  08004298  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08004298  00006268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c936  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca2  00000000  00000000  000129c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00014668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000099b  00000000  00000000  000152a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001664d  00000000  00000000  00015c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd1c  00000000  00000000  0002c290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e5e2  00000000  00000000  00039fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c858e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003960  00000000  00000000  000c85d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000cbf34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080040b8 	.word	0x080040b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	080040b8 	.word	0x080040b8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fb4c 	bl	8000c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f81e 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f908 	bl	80007dc <MX_GPIO_Init>
  MX_TIM4_Init();
 80005cc:	f000 f882 	bl	80006d4 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80005d0:	f000 f8da 	bl	8000788 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // PWM başlat
 80005d4:	2108      	movs	r1, #8
 80005d6:	4807      	ldr	r0, [pc, #28]	@ (80005f4 <main+0x38>)
 80005d8:	f001 fbc2 	bl	8001d60 <HAL_TIM_PWM_Start>
      HAL_UART_Receive_IT(&huart2, (uint8_t *)&rxBuffer[rxIndex], 1); // UART başlat
 80005dc:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <main+0x3c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	461a      	mov	r2, r3
 80005e2:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <main+0x40>)
 80005e4:	4413      	add	r3, r2
 80005e6:	2201      	movs	r2, #1
 80005e8:	4619      	mov	r1, r3
 80005ea:	4805      	ldr	r0, [pc, #20]	@ (8000600 <main+0x44>)
 80005ec:	f002 f8ab 	bl	8002746 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <main+0x34>
 80005f4:	20000078 	.word	0x20000078
 80005f8:	20000112 	.word	0x20000112
 80005fc:	20000108 	.word	0x20000108
 8000600:	200000c0 	.word	0x200000c0

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	@ 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	2230      	movs	r2, #48	@ 0x30
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f003 f8d2 	bl	80037bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <SystemClock_Config+0xc8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	4a26      	ldr	r2, [pc, #152]	@ (80006cc <SystemClock_Config+0xc8>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	@ 0x40
 8000638:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <SystemClock_Config+0xc8>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a20      	ldr	r2, [pc, #128]	@ (80006d0 <SystemClock_Config+0xcc>)
 800064e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <SystemClock_Config+0xcc>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000660:	2301      	movs	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000664:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000668:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066a:	2302      	movs	r3, #2
 800066c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800066e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000674:	2304      	movs	r3, #4
 8000676:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000678:	23c0      	movs	r3, #192	@ 0xc0
 800067a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800067c:	2304      	movs	r3, #4
 800067e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000680:	2308      	movs	r3, #8
 8000682:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0320 	add.w	r3, r7, #32
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fe81 	bl	8001390 <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000694:	f000 f95c 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	230f      	movs	r3, #15
 800069a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800069c:	2302      	movs	r3, #2
 800069e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	2103      	movs	r1, #3
 80006b4:	4618      	mov	r0, r3
 80006b6:	f001 f8e3 	bl	8001880 <HAL_RCC_ClockConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006c0:	f000 f946 	bl	8000950 <Error_Handler>
  }
}
 80006c4:	bf00      	nop
 80006c6:	3750      	adds	r7, #80	@ 0x50
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40023800 	.word	0x40023800
 80006d0:	40007000 	.word	0x40007000

080006d4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]
 80006f2:	615a      	str	r2, [r3, #20]
 80006f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80006f6:	4b22      	ldr	r3, [pc, #136]	@ (8000780 <MX_TIM4_Init+0xac>)
 80006f8:	4a22      	ldr	r2, [pc, #136]	@ (8000784 <MX_TIM4_Init+0xb0>)
 80006fa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80006fc:	4b20      	ldr	r3, [pc, #128]	@ (8000780 <MX_TIM4_Init+0xac>)
 80006fe:	2253      	movs	r2, #83	@ 0x53
 8000700:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000702:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <MX_TIM4_Init+0xac>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000708:	4b1d      	ldr	r3, [pc, #116]	@ (8000780 <MX_TIM4_Init+0xac>)
 800070a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800070e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000710:	4b1b      	ldr	r3, [pc, #108]	@ (8000780 <MX_TIM4_Init+0xac>)
 8000712:	2200      	movs	r2, #0
 8000714:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000716:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <MX_TIM4_Init+0xac>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <MX_TIM4_Init+0xac>)
 800071e:	f001 facf 	bl	8001cc0 <HAL_TIM_PWM_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000728:	f000 f912 	bl	8000950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800072c:	2300      	movs	r3, #0
 800072e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000730:	2300      	movs	r3, #0
 8000732:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000734:	f107 0320 	add.w	r3, r7, #32
 8000738:	4619      	mov	r1, r3
 800073a:	4811      	ldr	r0, [pc, #68]	@ (8000780 <MX_TIM4_Init+0xac>)
 800073c:	f001 feba 	bl	80024b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000746:	f000 f903 	bl	8000950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800074a:	2360      	movs	r3, #96	@ 0x60
 800074c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	2208      	movs	r2, #8
 800075e:	4619      	mov	r1, r3
 8000760:	4807      	ldr	r0, [pc, #28]	@ (8000780 <MX_TIM4_Init+0xac>)
 8000762:	f001 fbad 	bl	8001ec0 <HAL_TIM_PWM_ConfigChannel>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800076c:	f000 f8f0 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000770:	4803      	ldr	r0, [pc, #12]	@ (8000780 <MX_TIM4_Init+0xac>)
 8000772:	f000 f93d 	bl	80009f0 <HAL_TIM_MspPostInit>

}
 8000776:	bf00      	nop
 8000778:	3728      	adds	r7, #40	@ 0x28
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000078 	.word	0x20000078
 8000784:	40000800 	.word	0x40000800

08000788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800078e:	4a12      	ldr	r2, [pc, #72]	@ (80007d8 <MX_USART2_UART_Init+0x50>)
 8000790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000792:	4b10      	ldr	r3, [pc, #64]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007c0:	f001 fee6 	bl	8002590 <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ca:	f000 f8c1 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000c0 	.word	0x200000c0
 80007d8:	40004400 	.word	0x40004400

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
 80007e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000860 <MX_GPIO_Init+0x84>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000860 <MX_GPIO_Init+0x84>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000860 <MX_GPIO_Init+0x84>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60bb      	str	r3, [r7, #8]
 8000802:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a16      	ldr	r2, [pc, #88]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b14      	ldr	r3, [pc, #80]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_GPIO_Init+0x84>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	4b09      	ldr	r3, [pc, #36]	@ (8000860 <MX_GPIO_Init+0x84>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000840:	f043 0308 	orr.w	r3, r3, #8
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <MX_GPIO_Init+0x84>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000852:	bf00      	nop
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	@ 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a30      	ldr	r2, [pc, #192]	@ (8000934 <HAL_UART_RxCpltCallback+0xd0>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d15a      	bne.n	800092c <HAL_UART_RxCpltCallback+0xc8>
    {
        char received = rxBuffer[rxIndex];
 8000876:	4b30      	ldr	r3, [pc, #192]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	461a      	mov	r2, r3
 800087c:	4b2f      	ldr	r3, [pc, #188]	@ (800093c <HAL_UART_RxCpltCallback+0xd8>)
 800087e:	5c9b      	ldrb	r3, [r3, r2]
 8000880:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (received == '\n' || received == '\r')
 8000884:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000888:	2b0a      	cmp	r3, #10
 800088a:	d003      	beq.n	8000894 <HAL_UART_RxCpltCallback+0x30>
 800088c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000890:	2b0d      	cmp	r3, #13
 8000892:	d134      	bne.n	80008fe <HAL_UART_RxCpltCallback+0x9a>
        {
            rxBuffer[rxIndex] = '\0';
 8000894:	4b28      	ldr	r3, [pc, #160]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4b28      	ldr	r3, [pc, #160]	@ (800093c <HAL_UART_RxCpltCallback+0xd8>)
 800089c:	2100      	movs	r1, #0
 800089e:	5499      	strb	r1, [r3, r2]
            pwmVal = atoi(rxBuffer);
 80008a0:	4826      	ldr	r0, [pc, #152]	@ (800093c <HAL_UART_RxCpltCallback+0xd8>)
 80008a2:	f002 fee1 	bl	8003668 <atoi>
 80008a6:	4603      	mov	r3, r0
 80008a8:	461a      	mov	r2, r3
 80008aa:	4b25      	ldr	r3, [pc, #148]	@ (8000940 <HAL_UART_RxCpltCallback+0xdc>)
 80008ac:	601a      	str	r2, [r3, #0]

            if (pwmVal > 999) pwmVal = 999; // Max PWM
 80008ae:	4b24      	ldr	r3, [pc, #144]	@ (8000940 <HAL_UART_RxCpltCallback+0xdc>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008b6:	d303      	bcc.n	80008c0 <HAL_UART_RxCpltCallback+0x5c>
 80008b8:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <HAL_UART_RxCpltCallback+0xdc>)
 80008ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008be:	601a      	str	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pwmVal);
 80008c0:	4b20      	ldr	r3, [pc, #128]	@ (8000944 <HAL_UART_RxCpltCallback+0xe0>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a1e      	ldr	r2, [pc, #120]	@ (8000940 <HAL_UART_RxCpltCallback+0xdc>)
 80008c6:	6812      	ldr	r2, [r2, #0]
 80008c8:	63da      	str	r2, [r3, #60]	@ 0x3c

            // PWM değerini geri gönder
            char msg[30];
            sprintf(msg, "PWM set: %lu\r\n", pwmVal);
 80008ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <HAL_UART_RxCpltCallback+0xdc>)
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	491d      	ldr	r1, [pc, #116]	@ (8000948 <HAL_UART_RxCpltCallback+0xe4>)
 80008d4:	4618      	mov	r0, r3
 80008d6:	f002 ff4f 	bl	8003778 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff fc7e 	bl	80001e0 <strlen>
 80008e4:	4603      	mov	r3, r0
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	f107 0108 	add.w	r1, r7, #8
 80008ec:	f04f 33ff 	mov.w	r3, #4294967295
 80008f0:	4816      	ldr	r0, [pc, #88]	@ (800094c <HAL_UART_RxCpltCallback+0xe8>)
 80008f2:	f001 fe9d 	bl	8002630 <HAL_UART_Transmit>

            rxIndex = 0; // Reset buffer
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
        {
 80008fc:	e00c      	b.n	8000918 <HAL_UART_RxCpltCallback+0xb4>
        }
        else
        {
            rxIndex++;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 8000908:	701a      	strb	r2, [r3, #0]
            if (rxIndex >= sizeof(rxBuffer)) rxIndex = 0;
 800090a:	4b0b      	ldr	r3, [pc, #44]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b09      	cmp	r3, #9
 8000910:	d902      	bls.n	8000918 <HAL_UART_RxCpltCallback+0xb4>
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart2, (uint8_t *)&rxBuffer[rxIndex], 1);
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <HAL_UART_RxCpltCallback+0xd4>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	461a      	mov	r2, r3
 800091e:	4b07      	ldr	r3, [pc, #28]	@ (800093c <HAL_UART_RxCpltCallback+0xd8>)
 8000920:	4413      	add	r3, r2
 8000922:	2201      	movs	r2, #1
 8000924:	4619      	mov	r1, r3
 8000926:	4809      	ldr	r0, [pc, #36]	@ (800094c <HAL_UART_RxCpltCallback+0xe8>)
 8000928:	f001 ff0d 	bl	8002746 <HAL_UART_Receive_IT>
    }
}
 800092c:	bf00      	nop
 800092e:	3728      	adds	r7, #40	@ 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40004400 	.word	0x40004400
 8000938:	20000112 	.word	0x20000112
 800093c:	20000108 	.word	0x20000108
 8000940:	20000114 	.word	0x20000114
 8000944:	20000078 	.word	0x20000078
 8000948:	080040d0 	.word	0x080040d0
 800094c:	200000c0 	.word	0x200000c0

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000958:	bf00      	nop
 800095a:	e7fd      	b.n	8000958 <Error_Handler+0x8>

0800095c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096a:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <HAL_MspInit+0x4c>)
 800096c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000970:	6453      	str	r3, [r2, #68]	@ 0x44
 8000972:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	603b      	str	r3, [r7, #0]
 8000982:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	4a08      	ldr	r2, [pc, #32]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	@ 0x40
 800098e:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <HAL_MspInit+0x4c>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000996:	603b      	str	r3, [r7, #0]
 8000998:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800099a:	2007      	movs	r0, #7
 800099c:	f000 faa0 	bl	8000ee0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800

080009ac <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a0b      	ldr	r2, [pc, #44]	@ (80009e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d10d      	bne.n	80009da <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
 80009c2:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <HAL_TIM_PWM_MspInit+0x40>)
 80009c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c6:	4a09      	ldr	r2, [pc, #36]	@ (80009ec <HAL_TIM_PWM_MspInit+0x40>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ce:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <HAL_TIM_PWM_MspInit+0x40>)
 80009d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d2:	f003 0304 	and.w	r3, r3, #4
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80009da:	bf00      	nop
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40000800 	.word	0x40000800
 80009ec:	40023800 	.word	0x40023800

080009f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a12      	ldr	r2, [pc, #72]	@ (8000a58 <HAL_TIM_MspPostInit+0x68>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d11e      	bne.n	8000a50 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	60bb      	str	r3, [r7, #8]
 8000a16:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <HAL_TIM_MspPostInit+0x6c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a10      	ldr	r2, [pc, #64]	@ (8000a5c <HAL_TIM_MspPostInit+0x6c>)
 8000a1c:	f043 0308 	orr.w	r3, r3, #8
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b0e      	ldr	r3, [pc, #56]	@ (8000a5c <HAL_TIM_MspPostInit+0x6c>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0308 	and.w	r3, r3, #8
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a32:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	2302      	movs	r3, #2
 8000a36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000a40:	2302      	movs	r3, #2
 8000a42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <HAL_TIM_MspPostInit+0x70>)
 8000a4c:	f000 fb1c 	bl	8001088 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000a50:	bf00      	nop
 8000a52:	3720      	adds	r7, #32
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40000800 	.word	0x40000800
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020c00 	.word	0x40020c00

08000a64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a1d      	ldr	r2, [pc, #116]	@ (8000af8 <HAL_UART_MspInit+0x94>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d133      	bne.n	8000aee <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a96:	4b19      	ldr	r3, [pc, #100]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	4a14      	ldr	r2, [pc, #80]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab2:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <HAL_UART_MspInit+0x98>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000abe:	230c      	movs	r3, #12
 8000ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aca:	2303      	movs	r3, #3
 8000acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ace:	2307      	movs	r3, #7
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4809      	ldr	r0, [pc, #36]	@ (8000b00 <HAL_UART_MspInit+0x9c>)
 8000ada:	f000 fad5 	bl	8001088 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2026      	movs	r0, #38	@ 0x26
 8000ae4:	f000 fa07 	bl	8000ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ae8:	2026      	movs	r0, #38	@ 0x26
 8000aea:	f000 fa20 	bl	8000f2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aee:	bf00      	nop
 8000af0:	3728      	adds	r7, #40	@ 0x28
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40004400 	.word	0x40004400
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b08:	bf00      	nop
 8000b0a:	e7fd      	b.n	8000b08 <NMI_Handler+0x4>

08000b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <HardFault_Handler+0x4>

08000b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b18:	bf00      	nop
 8000b1a:	e7fd      	b.n	8000b18 <MemManage_Handler+0x4>

08000b1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <BusFault_Handler+0x4>

08000b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b28:	bf00      	nop
 8000b2a:	e7fd      	b.n	8000b28 <UsageFault_Handler+0x4>

08000b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5a:	f000 f8d1 	bl	8000d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b68:	4802      	ldr	r0, [pc, #8]	@ (8000b74 <USART2_IRQHandler+0x10>)
 8000b6a:	f001 fe11 	bl	8002790 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	200000c0 	.word	0x200000c0

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	@ (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	@ (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	@ (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f002 fe10 	bl	80037cc <__errno>
 8000bac:	4603      	mov	r3, r0
 8000bae:	220c      	movs	r2, #12
 8000bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	@ (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4a05      	ldr	r2, [pc, #20]	@ (8000bdc <_sbrk+0x64>)
 8000bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20020000 	.word	0x20020000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	20000118 	.word	0x20000118
 8000be0:	20000268 	.word	0x20000268

08000be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be8:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <SystemInit+0x20>)
 8000bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bee:	4a05      	ldr	r2, [pc, #20]	@ (8000c04 <SystemInit+0x20>)
 8000bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c0c:	f7ff ffea 	bl	8000be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c10:	480c      	ldr	r0, [pc, #48]	@ (8000c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c12:	490d      	ldr	r1, [pc, #52]	@ (8000c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c14:	4a0d      	ldr	r2, [pc, #52]	@ (8000c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c18:	e002      	b.n	8000c20 <LoopCopyDataInit>

08000c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1e:	3304      	adds	r3, #4

08000c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c24:	d3f9      	bcc.n	8000c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c26:	4a0a      	ldr	r2, [pc, #40]	@ (8000c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c28:	4c0a      	ldr	r4, [pc, #40]	@ (8000c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c2c:	e001      	b.n	8000c32 <LoopFillZerobss>

08000c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c30:	3204      	adds	r2, #4

08000c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c34:	d3fb      	bcc.n	8000c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c36:	f002 fdcf 	bl	80037d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3a:	f7ff fcbf 	bl	80005bc <main>
  bx  lr    
 8000c3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c4c:	0800423c 	.word	0x0800423c
  ldr r2, =_sbss
 8000c50:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c54:	20000268 	.word	0x20000268

08000c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <ADC_IRQHandler>
	...

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0d      	ldr	r2, [pc, #52]	@ (8000c9c <HAL_Init+0x40>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c9c <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0a      	ldr	r2, [pc, #40]	@ (8000c9c <HAL_Init+0x40>)
 8000c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	@ (8000c9c <HAL_Init+0x40>)
 8000c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 f92b 	bl	8000ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 f808 	bl	8000ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fe64 	bl	800095c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023c00 	.word	0x40023c00

08000ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ca8:	4b12      	ldr	r3, [pc, #72]	@ (8000cf4 <HAL_InitTick+0x54>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b12      	ldr	r3, [pc, #72]	@ (8000cf8 <HAL_InitTick+0x58>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 f943 	bl	8000f4a <HAL_SYSTICK_Config>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e00e      	b.n	8000cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d80a      	bhi.n	8000cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f000 f90b 	bl	8000ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce0:	4a06      	ldr	r2, [pc, #24]	@ (8000cfc <HAL_InitTick+0x5c>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e000      	b.n	8000cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000000 	.word	0x20000000
 8000cf8:	20000008 	.word	0x20000008
 8000cfc:	20000004 	.word	0x20000004

08000d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <HAL_IncTick+0x20>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <HAL_IncTick+0x24>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	4a04      	ldr	r2, [pc, #16]	@ (8000d24 <HAL_IncTick+0x24>)
 8000d12:	6013      	str	r3, [r2, #0]
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008
 8000d24:	2000011c 	.word	0x2000011c

08000d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d2c:	4b03      	ldr	r3, [pc, #12]	@ (8000d3c <HAL_GetTick+0x14>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	2000011c 	.word	0x2000011c

08000d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d72:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	60d3      	str	r3, [r2, #12]
}
 8000d78:	bf00      	nop
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <__NVIC_GetPriorityGrouping+0x18>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	0a1b      	lsrs	r3, r3, #8
 8000d92:	f003 0307 	and.w	r3, r3, #7
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	db0b      	blt.n	8000dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	f003 021f 	and.w	r2, r3, #31
 8000dbc:	4907      	ldr	r1, [pc, #28]	@ (8000ddc <__NVIC_EnableIRQ+0x38>)
 8000dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc2:	095b      	lsrs	r3, r3, #5
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dce:	bf00      	nop
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000e100 	.word	0xe000e100

08000de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	6039      	str	r1, [r7, #0]
 8000dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	db0a      	blt.n	8000e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	490c      	ldr	r1, [pc, #48]	@ (8000e2c <__NVIC_SetPriority+0x4c>)
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	0112      	lsls	r2, r2, #4
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	440b      	add	r3, r1
 8000e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e08:	e00a      	b.n	8000e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4908      	ldr	r1, [pc, #32]	@ (8000e30 <__NVIC_SetPriority+0x50>)
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	f003 030f 	and.w	r3, r3, #15
 8000e16:	3b04      	subs	r3, #4
 8000e18:	0112      	lsls	r2, r2, #4
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	440b      	add	r3, r1
 8000e1e:	761a      	strb	r2, [r3, #24]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000e100 	.word	0xe000e100
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	@ 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f1c3 0307 	rsb	r3, r3, #7
 8000e4e:	2b04      	cmp	r3, #4
 8000e50:	bf28      	it	cs
 8000e52:	2304      	movcs	r3, #4
 8000e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3304      	adds	r3, #4
 8000e5a:	2b06      	cmp	r3, #6
 8000e5c:	d902      	bls.n	8000e64 <NVIC_EncodePriority+0x30>
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3b03      	subs	r3, #3
 8000e62:	e000      	b.n	8000e66 <NVIC_EncodePriority+0x32>
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43da      	mvns	r2, r3
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	401a      	ands	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	fa01 f303 	lsl.w	r3, r1, r3
 8000e86:	43d9      	mvns	r1, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	4313      	orrs	r3, r2
         );
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3724      	adds	r7, #36	@ 0x24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
	...

08000e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eac:	d301      	bcc.n	8000eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00f      	b.n	8000ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <SysTick_Config+0x40>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eba:	210f      	movs	r1, #15
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec0:	f7ff ff8e 	bl	8000de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec4:	4b05      	ldr	r3, [pc, #20]	@ (8000edc <SysTick_Config+0x40>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eca:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <SysTick_Config+0x40>)
 8000ecc:	2207      	movs	r2, #7
 8000ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	e000e010 	.word	0xe000e010

08000ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff ff29 	bl	8000d40 <__NVIC_SetPriorityGrouping>
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	4603      	mov	r3, r0
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f08:	f7ff ff3e 	bl	8000d88 <__NVIC_GetPriorityGrouping>
 8000f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	6978      	ldr	r0, [r7, #20]
 8000f14:	f7ff ff8e 	bl	8000e34 <NVIC_EncodePriority>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff5d 	bl	8000de0 <__NVIC_SetPriority>
}
 8000f26:	bf00      	nop
 8000f28:	3718      	adds	r7, #24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	4603      	mov	r3, r0
 8000f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff31 	bl	8000da4 <__NVIC_EnableIRQ>
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffa2 	bl	8000e9c <SysTick_Config>
 8000f58:	4603      	mov	r3, r0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b084      	sub	sp, #16
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f6e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f70:	f7ff feda 	bl	8000d28 <HAL_GetTick>
 8000f74:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d008      	beq.n	8000f94 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2280      	movs	r2, #128	@ 0x80
 8000f86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e052      	b.n	800103a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f022 0216 	bic.w	r2, r2, #22
 8000fa2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	695a      	ldr	r2, [r3, #20]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000fb2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d103      	bne.n	8000fc4 <HAL_DMA_Abort+0x62>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d007      	beq.n	8000fd4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f022 0208 	bic.w	r2, r2, #8
 8000fd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f022 0201 	bic.w	r2, r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fe4:	e013      	b.n	800100e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fe6:	f7ff fe9f 	bl	8000d28 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b05      	cmp	r3, #5
 8000ff2:	d90c      	bls.n	800100e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2220      	movs	r2, #32
 8000ff8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e015      	b.n	800103a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1e4      	bne.n	8000fe6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001020:	223f      	movs	r2, #63	@ 0x3f
 8001022:	409a      	lsls	r2, r3
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001050:	b2db      	uxtb	r3, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d004      	beq.n	8001060 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2280      	movs	r2, #128	@ 0x80
 800105a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e00c      	b.n	800107a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2205      	movs	r2, #5
 8001064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
	...

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b089      	sub	sp, #36	@ 0x24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
 80010a2:	e159      	b.n	8001358 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010a4:	2201      	movs	r2, #1
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	429a      	cmp	r2, r3
 80010be:	f040 8148 	bne.w	8001352 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 0303 	and.w	r3, r3, #3
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d005      	beq.n	80010da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d130      	bne.n	800113c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2203      	movs	r2, #3
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	68da      	ldr	r2, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001110:	2201      	movs	r2, #1
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4013      	ands	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	091b      	lsrs	r3, r3, #4
 8001126:	f003 0201 	and.w	r2, r3, #1
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4313      	orrs	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	2b03      	cmp	r3, #3
 8001146:	d017      	beq.n	8001178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d123      	bne.n	80011cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	08da      	lsrs	r2, r3, #3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	3208      	adds	r2, #8
 800118c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	220f      	movs	r2, #15
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	08da      	lsrs	r2, r3, #3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3208      	adds	r2, #8
 80011c6:	69b9      	ldr	r1, [r7, #24]
 80011c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	2203      	movs	r2, #3
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 0203 	and.w	r2, r3, #3
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80a2 	beq.w	8001352 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b57      	ldr	r3, [pc, #348]	@ (8001370 <HAL_GPIO_Init+0x2e8>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001216:	4a56      	ldr	r2, [pc, #344]	@ (8001370 <HAL_GPIO_Init+0x2e8>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800121c:	6453      	str	r3, [r2, #68]	@ 0x44
 800121e:	4b54      	ldr	r3, [pc, #336]	@ (8001370 <HAL_GPIO_Init+0x2e8>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800122a:	4a52      	ldr	r2, [pc, #328]	@ (8001374 <HAL_GPIO_Init+0x2ec>)
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	3302      	adds	r3, #2
 8001232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0303 	and.w	r3, r3, #3
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	220f      	movs	r2, #15
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a49      	ldr	r2, [pc, #292]	@ (8001378 <HAL_GPIO_Init+0x2f0>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d019      	beq.n	800128a <HAL_GPIO_Init+0x202>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a48      	ldr	r2, [pc, #288]	@ (800137c <HAL_GPIO_Init+0x2f4>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d013      	beq.n	8001286 <HAL_GPIO_Init+0x1fe>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a47      	ldr	r2, [pc, #284]	@ (8001380 <HAL_GPIO_Init+0x2f8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00d      	beq.n	8001282 <HAL_GPIO_Init+0x1fa>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a46      	ldr	r2, [pc, #280]	@ (8001384 <HAL_GPIO_Init+0x2fc>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d007      	beq.n	800127e <HAL_GPIO_Init+0x1f6>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a45      	ldr	r2, [pc, #276]	@ (8001388 <HAL_GPIO_Init+0x300>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d101      	bne.n	800127a <HAL_GPIO_Init+0x1f2>
 8001276:	2304      	movs	r3, #4
 8001278:	e008      	b.n	800128c <HAL_GPIO_Init+0x204>
 800127a:	2307      	movs	r3, #7
 800127c:	e006      	b.n	800128c <HAL_GPIO_Init+0x204>
 800127e:	2303      	movs	r3, #3
 8001280:	e004      	b.n	800128c <HAL_GPIO_Init+0x204>
 8001282:	2302      	movs	r3, #2
 8001284:	e002      	b.n	800128c <HAL_GPIO_Init+0x204>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <HAL_GPIO_Init+0x204>
 800128a:	2300      	movs	r3, #0
 800128c:	69fa      	ldr	r2, [r7, #28]
 800128e:	f002 0203 	and.w	r2, r2, #3
 8001292:	0092      	lsls	r2, r2, #2
 8001294:	4093      	lsls	r3, r2
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4313      	orrs	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800129c:	4935      	ldr	r1, [pc, #212]	@ (8001374 <HAL_GPIO_Init+0x2ec>)
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3302      	adds	r3, #2
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012aa:	4b38      	ldr	r3, [pc, #224]	@ (800138c <HAL_GPIO_Init+0x304>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ce:	4a2f      	ldr	r2, [pc, #188]	@ (800138c <HAL_GPIO_Init+0x304>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d4:	4b2d      	ldr	r3, [pc, #180]	@ (800138c <HAL_GPIO_Init+0x304>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f8:	4a24      	ldr	r2, [pc, #144]	@ (800138c <HAL_GPIO_Init+0x304>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <HAL_GPIO_Init+0x304>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	43db      	mvns	r3, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4013      	ands	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001322:	4a1a      	ldr	r2, [pc, #104]	@ (800138c <HAL_GPIO_Init+0x304>)
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001328:	4b18      	ldr	r3, [pc, #96]	@ (800138c <HAL_GPIO_Init+0x304>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	43db      	mvns	r3, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800134c:	4a0f      	ldr	r2, [pc, #60]	@ (800138c <HAL_GPIO_Init+0x304>)
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3301      	adds	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	2b0f      	cmp	r3, #15
 800135c:	f67f aea2 	bls.w	80010a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3724      	adds	r7, #36	@ 0x24
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	40023800 	.word	0x40023800
 8001374:	40013800 	.word	0x40013800
 8001378:	40020000 	.word	0x40020000
 800137c:	40020400 	.word	0x40020400
 8001380:	40020800 	.word	0x40020800
 8001384:	40020c00 	.word	0x40020c00
 8001388:	40021000 	.word	0x40021000
 800138c:	40013c00 	.word	0x40013c00

08001390 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e267      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d075      	beq.n	800149a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013ae:	4b88      	ldr	r3, [pc, #544]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d00c      	beq.n	80013d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ba:	4b85      	ldr	r3, [pc, #532]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80013c2:	2b08      	cmp	r3, #8
 80013c4:	d112      	bne.n	80013ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013c6:	4b82      	ldr	r3, [pc, #520]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013d2:	d10b      	bne.n	80013ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d4:	4b7e      	ldr	r3, [pc, #504]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d05b      	beq.n	8001498 <HAL_RCC_OscConfig+0x108>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d157      	bne.n	8001498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e242      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013f4:	d106      	bne.n	8001404 <HAL_RCC_OscConfig+0x74>
 80013f6:	4b76      	ldr	r3, [pc, #472]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a75      	ldr	r2, [pc, #468]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80013fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	e01d      	b.n	8001440 <HAL_RCC_OscConfig+0xb0>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800140c:	d10c      	bne.n	8001428 <HAL_RCC_OscConfig+0x98>
 800140e:	4b70      	ldr	r3, [pc, #448]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6f      	ldr	r2, [pc, #444]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b6d      	ldr	r3, [pc, #436]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a6c      	ldr	r2, [pc, #432]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	e00b      	b.n	8001440 <HAL_RCC_OscConfig+0xb0>
 8001428:	4b69      	ldr	r3, [pc, #420]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a68      	ldr	r2, [pc, #416]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800142e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	4b66      	ldr	r3, [pc, #408]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a65      	ldr	r2, [pc, #404]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800143a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800143e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d013      	beq.n	8001470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fc6e 	bl	8000d28 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001450:	f7ff fc6a 	bl	8000d28 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b64      	cmp	r3, #100	@ 0x64
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e207      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001462:	4b5b      	ldr	r3, [pc, #364]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0f0      	beq.n	8001450 <HAL_RCC_OscConfig+0xc0>
 800146e:	e014      	b.n	800149a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001470:	f7ff fc5a 	bl	8000d28 <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001476:	e008      	b.n	800148a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001478:	f7ff fc56 	bl	8000d28 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b64      	cmp	r3, #100	@ 0x64
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e1f3      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800148a:	4b51      	ldr	r3, [pc, #324]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f0      	bne.n	8001478 <HAL_RCC_OscConfig+0xe8>
 8001496:	e000      	b.n	800149a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d063      	beq.n	800156e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014a6:	4b4a      	ldr	r3, [pc, #296]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f003 030c 	and.w	r3, r3, #12
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00b      	beq.n	80014ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014b2:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d11c      	bne.n	80014f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014be:	4b44      	ldr	r3, [pc, #272]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d116      	bne.n	80014f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ca:	4b41      	ldr	r3, [pc, #260]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <HAL_RCC_OscConfig+0x152>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d001      	beq.n	80014e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e1c7      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e2:	4b3b      	ldr	r3, [pc, #236]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4937      	ldr	r1, [pc, #220]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014f6:	e03a      	b.n	800156e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d020      	beq.n	8001542 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001500:	4b34      	ldr	r3, [pc, #208]	@ (80015d4 <HAL_RCC_OscConfig+0x244>)
 8001502:	2201      	movs	r2, #1
 8001504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001506:	f7ff fc0f 	bl	8000d28 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800150e:	f7ff fc0b 	bl	8000d28 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e1a8      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001520:	4b2b      	ldr	r3, [pc, #172]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0f0      	beq.n	800150e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152c:	4b28      	ldr	r3, [pc, #160]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4925      	ldr	r1, [pc, #148]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 800153c:	4313      	orrs	r3, r2
 800153e:	600b      	str	r3, [r1, #0]
 8001540:	e015      	b.n	800156e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001542:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <HAL_RCC_OscConfig+0x244>)
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001548:	f7ff fbee 	bl	8000d28 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001550:	f7ff fbea 	bl	8000d28 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e187      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001562:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f0      	bne.n	8001550 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d036      	beq.n	80015e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d016      	beq.n	80015b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <HAL_RCC_OscConfig+0x248>)
 8001584:	2201      	movs	r2, #1
 8001586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001588:	f7ff fbce 	bl	8000d28 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001590:	f7ff fbca 	bl	8000d28 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e167      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a2:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <HAL_RCC_OscConfig+0x240>)
 80015a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0f0      	beq.n	8001590 <HAL_RCC_OscConfig+0x200>
 80015ae:	e01b      	b.n	80015e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b0:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <HAL_RCC_OscConfig+0x248>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b6:	f7ff fbb7 	bl	8000d28 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015bc:	e00e      	b.n	80015dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015be:	f7ff fbb3 	bl	8000d28 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d907      	bls.n	80015dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e150      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
 80015d0:	40023800 	.word	0x40023800
 80015d4:	42470000 	.word	0x42470000
 80015d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015dc:	4b88      	ldr	r3, [pc, #544]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80015de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1ea      	bne.n	80015be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 8097 	beq.w	8001724 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015fa:	4b81      	ldr	r3, [pc, #516]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10f      	bne.n	8001626 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b7d      	ldr	r3, [pc, #500]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a7c      	ldr	r2, [pc, #496]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b7a      	ldr	r3, [pc, #488]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001622:	2301      	movs	r3, #1
 8001624:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001626:	4b77      	ldr	r3, [pc, #476]	@ (8001804 <HAL_RCC_OscConfig+0x474>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800162e:	2b00      	cmp	r3, #0
 8001630:	d118      	bne.n	8001664 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001632:	4b74      	ldr	r3, [pc, #464]	@ (8001804 <HAL_RCC_OscConfig+0x474>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a73      	ldr	r2, [pc, #460]	@ (8001804 <HAL_RCC_OscConfig+0x474>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800163e:	f7ff fb73 	bl	8000d28 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001646:	f7ff fb6f 	bl	8000d28 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e10c      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001658:	4b6a      	ldr	r3, [pc, #424]	@ (8001804 <HAL_RCC_OscConfig+0x474>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d106      	bne.n	800167a <HAL_RCC_OscConfig+0x2ea>
 800166c:	4b64      	ldr	r3, [pc, #400]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 800166e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001670:	4a63      	ldr	r2, [pc, #396]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6713      	str	r3, [r2, #112]	@ 0x70
 8001678:	e01c      	b.n	80016b4 <HAL_RCC_OscConfig+0x324>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	2b05      	cmp	r3, #5
 8001680:	d10c      	bne.n	800169c <HAL_RCC_OscConfig+0x30c>
 8001682:	4b5f      	ldr	r3, [pc, #380]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001686:	4a5e      	ldr	r2, [pc, #376]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001688:	f043 0304 	orr.w	r3, r3, #4
 800168c:	6713      	str	r3, [r2, #112]	@ 0x70
 800168e:	4b5c      	ldr	r3, [pc, #368]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001692:	4a5b      	ldr	r2, [pc, #364]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6713      	str	r3, [r2, #112]	@ 0x70
 800169a:	e00b      	b.n	80016b4 <HAL_RCC_OscConfig+0x324>
 800169c:	4b58      	ldr	r3, [pc, #352]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 800169e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016a0:	4a57      	ldr	r2, [pc, #348]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80016a2:	f023 0301 	bic.w	r3, r3, #1
 80016a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80016a8:	4b55      	ldr	r3, [pc, #340]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80016aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016ac:	4a54      	ldr	r2, [pc, #336]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80016ae:	f023 0304 	bic.w	r3, r3, #4
 80016b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d015      	beq.n	80016e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016bc:	f7ff fb34 	bl	8000d28 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c2:	e00a      	b.n	80016da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c4:	f7ff fb30 	bl	8000d28 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e0cb      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016da:	4b49      	ldr	r3, [pc, #292]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80016dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0ee      	beq.n	80016c4 <HAL_RCC_OscConfig+0x334>
 80016e6:	e014      	b.n	8001712 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e8:	f7ff fb1e 	bl	8000d28 <HAL_GetTick>
 80016ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ee:	e00a      	b.n	8001706 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f0:	f7ff fb1a 	bl	8000d28 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016fe:	4293      	cmp	r3, r2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e0b5      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001706:	4b3e      	ldr	r3, [pc, #248]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1ee      	bne.n	80016f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001712:	7dfb      	ldrb	r3, [r7, #23]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d105      	bne.n	8001724 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001718:	4b39      	ldr	r3, [pc, #228]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 800171a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171c:	4a38      	ldr	r2, [pc, #224]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 800171e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001722:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80a1 	beq.w	8001870 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800172e:	4b34      	ldr	r3, [pc, #208]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 030c 	and.w	r3, r3, #12
 8001736:	2b08      	cmp	r3, #8
 8001738:	d05c      	beq.n	80017f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d141      	bne.n	80017c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001742:	4b31      	ldr	r3, [pc, #196]	@ (8001808 <HAL_RCC_OscConfig+0x478>)
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff faee 	bl	8000d28 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001750:	f7ff faea 	bl	8000d28 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e087      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001762:	4b27      	ldr	r3, [pc, #156]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d1f0      	bne.n	8001750 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69da      	ldr	r2, [r3, #28]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177c:	019b      	lsls	r3, r3, #6
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001784:	085b      	lsrs	r3, r3, #1
 8001786:	3b01      	subs	r3, #1
 8001788:	041b      	lsls	r3, r3, #16
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001790:	061b      	lsls	r3, r3, #24
 8001792:	491b      	ldr	r1, [pc, #108]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 8001794:	4313      	orrs	r3, r2
 8001796:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001798:	4b1b      	ldr	r3, [pc, #108]	@ (8001808 <HAL_RCC_OscConfig+0x478>)
 800179a:	2201      	movs	r2, #1
 800179c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179e:	f7ff fac3 	bl	8000d28 <HAL_GetTick>
 80017a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a4:	e008      	b.n	80017b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a6:	f7ff fabf 	bl	8000d28 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e05c      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b8:	4b11      	ldr	r3, [pc, #68]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d0f0      	beq.n	80017a6 <HAL_RCC_OscConfig+0x416>
 80017c4:	e054      	b.n	8001870 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <HAL_RCC_OscConfig+0x478>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017cc:	f7ff faac 	bl	8000d28 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d4:	f7ff faa8 	bl	8000d28 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e045      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017e6:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_RCC_OscConfig+0x470>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x444>
 80017f2:	e03d      	b.n	8001870 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d107      	bne.n	800180c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e038      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
 8001800:	40023800 	.word	0x40023800
 8001804:	40007000 	.word	0x40007000
 8001808:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800180c:	4b1b      	ldr	r3, [pc, #108]	@ (800187c <HAL_RCC_OscConfig+0x4ec>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d028      	beq.n	800186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001824:	429a      	cmp	r2, r3
 8001826:	d121      	bne.n	800186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001832:	429a      	cmp	r2, r3
 8001834:	d11a      	bne.n	800186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800183c:	4013      	ands	r3, r2
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001842:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001844:	4293      	cmp	r3, r2
 8001846:	d111      	bne.n	800186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001852:	085b      	lsrs	r3, r3, #1
 8001854:	3b01      	subs	r3, #1
 8001856:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001858:	429a      	cmp	r2, r3
 800185a:	d107      	bne.n	800186c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001866:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001868:	429a      	cmp	r2, r3
 800186a:	d001      	beq.n	8001870 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e000      	b.n	8001872 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800

08001880 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0cc      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001894:	4b68      	ldr	r3, [pc, #416]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d90c      	bls.n	80018bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b65      	ldr	r3, [pc, #404]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b63      	ldr	r3, [pc, #396]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e0b8      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d020      	beq.n	800190a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d4:	4b59      	ldr	r3, [pc, #356]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	4a58      	ldr	r2, [pc, #352]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018ec:	4b53      	ldr	r3, [pc, #332]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	4a52      	ldr	r2, [pc, #328]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f8:	4b50      	ldr	r3, [pc, #320]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	494d      	ldr	r1, [pc, #308]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001906:	4313      	orrs	r3, r2
 8001908:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d044      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d107      	bne.n	800192e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191e:	4b47      	ldr	r3, [pc, #284]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d119      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e07f      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d003      	beq.n	800193e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800193a:	2b03      	cmp	r3, #3
 800193c:	d107      	bne.n	800194e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d109      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e06f      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e067      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800195e:	4b37      	ldr	r3, [pc, #220]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f023 0203 	bic.w	r2, r3, #3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	4934      	ldr	r1, [pc, #208]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	4313      	orrs	r3, r2
 800196e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001970:	f7ff f9da 	bl	8000d28 <HAL_GetTick>
 8001974:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001976:	e00a      	b.n	800198e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001978:	f7ff f9d6 	bl	8000d28 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e04f      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 020c 	and.w	r2, r3, #12
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	429a      	cmp	r2, r3
 800199e:	d1eb      	bne.n	8001978 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019a0:	4b25      	ldr	r3, [pc, #148]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d20c      	bcs.n	80019c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019b6:	4b20      	ldr	r3, [pc, #128]	@ (8001a38 <HAL_RCC_ClockConfig+0x1b8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d001      	beq.n	80019c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e032      	b.n	8001a2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d4:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4916      	ldr	r1, [pc, #88]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d009      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019f2:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	490e      	ldr	r1, [pc, #56]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a06:	f000 f821 	bl	8001a4c <HAL_RCC_GetSysClockFreq>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	490a      	ldr	r1, [pc, #40]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c0>)
 8001a18:	5ccb      	ldrb	r3, [r1, r3]
 8001a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1e:	4a09      	ldr	r2, [pc, #36]	@ (8001a44 <HAL_RCC_ClockConfig+0x1c4>)
 8001a20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a22:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <HAL_RCC_ClockConfig+0x1c8>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff f93a 	bl	8000ca0 <HAL_InitTick>

  return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40023c00 	.word	0x40023c00
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	080040e0 	.word	0x080040e0
 8001a44:	20000000 	.word	0x20000000
 8001a48:	20000004 	.word	0x20000004

08001a4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a50:	b094      	sub	sp, #80	@ 0x50
 8001a52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a64:	4b79      	ldr	r3, [pc, #484]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 030c 	and.w	r3, r3, #12
 8001a6c:	2b08      	cmp	r3, #8
 8001a6e:	d00d      	beq.n	8001a8c <HAL_RCC_GetSysClockFreq+0x40>
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	f200 80e1 	bhi.w	8001c38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0x34>
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d003      	beq.n	8001a86 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a7e:	e0db      	b.n	8001c38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a80:	4b73      	ldr	r3, [pc, #460]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a84:	e0db      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a86:	4b73      	ldr	r3, [pc, #460]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a8a:	e0d8      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a8c:	4b6f      	ldr	r3, [pc, #444]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a96:	4b6d      	ldr	r3, [pc, #436]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d063      	beq.n	8001b6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	099b      	lsrs	r3, r3, #6
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001aac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ab4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001aba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001abe:	4622      	mov	r2, r4
 8001ac0:	462b      	mov	r3, r5
 8001ac2:	f04f 0000 	mov.w	r0, #0
 8001ac6:	f04f 0100 	mov.w	r1, #0
 8001aca:	0159      	lsls	r1, r3, #5
 8001acc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ad0:	0150      	lsls	r0, r2, #5
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4621      	mov	r1, r4
 8001ad8:	1a51      	subs	r1, r2, r1
 8001ada:	6139      	str	r1, [r7, #16]
 8001adc:	4629      	mov	r1, r5
 8001ade:	eb63 0301 	sbc.w	r3, r3, r1
 8001ae2:	617b      	str	r3, [r7, #20]
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001af0:	4659      	mov	r1, fp
 8001af2:	018b      	lsls	r3, r1, #6
 8001af4:	4651      	mov	r1, sl
 8001af6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001afa:	4651      	mov	r1, sl
 8001afc:	018a      	lsls	r2, r1, #6
 8001afe:	4651      	mov	r1, sl
 8001b00:	ebb2 0801 	subs.w	r8, r2, r1
 8001b04:	4659      	mov	r1, fp
 8001b06:	eb63 0901 	sbc.w	r9, r3, r1
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	f04f 0300 	mov.w	r3, #0
 8001b12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b1e:	4690      	mov	r8, r2
 8001b20:	4699      	mov	r9, r3
 8001b22:	4623      	mov	r3, r4
 8001b24:	eb18 0303 	adds.w	r3, r8, r3
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	462b      	mov	r3, r5
 8001b2c:	eb49 0303 	adc.w	r3, r9, r3
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b3e:	4629      	mov	r1, r5
 8001b40:	024b      	lsls	r3, r1, #9
 8001b42:	4621      	mov	r1, r4
 8001b44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b48:	4621      	mov	r1, r4
 8001b4a:	024a      	lsls	r2, r1, #9
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b52:	2200      	movs	r2, #0
 8001b54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b5c:	f7fe fb98 	bl	8000290 <__aeabi_uldivmod>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4613      	mov	r3, r2
 8001b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b68:	e058      	b.n	8001c1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b6a:	4b38      	ldr	r3, [pc, #224]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	099b      	lsrs	r3, r3, #6
 8001b70:	2200      	movs	r2, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	4611      	mov	r1, r2
 8001b76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b7a:	623b      	str	r3, [r7, #32]
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b84:	4642      	mov	r2, r8
 8001b86:	464b      	mov	r3, r9
 8001b88:	f04f 0000 	mov.w	r0, #0
 8001b8c:	f04f 0100 	mov.w	r1, #0
 8001b90:	0159      	lsls	r1, r3, #5
 8001b92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b96:	0150      	lsls	r0, r2, #5
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4641      	mov	r1, r8
 8001b9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ba2:	4649      	mov	r1, r9
 8001ba4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bbc:	ebb2 040a 	subs.w	r4, r2, sl
 8001bc0:	eb63 050b 	sbc.w	r5, r3, fp
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	f04f 0300 	mov.w	r3, #0
 8001bcc:	00eb      	lsls	r3, r5, #3
 8001bce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bd2:	00e2      	lsls	r2, r4, #3
 8001bd4:	4614      	mov	r4, r2
 8001bd6:	461d      	mov	r5, r3
 8001bd8:	4643      	mov	r3, r8
 8001bda:	18e3      	adds	r3, r4, r3
 8001bdc:	603b      	str	r3, [r7, #0]
 8001bde:	464b      	mov	r3, r9
 8001be0:	eb45 0303 	adc.w	r3, r5, r3
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	028b      	lsls	r3, r1, #10
 8001bf6:	4621      	mov	r1, r4
 8001bf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bfc:	4621      	mov	r1, r4
 8001bfe:	028a      	lsls	r2, r1, #10
 8001c00:	4610      	mov	r0, r2
 8001c02:	4619      	mov	r1, r3
 8001c04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c06:	2200      	movs	r2, #0
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	61fa      	str	r2, [r7, #28]
 8001c0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c10:	f7fe fb3e 	bl	8000290 <__aeabi_uldivmod>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4613      	mov	r3, r2
 8001c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	0c1b      	lsrs	r3, r3, #16
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	3301      	adds	r3, #1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001c2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c36:	e002      	b.n	8001c3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3750      	adds	r7, #80	@ 0x50
 8001c44:	46bd      	mov	sp, r7
 8001c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	00f42400 	.word	0x00f42400
 8001c54:	007a1200 	.word	0x007a1200

08001c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c5c:	4b03      	ldr	r3, [pc, #12]	@ (8001c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	20000000 	.word	0x20000000

08001c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c74:	f7ff fff0 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	0a9b      	lsrs	r3, r3, #10
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	4903      	ldr	r1, [pc, #12]	@ (8001c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c86:	5ccb      	ldrb	r3, [r1, r3]
 8001c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40023800 	.word	0x40023800
 8001c94:	080040f0 	.word	0x080040f0

08001c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c9c:	f7ff ffdc 	bl	8001c58 <HAL_RCC_GetHCLKFreq>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	4b05      	ldr	r3, [pc, #20]	@ (8001cb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	0b5b      	lsrs	r3, r3, #13
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	4903      	ldr	r1, [pc, #12]	@ (8001cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cae:	5ccb      	ldrb	r3, [r1, r3]
 8001cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	080040f0 	.word	0x080040f0

08001cc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e041      	b.n	8001d56 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d106      	bne.n	8001cec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7fe fe60 	bl	80009ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3304      	adds	r3, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4610      	mov	r0, r2
 8001d00:	f000 f9a0 	bl	8002044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2201      	movs	r2, #1
 8001d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d109      	bne.n	8001d84 <HAL_TIM_PWM_Start+0x24>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	bf14      	ite	ne
 8001d7c:	2301      	movne	r3, #1
 8001d7e:	2300      	moveq	r3, #0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	e022      	b.n	8001dca <HAL_TIM_PWM_Start+0x6a>
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d109      	bne.n	8001d9e <HAL_TIM_PWM_Start+0x3e>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	bf14      	ite	ne
 8001d96:	2301      	movne	r3, #1
 8001d98:	2300      	moveq	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	e015      	b.n	8001dca <HAL_TIM_PWM_Start+0x6a>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	2b08      	cmp	r3, #8
 8001da2:	d109      	bne.n	8001db8 <HAL_TIM_PWM_Start+0x58>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	bf14      	ite	ne
 8001db0:	2301      	movne	r3, #1
 8001db2:	2300      	moveq	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	e008      	b.n	8001dca <HAL_TIM_PWM_Start+0x6a>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	bf14      	ite	ne
 8001dc4:	2301      	movne	r3, #1
 8001dc6:	2300      	moveq	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e068      	b.n	8001ea4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d104      	bne.n	8001de2 <HAL_TIM_PWM_Start+0x82>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001de0:	e013      	b.n	8001e0a <HAL_TIM_PWM_Start+0xaa>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2b04      	cmp	r3, #4
 8001de6:	d104      	bne.n	8001df2 <HAL_TIM_PWM_Start+0x92>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2202      	movs	r2, #2
 8001dec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001df0:	e00b      	b.n	8001e0a <HAL_TIM_PWM_Start+0xaa>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d104      	bne.n	8001e02 <HAL_TIM_PWM_Start+0xa2>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e00:	e003      	b.n	8001e0a <HAL_TIM_PWM_Start+0xaa>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2202      	movs	r2, #2
 8001e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	6839      	ldr	r1, [r7, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 fb28 	bl	8002468 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a23      	ldr	r2, [pc, #140]	@ (8001eac <HAL_TIM_PWM_Start+0x14c>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d107      	bne.n	8001e32 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a1d      	ldr	r2, [pc, #116]	@ (8001eac <HAL_TIM_PWM_Start+0x14c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d018      	beq.n	8001e6e <HAL_TIM_PWM_Start+0x10e>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e44:	d013      	beq.n	8001e6e <HAL_TIM_PWM_Start+0x10e>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <HAL_TIM_PWM_Start+0x150>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d00e      	beq.n	8001e6e <HAL_TIM_PWM_Start+0x10e>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_TIM_PWM_Start+0x154>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d009      	beq.n	8001e6e <HAL_TIM_PWM_Start+0x10e>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a16      	ldr	r2, [pc, #88]	@ (8001eb8 <HAL_TIM_PWM_Start+0x158>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d004      	beq.n	8001e6e <HAL_TIM_PWM_Start+0x10e>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a14      	ldr	r2, [pc, #80]	@ (8001ebc <HAL_TIM_PWM_Start+0x15c>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d111      	bne.n	8001e92 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2b06      	cmp	r3, #6
 8001e7e:	d010      	beq.n	8001ea2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 0201 	orr.w	r2, r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e90:	e007      	b.n	8001ea2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f042 0201 	orr.w	r2, r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	40000400 	.word	0x40000400
 8001eb4:	40000800 	.word	0x40000800
 8001eb8:	40000c00 	.word	0x40000c00
 8001ebc:	40014000 	.word	0x40014000

08001ec0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e0ae      	b.n	800203c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b0c      	cmp	r3, #12
 8001eea:	f200 809f 	bhi.w	800202c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001eee:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef4:	08001f29 	.word	0x08001f29
 8001ef8:	0800202d 	.word	0x0800202d
 8001efc:	0800202d 	.word	0x0800202d
 8001f00:	0800202d 	.word	0x0800202d
 8001f04:	08001f69 	.word	0x08001f69
 8001f08:	0800202d 	.word	0x0800202d
 8001f0c:	0800202d 	.word	0x0800202d
 8001f10:	0800202d 	.word	0x0800202d
 8001f14:	08001fab 	.word	0x08001fab
 8001f18:	0800202d 	.word	0x0800202d
 8001f1c:	0800202d 	.word	0x0800202d
 8001f20:	0800202d 	.word	0x0800202d
 8001f24:	08001feb 	.word	0x08001feb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68b9      	ldr	r1, [r7, #8]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 f90e 	bl	8002150 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699a      	ldr	r2, [r3, #24]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0208 	orr.w	r2, r2, #8
 8001f42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	699a      	ldr	r2, [r3, #24]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0204 	bic.w	r2, r2, #4
 8001f52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6999      	ldr	r1, [r3, #24]
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	691a      	ldr	r2, [r3, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	619a      	str	r2, [r3, #24]
      break;
 8001f66:	e064      	b.n	8002032 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68b9      	ldr	r1, [r7, #8]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 f954 	bl	800221c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699a      	ldr	r2, [r3, #24]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	699a      	ldr	r2, [r3, #24]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6999      	ldr	r1, [r3, #24]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	021a      	lsls	r2, r3, #8
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	619a      	str	r2, [r3, #24]
      break;
 8001fa8:	e043      	b.n	8002032 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68b9      	ldr	r1, [r7, #8]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 f99f 	bl	80022f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	69da      	ldr	r2, [r3, #28]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f042 0208 	orr.w	r2, r2, #8
 8001fc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	69da      	ldr	r2, [r3, #28]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f022 0204 	bic.w	r2, r2, #4
 8001fd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	69d9      	ldr	r1, [r3, #28]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	61da      	str	r2, [r3, #28]
      break;
 8001fe8:	e023      	b.n	8002032 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68b9      	ldr	r1, [r7, #8]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f000 f9e9 	bl	80023c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	69da      	ldr	r2, [r3, #28]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002004:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	69da      	ldr	r2, [r3, #28]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002014:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	69d9      	ldr	r1, [r3, #28]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	021a      	lsls	r2, r3, #8
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	430a      	orrs	r2, r1
 8002028:	61da      	str	r2, [r3, #28]
      break;
 800202a:	e002      	b.n	8002032 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	75fb      	strb	r3, [r7, #23]
      break;
 8002030:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800203a:	7dfb      	ldrb	r3, [r7, #23]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3718      	adds	r7, #24
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a37      	ldr	r2, [pc, #220]	@ (8002134 <TIM_Base_SetConfig+0xf0>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d00f      	beq.n	800207c <TIM_Base_SetConfig+0x38>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002062:	d00b      	beq.n	800207c <TIM_Base_SetConfig+0x38>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a34      	ldr	r2, [pc, #208]	@ (8002138 <TIM_Base_SetConfig+0xf4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d007      	beq.n	800207c <TIM_Base_SetConfig+0x38>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a33      	ldr	r2, [pc, #204]	@ (800213c <TIM_Base_SetConfig+0xf8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d003      	beq.n	800207c <TIM_Base_SetConfig+0x38>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a32      	ldr	r2, [pc, #200]	@ (8002140 <TIM_Base_SetConfig+0xfc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d108      	bne.n	800208e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a28      	ldr	r2, [pc, #160]	@ (8002134 <TIM_Base_SetConfig+0xf0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d01b      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800209c:	d017      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a25      	ldr	r2, [pc, #148]	@ (8002138 <TIM_Base_SetConfig+0xf4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d013      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a24      	ldr	r2, [pc, #144]	@ (800213c <TIM_Base_SetConfig+0xf8>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00f      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a23      	ldr	r2, [pc, #140]	@ (8002140 <TIM_Base_SetConfig+0xfc>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d00b      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a22      	ldr	r2, [pc, #136]	@ (8002144 <TIM_Base_SetConfig+0x100>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d007      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a21      	ldr	r2, [pc, #132]	@ (8002148 <TIM_Base_SetConfig+0x104>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d003      	beq.n	80020ce <TIM_Base_SetConfig+0x8a>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a20      	ldr	r2, [pc, #128]	@ (800214c <TIM_Base_SetConfig+0x108>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d108      	bne.n	80020e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	689a      	ldr	r2, [r3, #8]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a0c      	ldr	r2, [pc, #48]	@ (8002134 <TIM_Base_SetConfig+0xf0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d103      	bne.n	800210e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	691a      	ldr	r2, [r3, #16]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f043 0204 	orr.w	r2, r3, #4
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	601a      	str	r2, [r3, #0]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40010000 	.word	0x40010000
 8002138:	40000400 	.word	0x40000400
 800213c:	40000800 	.word	0x40000800
 8002140:	40000c00 	.word	0x40000c00
 8002144:	40014000 	.word	0x40014000
 8002148:	40014400 	.word	0x40014400
 800214c:	40014800 	.word	0x40014800

08002150 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002150:	b480      	push	{r7}
 8002152:	b087      	sub	sp, #28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f023 0201 	bic.w	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800217e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f023 0303 	bic.w	r3, r3, #3
 8002186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	4313      	orrs	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	f023 0302 	bic.w	r3, r3, #2
 8002198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002218 <TIM_OC1_SetConfig+0xc8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d10c      	bne.n	80021c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	f023 0308 	bic.w	r3, r3, #8
 80021b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f023 0304 	bic.w	r3, r3, #4
 80021c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a13      	ldr	r2, [pc, #76]	@ (8002218 <TIM_OC1_SetConfig+0xc8>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d111      	bne.n	80021f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80021dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	621a      	str	r2, [r3, #32]
}
 800220c:	bf00      	nop
 800220e:	371c      	adds	r7, #28
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	40010000 	.word	0x40010000

0800221c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800221c:	b480      	push	{r7}
 800221e:	b087      	sub	sp, #28
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	f023 0210 	bic.w	r2, r3, #16
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800224a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4313      	orrs	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f023 0320 	bic.w	r3, r3, #32
 8002266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	4313      	orrs	r3, r2
 8002272:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a1e      	ldr	r2, [pc, #120]	@ (80022f0 <TIM_OC2_SetConfig+0xd4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d10d      	bne.n	8002298 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	4313      	orrs	r3, r2
 800228e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002296:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a15      	ldr	r2, [pc, #84]	@ (80022f0 <TIM_OC2_SetConfig+0xd4>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d113      	bne.n	80022c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80022a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	621a      	str	r2, [r3, #32]
}
 80022e2:	bf00      	nop
 80022e4:	371c      	adds	r7, #28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40010000 	.word	0x40010000

080022f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b087      	sub	sp, #28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800233c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a1d      	ldr	r2, [pc, #116]	@ (80023c4 <TIM_OC3_SetConfig+0xd0>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d10d      	bne.n	800236e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002358:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	021b      	lsls	r3, r3, #8
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	4313      	orrs	r3, r2
 8002364:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800236c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a14      	ldr	r2, [pc, #80]	@ (80023c4 <TIM_OC3_SetConfig+0xd0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d113      	bne.n	800239e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800237c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	4313      	orrs	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	621a      	str	r2, [r3, #32]
}
 80023b8:	bf00      	nop
 80023ba:	371c      	adds	r7, #28
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40010000 	.word	0x40010000

080023c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b087      	sub	sp, #28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	021b      	lsls	r3, r3, #8
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	4313      	orrs	r3, r2
 800240a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002412:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	031b      	lsls	r3, r3, #12
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a10      	ldr	r2, [pc, #64]	@ (8002464 <TIM_OC4_SetConfig+0x9c>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d109      	bne.n	800243c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800242e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	019b      	lsls	r3, r3, #6
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	4313      	orrs	r3, r2
 800243a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	621a      	str	r2, [r3, #32]
}
 8002456:	bf00      	nop
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40010000 	.word	0x40010000

08002468 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002468:	b480      	push	{r7}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f003 031f 	and.w	r3, r3, #31
 800247a:	2201      	movs	r2, #1
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a1a      	ldr	r2, [r3, #32]
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	43db      	mvns	r3, r3
 800248a:	401a      	ands	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6a1a      	ldr	r2, [r3, #32]
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	f003 031f 	and.w	r3, r3, #31
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	fa01 f303 	lsl.w	r3, r1, r3
 80024a0:	431a      	orrs	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	621a      	str	r2, [r3, #32]
}
 80024a6:	bf00      	nop
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e050      	b.n	800256e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2202      	movs	r2, #2
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a1c      	ldr	r2, [pc, #112]	@ (800257c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d018      	beq.n	8002542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002518:	d013      	beq.n	8002542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a18      	ldr	r2, [pc, #96]	@ (8002580 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d00e      	beq.n	8002542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a16      	ldr	r2, [pc, #88]	@ (8002584 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d009      	beq.n	8002542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a15      	ldr	r2, [pc, #84]	@ (8002588 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d004      	beq.n	8002542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a13      	ldr	r2, [pc, #76]	@ (800258c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d10c      	bne.n	800255c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002548:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	4313      	orrs	r3, r2
 8002552:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	40010000 	.word	0x40010000
 8002580:	40000400 	.word	0x40000400
 8002584:	40000800 	.word	0x40000800
 8002588:	40000c00 	.word	0x40000c00
 800258c:	40014000 	.word	0x40014000

08002590 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e042      	b.n	8002628 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d106      	bne.n	80025bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7fe fa54 	bl	8000a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2224      	movs	r2, #36	@ 0x24
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 fdd3 	bl	8003180 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691a      	ldr	r2, [r3, #16]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68da      	ldr	r2, [r3, #12]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002608:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2220      	movs	r2, #32
 8002614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2220      	movs	r2, #32
 800261c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	@ 0x28
 8002634:	af02      	add	r7, sp, #8
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	4613      	mov	r3, r2
 800263e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b20      	cmp	r3, #32
 800264e:	d175      	bne.n	800273c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <HAL_UART_Transmit+0x2c>
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e06e      	b.n	800273e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2221      	movs	r2, #33	@ 0x21
 800266a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800266e:	f7fe fb5b 	bl	8000d28 <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	88fa      	ldrh	r2, [r7, #6]
 8002678:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	88fa      	ldrh	r2, [r7, #6]
 800267e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002688:	d108      	bne.n	800269c <HAL_UART_Transmit+0x6c>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d104      	bne.n	800269c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	61bb      	str	r3, [r7, #24]
 800269a:	e003      	b.n	80026a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026a4:	e02e      	b.n	8002704 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	2200      	movs	r2, #0
 80026ae:	2180      	movs	r1, #128	@ 0x80
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 fb37 	bl	8002d24 <UART_WaitOnFlagUntilTimeout>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e03a      	b.n	800273e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10b      	bne.n	80026e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	461a      	mov	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	3302      	adds	r3, #2
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	e007      	b.n	80026f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	3301      	adds	r3, #1
 80026f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29a      	uxth	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002708:	b29b      	uxth	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1cb      	bne.n	80026a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2200      	movs	r2, #0
 8002716:	2140      	movs	r1, #64	@ 0x40
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 fb03 	bl	8002d24 <UART_WaitOnFlagUntilTimeout>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e006      	b.n	800273e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2220      	movs	r2, #32
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	e000      	b.n	800273e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800273c:	2302      	movs	r3, #2
  }
}
 800273e:	4618      	mov	r0, r3
 8002740:	3720      	adds	r7, #32
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b084      	sub	sp, #16
 800274a:	af00      	add	r7, sp, #0
 800274c:	60f8      	str	r0, [r7, #12]
 800274e:	60b9      	str	r1, [r7, #8]
 8002750:	4613      	mov	r3, r2
 8002752:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b20      	cmp	r3, #32
 800275e:	d112      	bne.n	8002786 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d002      	beq.n	800276c <HAL_UART_Receive_IT+0x26>
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e00b      	b.n	8002788 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	461a      	mov	r2, r3
 800277a:	68b9      	ldr	r1, [r7, #8]
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f000 fb2a 	bl	8002dd6 <UART_Start_Receive_IT>
 8002782:	4603      	mov	r3, r0
 8002784:	e000      	b.n	8002788 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002786:	2302      	movs	r3, #2
  }
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b0ba      	sub	sp, #232	@ 0xe8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027c6:	f003 030f 	and.w	r3, r3, #15
 80027ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80027ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10f      	bne.n	80027f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <HAL_UART_IRQHandler+0x66>
 80027e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027e6:	f003 0320 	and.w	r3, r3, #32
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fc07 	bl	8003002 <UART_Receive_IT>
      return;
 80027f4:	e273      	b.n	8002cde <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 80de 	beq.w	80029bc <HAL_UART_IRQHandler+0x22c>
 8002800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b00      	cmp	r3, #0
 800280a:	d106      	bne.n	800281a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800280c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002810:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80d1 	beq.w	80029bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800281a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00b      	beq.n	800283e <HAL_UART_IRQHandler+0xae>
 8002826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800282a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800282e:	2b00      	cmp	r3, #0
 8002830:	d005      	beq.n	800283e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	f043 0201 	orr.w	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800283e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002842:	f003 0304 	and.w	r3, r3, #4
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00b      	beq.n	8002862 <HAL_UART_IRQHandler+0xd2>
 800284a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d005      	beq.n	8002862 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285a:	f043 0202 	orr.w	r2, r3, #2
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00b      	beq.n	8002886 <HAL_UART_IRQHandler+0xf6>
 800286e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	f043 0204 	orr.w	r2, r3, #4
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d011      	beq.n	80028b6 <HAL_UART_IRQHandler+0x126>
 8002892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002896:	f003 0320 	and.w	r3, r3, #32
 800289a:	2b00      	cmp	r3, #0
 800289c:	d105      	bne.n	80028aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800289e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	f043 0208 	orr.w	r2, r3, #8
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 820a 	beq.w	8002cd4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028c4:	f003 0320 	and.w	r3, r3, #32
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_UART_IRQHandler+0x14e>
 80028cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028d0:	f003 0320 	and.w	r3, r3, #32
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 fb92 	bl	8003002 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e8:	2b40      	cmp	r3, #64	@ 0x40
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d103      	bne.n	800290a <HAL_UART_IRQHandler+0x17a>
 8002902:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002906:	2b00      	cmp	r3, #0
 8002908:	d04f      	beq.n	80029aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 fa9d 	bl	8002e4a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800291a:	2b40      	cmp	r3, #64	@ 0x40
 800291c:	d141      	bne.n	80029a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	3314      	adds	r3, #20
 8002924:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002928:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800292c:	e853 3f00 	ldrex	r3, [r3]
 8002930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002934:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002938:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800293c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	3314      	adds	r3, #20
 8002946:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800294a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800294e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002952:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002956:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800295a:	e841 2300 	strex	r3, r2, [r1]
 800295e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002962:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1d9      	bne.n	800291e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800296e:	2b00      	cmp	r3, #0
 8002970:	d013      	beq.n	800299a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002976:	4a8a      	ldr	r2, [pc, #552]	@ (8002ba0 <HAL_UART_IRQHandler+0x410>)
 8002978:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fb5f 	bl	8001042 <HAL_DMA_Abort_IT>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d016      	beq.n	80029b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800298e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002994:	4610      	mov	r0, r2
 8002996:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002998:	e00e      	b.n	80029b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f9ac 	bl	8002cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029a0:	e00a      	b.n	80029b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f9a8 	bl	8002cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029a8:	e006      	b.n	80029b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f9a4 	bl	8002cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80029b6:	e18d      	b.n	8002cd4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b8:	bf00      	nop
    return;
 80029ba:	e18b      	b.n	8002cd4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	f040 8167 	bne.w	8002c94 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80029c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029ca:	f003 0310 	and.w	r3, r3, #16
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 8160 	beq.w	8002c94 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80029d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029d8:	f003 0310 	and.w	r3, r3, #16
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 8159 	beq.w	8002c94 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a02:	2b40      	cmp	r3, #64	@ 0x40
 8002a04:	f040 80ce 	bne.w	8002ba4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80a9 	beq.w	8002b70 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002a22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a26:	429a      	cmp	r2, r3
 8002a28:	f080 80a2 	bcs.w	8002b70 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a32:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a3e:	f000 8088 	beq.w	8002b52 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	330c      	adds	r3, #12
 8002a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a50:	e853 3f00 	ldrex	r3, [r3]
 8002a54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	330c      	adds	r3, #12
 8002a6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a76:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002a7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a7e:	e841 2300 	strex	r3, r2, [r1]
 8002a82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d1d9      	bne.n	8002a42 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	3314      	adds	r3, #20
 8002a94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a98:	e853 3f00 	ldrex	r3, [r3]
 8002a9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002aa0:	f023 0301 	bic.w	r3, r3, #1
 8002aa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3314      	adds	r3, #20
 8002aae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ab2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ab6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002aba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002abe:	e841 2300 	strex	r3, r2, [r1]
 8002ac2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ac4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1e1      	bne.n	8002a8e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	3314      	adds	r3, #20
 8002ad0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ad4:	e853 3f00 	ldrex	r3, [r3]
 8002ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ae0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3314      	adds	r3, #20
 8002aea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002aee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002af0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002af4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002af6:	e841 2300 	strex	r3, r2, [r1]
 8002afa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002afc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1e3      	bne.n	8002aca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2220      	movs	r2, #32
 8002b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	330c      	adds	r3, #12
 8002b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b1a:	e853 3f00 	ldrex	r3, [r3]
 8002b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b22:	f023 0310 	bic.w	r3, r3, #16
 8002b26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	330c      	adds	r3, #12
 8002b30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b34:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b36:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b3c:	e841 2300 	strex	r3, r2, [r1]
 8002b40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e3      	bne.n	8002b10 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe fa08 	bl	8000f62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2202      	movs	r2, #2
 8002b56:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	4619      	mov	r1, r3
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f8cf 	bl	8002d0c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002b6e:	e0b3      	b.n	8002cd8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	f040 80ad 	bne.w	8002cd8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b82:	69db      	ldr	r3, [r3, #28]
 8002b84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b88:	f040 80a6 	bne.w	8002cd8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b96:	4619      	mov	r1, r3
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f8b7 	bl	8002d0c <HAL_UARTEx_RxEventCallback>
      return;
 8002b9e:	e09b      	b.n	8002cd8 <HAL_UART_IRQHandler+0x548>
 8002ba0:	08002f11 	.word	0x08002f11
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 808e 	beq.w	8002cdc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002bc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 8089 	beq.w	8002cdc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	330c      	adds	r3, #12
 8002bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bd4:	e853 3f00 	ldrex	r3, [r3]
 8002bd8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002be0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	330c      	adds	r3, #12
 8002bea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002bee:	647a      	str	r2, [r7, #68]	@ 0x44
 8002bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bf6:	e841 2300 	strex	r3, r2, [r1]
 8002bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1e3      	bne.n	8002bca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	3314      	adds	r3, #20
 8002c08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	e853 3f00 	ldrex	r3, [r3]
 8002c10:	623b      	str	r3, [r7, #32]
   return(result);
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	f023 0301 	bic.w	r3, r3, #1
 8002c18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	3314      	adds	r3, #20
 8002c22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c26:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c2e:	e841 2300 	strex	r3, r2, [r1]
 8002c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e3      	bne.n	8002c02 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	330c      	adds	r3, #12
 8002c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	e853 3f00 	ldrex	r3, [r3]
 8002c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f023 0310 	bic.w	r3, r3, #16
 8002c5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	330c      	adds	r3, #12
 8002c68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c6c:	61fa      	str	r2, [r7, #28]
 8002c6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c70:	69b9      	ldr	r1, [r7, #24]
 8002c72:	69fa      	ldr	r2, [r7, #28]
 8002c74:	e841 2300 	strex	r3, r2, [r1]
 8002c78:	617b      	str	r3, [r7, #20]
   return(result);
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e3      	bne.n	8002c48 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 f83d 	bl	8002d0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c92:	e023      	b.n	8002cdc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d009      	beq.n	8002cb4 <HAL_UART_IRQHandler+0x524>
 8002ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d003      	beq.n	8002cb4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f000 f940 	bl	8002f32 <UART_Transmit_IT>
    return;
 8002cb2:	e014      	b.n	8002cde <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00e      	beq.n	8002cde <HAL_UART_IRQHandler+0x54e>
 8002cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d008      	beq.n	8002cde <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 f980 	bl	8002fd2 <UART_EndTransmit_IT>
    return;
 8002cd2:	e004      	b.n	8002cde <HAL_UART_IRQHandler+0x54e>
    return;
 8002cd4:	bf00      	nop
 8002cd6:	e002      	b.n	8002cde <HAL_UART_IRQHandler+0x54e>
      return;
 8002cd8:	bf00      	nop
 8002cda:	e000      	b.n	8002cde <HAL_UART_IRQHandler+0x54e>
      return;
 8002cdc:	bf00      	nop
  }
}
 8002cde:	37e8      	adds	r7, #232	@ 0xe8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b086      	sub	sp, #24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	603b      	str	r3, [r7, #0]
 8002d30:	4613      	mov	r3, r2
 8002d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d34:	e03b      	b.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d36:	6a3b      	ldr	r3, [r7, #32]
 8002d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3c:	d037      	beq.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d3e:	f7fd fff3 	bl	8000d28 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	6a3a      	ldr	r2, [r7, #32]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d302      	bcc.n	8002d54 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e03a      	b.n	8002dce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f003 0304 	and.w	r3, r3, #4
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d023      	beq.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b80      	cmp	r3, #128	@ 0x80
 8002d6a:	d020      	beq.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b40      	cmp	r3, #64	@ 0x40
 8002d70:	d01d      	beq.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0308 	and.w	r3, r3, #8
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d116      	bne.n	8002dae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d80:	2300      	movs	r3, #0
 8002d82:	617b      	str	r3, [r7, #20]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f857 	bl	8002e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2208      	movs	r2, #8
 8002da0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e00f      	b.n	8002dce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	4013      	ands	r3, r2
 8002db8:	68ba      	ldr	r2, [r7, #8]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	bf0c      	ite	eq
 8002dbe:	2301      	moveq	r3, #1
 8002dc0:	2300      	movne	r3, #0
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d0b4      	beq.n	8002d36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b085      	sub	sp, #20
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	4613      	mov	r3, r2
 8002de2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	88fa      	ldrh	r2, [r7, #6]
 8002dee:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	88fa      	ldrh	r2, [r7, #6]
 8002df4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2222      	movs	r2, #34	@ 0x22
 8002e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d007      	beq.n	8002e1c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e1a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0220 	orr.w	r2, r2, #32
 8002e3a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr

08002e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b095      	sub	sp, #84	@ 0x54
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	330c      	adds	r3, #12
 8002e58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e5c:	e853 3f00 	ldrex	r3, [r3]
 8002e60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	330c      	adds	r3, #12
 8002e70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e72:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e7a:	e841 2300 	strex	r3, r2, [r1]
 8002e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1e5      	bne.n	8002e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	3314      	adds	r3, #20
 8002e8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	e853 3f00 	ldrex	r3, [r3]
 8002e94:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	f023 0301 	bic.w	r3, r3, #1
 8002e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	3314      	adds	r3, #20
 8002ea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ea6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eae:	e841 2300 	strex	r3, r2, [r1]
 8002eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1e5      	bne.n	8002e86 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d119      	bne.n	8002ef6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	e853 3f00 	ldrex	r3, [r3]
 8002ed0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	f023 0310 	bic.w	r3, r3, #16
 8002ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	330c      	adds	r3, #12
 8002ee0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ee2:	61ba      	str	r2, [r7, #24]
 8002ee4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee6:	6979      	ldr	r1, [r7, #20]
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	e841 2300 	strex	r3, r2, [r1]
 8002eee:	613b      	str	r3, [r7, #16]
   return(result);
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1e5      	bne.n	8002ec2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2220      	movs	r2, #32
 8002efa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f04:	bf00      	nop
 8002f06:	3754      	adds	r7, #84	@ 0x54
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f7ff fee7 	bl	8002cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b085      	sub	sp, #20
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b21      	cmp	r3, #33	@ 0x21
 8002f44:	d13e      	bne.n	8002fc4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f4e:	d114      	bne.n	8002f7a <UART_Transmit_IT+0x48>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d110      	bne.n	8002f7a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	461a      	mov	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f6c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	1c9a      	adds	r2, r3, #2
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	621a      	str	r2, [r3, #32]
 8002f78:	e008      	b.n	8002f8c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	1c59      	adds	r1, r3, #1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6211      	str	r1, [r2, #32]
 8002f84:	781a      	ldrb	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10f      	bne.n	8002fc0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fbe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	e000      	b.n	8002fc6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fc4:	2302      	movs	r3, #2
  }
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fe8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7ff fe76 	bl	8002ce4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b08c      	sub	sp, #48	@ 0x30
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800300a:	2300      	movs	r3, #0
 800300c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800300e:	2300      	movs	r3, #0
 8003010:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b22      	cmp	r3, #34	@ 0x22
 800301c:	f040 80aa 	bne.w	8003174 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003028:	d115      	bne.n	8003056 <UART_Receive_IT+0x54>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d111      	bne.n	8003056 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003036:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	b29b      	uxth	r3, r3
 8003040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003044:	b29a      	uxth	r2, r3
 8003046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003048:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304e:	1c9a      	adds	r2, r3, #2
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	629a      	str	r2, [r3, #40]	@ 0x28
 8003054:	e024      	b.n	80030a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003064:	d007      	beq.n	8003076 <UART_Receive_IT+0x74>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10a      	bne.n	8003084 <UART_Receive_IT+0x82>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	b2da      	uxtb	r2, r3
 800307e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003080:	701a      	strb	r2, [r3, #0]
 8003082:	e008      	b.n	8003096 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003090:	b2da      	uxtb	r2, r3
 8003092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003094:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309a:	1c5a      	adds	r2, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	4619      	mov	r1, r3
 80030ae:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d15d      	bne.n	8003170 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0220 	bic.w	r2, r2, #32
 80030c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2220      	movs	r2, #32
 80030e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d135      	bne.n	8003166 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	330c      	adds	r3, #12
 8003106:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	e853 3f00 	ldrex	r3, [r3]
 800310e:	613b      	str	r3, [r7, #16]
   return(result);
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	f023 0310 	bic.w	r3, r3, #16
 8003116:	627b      	str	r3, [r7, #36]	@ 0x24
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	330c      	adds	r3, #12
 800311e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003120:	623a      	str	r2, [r7, #32]
 8003122:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003124:	69f9      	ldr	r1, [r7, #28]
 8003126:	6a3a      	ldr	r2, [r7, #32]
 8003128:	e841 2300 	strex	r3, r2, [r1]
 800312c:	61bb      	str	r3, [r7, #24]
   return(result);
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1e5      	bne.n	8003100 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0310 	and.w	r3, r3, #16
 800313e:	2b10      	cmp	r3, #16
 8003140:	d10a      	bne.n	8003158 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003142:	2300      	movs	r3, #0
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800315c:	4619      	mov	r1, r3
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff fdd4 	bl	8002d0c <HAL_UARTEx_RxEventCallback>
 8003164:	e002      	b.n	800316c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7fd fb7c 	bl	8000864 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	e002      	b.n	8003176 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003170:	2300      	movs	r3, #0
 8003172:	e000      	b.n	8003176 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003174:	2302      	movs	r3, #2
  }
}
 8003176:	4618      	mov	r0, r3
 8003178:	3730      	adds	r7, #48	@ 0x30
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003184:	b0c0      	sub	sp, #256	@ 0x100
 8003186:	af00      	add	r7, sp, #0
 8003188:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800318c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319c:	68d9      	ldr	r1, [r3, #12]
 800319e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	ea40 0301 	orr.w	r3, r0, r1
 80031a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	431a      	orrs	r2, r3
 80031c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031d8:	f021 010c 	bic.w	r1, r1, #12
 80031dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031e6:	430b      	orrs	r3, r1
 80031e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031fa:	6999      	ldr	r1, [r3, #24]
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	ea40 0301 	orr.w	r3, r0, r1
 8003206:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	4b8f      	ldr	r3, [pc, #572]	@ (800344c <UART_SetConfig+0x2cc>)
 8003210:	429a      	cmp	r2, r3
 8003212:	d005      	beq.n	8003220 <UART_SetConfig+0xa0>
 8003214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	4b8d      	ldr	r3, [pc, #564]	@ (8003450 <UART_SetConfig+0x2d0>)
 800321c:	429a      	cmp	r2, r3
 800321e:	d104      	bne.n	800322a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003220:	f7fe fd3a 	bl	8001c98 <HAL_RCC_GetPCLK2Freq>
 8003224:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003228:	e003      	b.n	8003232 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800322a:	f7fe fd21 	bl	8001c70 <HAL_RCC_GetPCLK1Freq>
 800322e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800323c:	f040 810c 	bne.w	8003458 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003244:	2200      	movs	r2, #0
 8003246:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800324a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800324e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003252:	4622      	mov	r2, r4
 8003254:	462b      	mov	r3, r5
 8003256:	1891      	adds	r1, r2, r2
 8003258:	65b9      	str	r1, [r7, #88]	@ 0x58
 800325a:	415b      	adcs	r3, r3
 800325c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800325e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003262:	4621      	mov	r1, r4
 8003264:	eb12 0801 	adds.w	r8, r2, r1
 8003268:	4629      	mov	r1, r5
 800326a:	eb43 0901 	adc.w	r9, r3, r1
 800326e:	f04f 0200 	mov.w	r2, #0
 8003272:	f04f 0300 	mov.w	r3, #0
 8003276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800327a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800327e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003282:	4690      	mov	r8, r2
 8003284:	4699      	mov	r9, r3
 8003286:	4623      	mov	r3, r4
 8003288:	eb18 0303 	adds.w	r3, r8, r3
 800328c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003290:	462b      	mov	r3, r5
 8003292:	eb49 0303 	adc.w	r3, r9, r3
 8003296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800329a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80032aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032ae:	460b      	mov	r3, r1
 80032b0:	18db      	adds	r3, r3, r3
 80032b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80032b4:	4613      	mov	r3, r2
 80032b6:	eb42 0303 	adc.w	r3, r2, r3
 80032ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80032bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80032c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032c4:	f7fc ffe4 	bl	8000290 <__aeabi_uldivmod>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4b61      	ldr	r3, [pc, #388]	@ (8003454 <UART_SetConfig+0x2d4>)
 80032ce:	fba3 2302 	umull	r2, r3, r3, r2
 80032d2:	095b      	lsrs	r3, r3, #5
 80032d4:	011c      	lsls	r4, r3, #4
 80032d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032da:	2200      	movs	r2, #0
 80032dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032e8:	4642      	mov	r2, r8
 80032ea:	464b      	mov	r3, r9
 80032ec:	1891      	adds	r1, r2, r2
 80032ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032f0:	415b      	adcs	r3, r3
 80032f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032f8:	4641      	mov	r1, r8
 80032fa:	eb12 0a01 	adds.w	sl, r2, r1
 80032fe:	4649      	mov	r1, r9
 8003300:	eb43 0b01 	adc.w	fp, r3, r1
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003310:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003314:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003318:	4692      	mov	sl, r2
 800331a:	469b      	mov	fp, r3
 800331c:	4643      	mov	r3, r8
 800331e:	eb1a 0303 	adds.w	r3, sl, r3
 8003322:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003326:	464b      	mov	r3, r9
 8003328:	eb4b 0303 	adc.w	r3, fp, r3
 800332c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800333c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003340:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003344:	460b      	mov	r3, r1
 8003346:	18db      	adds	r3, r3, r3
 8003348:	643b      	str	r3, [r7, #64]	@ 0x40
 800334a:	4613      	mov	r3, r2
 800334c:	eb42 0303 	adc.w	r3, r2, r3
 8003350:	647b      	str	r3, [r7, #68]	@ 0x44
 8003352:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003356:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800335a:	f7fc ff99 	bl	8000290 <__aeabi_uldivmod>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4611      	mov	r1, r2
 8003364:	4b3b      	ldr	r3, [pc, #236]	@ (8003454 <UART_SetConfig+0x2d4>)
 8003366:	fba3 2301 	umull	r2, r3, r3, r1
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2264      	movs	r2, #100	@ 0x64
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	1acb      	subs	r3, r1, r3
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800337a:	4b36      	ldr	r3, [pc, #216]	@ (8003454 <UART_SetConfig+0x2d4>)
 800337c:	fba3 2302 	umull	r2, r3, r3, r2
 8003380:	095b      	lsrs	r3, r3, #5
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003388:	441c      	add	r4, r3
 800338a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800338e:	2200      	movs	r2, #0
 8003390:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003394:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003398:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800339c:	4642      	mov	r2, r8
 800339e:	464b      	mov	r3, r9
 80033a0:	1891      	adds	r1, r2, r2
 80033a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80033a4:	415b      	adcs	r3, r3
 80033a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80033ac:	4641      	mov	r1, r8
 80033ae:	1851      	adds	r1, r2, r1
 80033b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80033b2:	4649      	mov	r1, r9
 80033b4:	414b      	adcs	r3, r1
 80033b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033b8:	f04f 0200 	mov.w	r2, #0
 80033bc:	f04f 0300 	mov.w	r3, #0
 80033c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033c4:	4659      	mov	r1, fp
 80033c6:	00cb      	lsls	r3, r1, #3
 80033c8:	4651      	mov	r1, sl
 80033ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ce:	4651      	mov	r1, sl
 80033d0:	00ca      	lsls	r2, r1, #3
 80033d2:	4610      	mov	r0, r2
 80033d4:	4619      	mov	r1, r3
 80033d6:	4603      	mov	r3, r0
 80033d8:	4642      	mov	r2, r8
 80033da:	189b      	adds	r3, r3, r2
 80033dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033e0:	464b      	mov	r3, r9
 80033e2:	460a      	mov	r2, r1
 80033e4:	eb42 0303 	adc.w	r3, r2, r3
 80033e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003400:	460b      	mov	r3, r1
 8003402:	18db      	adds	r3, r3, r3
 8003404:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003406:	4613      	mov	r3, r2
 8003408:	eb42 0303 	adc.w	r3, r2, r3
 800340c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800340e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003412:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003416:	f7fc ff3b 	bl	8000290 <__aeabi_uldivmod>
 800341a:	4602      	mov	r2, r0
 800341c:	460b      	mov	r3, r1
 800341e:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <UART_SetConfig+0x2d4>)
 8003420:	fba3 1302 	umull	r1, r3, r3, r2
 8003424:	095b      	lsrs	r3, r3, #5
 8003426:	2164      	movs	r1, #100	@ 0x64
 8003428:	fb01 f303 	mul.w	r3, r1, r3
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	3332      	adds	r3, #50	@ 0x32
 8003432:	4a08      	ldr	r2, [pc, #32]	@ (8003454 <UART_SetConfig+0x2d4>)
 8003434:	fba2 2303 	umull	r2, r3, r2, r3
 8003438:	095b      	lsrs	r3, r3, #5
 800343a:	f003 0207 	and.w	r2, r3, #7
 800343e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4422      	add	r2, r4
 8003446:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003448:	e106      	b.n	8003658 <UART_SetConfig+0x4d8>
 800344a:	bf00      	nop
 800344c:	40011000 	.word	0x40011000
 8003450:	40011400 	.word	0x40011400
 8003454:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800345c:	2200      	movs	r2, #0
 800345e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003462:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003466:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800346a:	4642      	mov	r2, r8
 800346c:	464b      	mov	r3, r9
 800346e:	1891      	adds	r1, r2, r2
 8003470:	6239      	str	r1, [r7, #32]
 8003472:	415b      	adcs	r3, r3
 8003474:	627b      	str	r3, [r7, #36]	@ 0x24
 8003476:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800347a:	4641      	mov	r1, r8
 800347c:	1854      	adds	r4, r2, r1
 800347e:	4649      	mov	r1, r9
 8003480:	eb43 0501 	adc.w	r5, r3, r1
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	f04f 0300 	mov.w	r3, #0
 800348c:	00eb      	lsls	r3, r5, #3
 800348e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003492:	00e2      	lsls	r2, r4, #3
 8003494:	4614      	mov	r4, r2
 8003496:	461d      	mov	r5, r3
 8003498:	4643      	mov	r3, r8
 800349a:	18e3      	adds	r3, r4, r3
 800349c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034a0:	464b      	mov	r3, r9
 80034a2:	eb45 0303 	adc.w	r3, r5, r3
 80034a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80034b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	f04f 0300 	mov.w	r3, #0
 80034c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034c6:	4629      	mov	r1, r5
 80034c8:	008b      	lsls	r3, r1, #2
 80034ca:	4621      	mov	r1, r4
 80034cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034d0:	4621      	mov	r1, r4
 80034d2:	008a      	lsls	r2, r1, #2
 80034d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034d8:	f7fc feda 	bl	8000290 <__aeabi_uldivmod>
 80034dc:	4602      	mov	r2, r0
 80034de:	460b      	mov	r3, r1
 80034e0:	4b60      	ldr	r3, [pc, #384]	@ (8003664 <UART_SetConfig+0x4e4>)
 80034e2:	fba3 2302 	umull	r2, r3, r3, r2
 80034e6:	095b      	lsrs	r3, r3, #5
 80034e8:	011c      	lsls	r4, r3, #4
 80034ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ee:	2200      	movs	r2, #0
 80034f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034fc:	4642      	mov	r2, r8
 80034fe:	464b      	mov	r3, r9
 8003500:	1891      	adds	r1, r2, r2
 8003502:	61b9      	str	r1, [r7, #24]
 8003504:	415b      	adcs	r3, r3
 8003506:	61fb      	str	r3, [r7, #28]
 8003508:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800350c:	4641      	mov	r1, r8
 800350e:	1851      	adds	r1, r2, r1
 8003510:	6139      	str	r1, [r7, #16]
 8003512:	4649      	mov	r1, r9
 8003514:	414b      	adcs	r3, r1
 8003516:	617b      	str	r3, [r7, #20]
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	f04f 0300 	mov.w	r3, #0
 8003520:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003524:	4659      	mov	r1, fp
 8003526:	00cb      	lsls	r3, r1, #3
 8003528:	4651      	mov	r1, sl
 800352a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800352e:	4651      	mov	r1, sl
 8003530:	00ca      	lsls	r2, r1, #3
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	4603      	mov	r3, r0
 8003538:	4642      	mov	r2, r8
 800353a:	189b      	adds	r3, r3, r2
 800353c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003540:	464b      	mov	r3, r9
 8003542:	460a      	mov	r2, r1
 8003544:	eb42 0303 	adc.w	r3, r2, r3
 8003548:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800354c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003556:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003558:	f04f 0200 	mov.w	r2, #0
 800355c:	f04f 0300 	mov.w	r3, #0
 8003560:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003564:	4649      	mov	r1, r9
 8003566:	008b      	lsls	r3, r1, #2
 8003568:	4641      	mov	r1, r8
 800356a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800356e:	4641      	mov	r1, r8
 8003570:	008a      	lsls	r2, r1, #2
 8003572:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003576:	f7fc fe8b 	bl	8000290 <__aeabi_uldivmod>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4611      	mov	r1, r2
 8003580:	4b38      	ldr	r3, [pc, #224]	@ (8003664 <UART_SetConfig+0x4e4>)
 8003582:	fba3 2301 	umull	r2, r3, r3, r1
 8003586:	095b      	lsrs	r3, r3, #5
 8003588:	2264      	movs	r2, #100	@ 0x64
 800358a:	fb02 f303 	mul.w	r3, r2, r3
 800358e:	1acb      	subs	r3, r1, r3
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	3332      	adds	r3, #50	@ 0x32
 8003594:	4a33      	ldr	r2, [pc, #204]	@ (8003664 <UART_SetConfig+0x4e4>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	095b      	lsrs	r3, r3, #5
 800359c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035a0:	441c      	add	r4, r3
 80035a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035a6:	2200      	movs	r2, #0
 80035a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80035aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80035ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80035b0:	4642      	mov	r2, r8
 80035b2:	464b      	mov	r3, r9
 80035b4:	1891      	adds	r1, r2, r2
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	415b      	adcs	r3, r3
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035c0:	4641      	mov	r1, r8
 80035c2:	1851      	adds	r1, r2, r1
 80035c4:	6039      	str	r1, [r7, #0]
 80035c6:	4649      	mov	r1, r9
 80035c8:	414b      	adcs	r3, r1
 80035ca:	607b      	str	r3, [r7, #4]
 80035cc:	f04f 0200 	mov.w	r2, #0
 80035d0:	f04f 0300 	mov.w	r3, #0
 80035d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035d8:	4659      	mov	r1, fp
 80035da:	00cb      	lsls	r3, r1, #3
 80035dc:	4651      	mov	r1, sl
 80035de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035e2:	4651      	mov	r1, sl
 80035e4:	00ca      	lsls	r2, r1, #3
 80035e6:	4610      	mov	r0, r2
 80035e8:	4619      	mov	r1, r3
 80035ea:	4603      	mov	r3, r0
 80035ec:	4642      	mov	r2, r8
 80035ee:	189b      	adds	r3, r3, r2
 80035f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035f2:	464b      	mov	r3, r9
 80035f4:	460a      	mov	r2, r1
 80035f6:	eb42 0303 	adc.w	r3, r2, r3
 80035fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	663b      	str	r3, [r7, #96]	@ 0x60
 8003606:	667a      	str	r2, [r7, #100]	@ 0x64
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003614:	4649      	mov	r1, r9
 8003616:	008b      	lsls	r3, r1, #2
 8003618:	4641      	mov	r1, r8
 800361a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800361e:	4641      	mov	r1, r8
 8003620:	008a      	lsls	r2, r1, #2
 8003622:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003626:	f7fc fe33 	bl	8000290 <__aeabi_uldivmod>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4b0d      	ldr	r3, [pc, #52]	@ (8003664 <UART_SetConfig+0x4e4>)
 8003630:	fba3 1302 	umull	r1, r3, r3, r2
 8003634:	095b      	lsrs	r3, r3, #5
 8003636:	2164      	movs	r1, #100	@ 0x64
 8003638:	fb01 f303 	mul.w	r3, r1, r3
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	3332      	adds	r3, #50	@ 0x32
 8003642:	4a08      	ldr	r2, [pc, #32]	@ (8003664 <UART_SetConfig+0x4e4>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	095b      	lsrs	r3, r3, #5
 800364a:	f003 020f 	and.w	r2, r3, #15
 800364e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4422      	add	r2, r4
 8003656:	609a      	str	r2, [r3, #8]
}
 8003658:	bf00      	nop
 800365a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800365e:	46bd      	mov	sp, r7
 8003660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003664:	51eb851f 	.word	0x51eb851f

08003668 <atoi>:
 8003668:	220a      	movs	r2, #10
 800366a:	2100      	movs	r1, #0
 800366c:	f000 b87a 	b.w	8003764 <strtol>

08003670 <_strtol_l.isra.0>:
 8003670:	2b24      	cmp	r3, #36	@ 0x24
 8003672:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003676:	4686      	mov	lr, r0
 8003678:	4690      	mov	r8, r2
 800367a:	d801      	bhi.n	8003680 <_strtol_l.isra.0+0x10>
 800367c:	2b01      	cmp	r3, #1
 800367e:	d106      	bne.n	800368e <_strtol_l.isra.0+0x1e>
 8003680:	f000 f8a4 	bl	80037cc <__errno>
 8003684:	2316      	movs	r3, #22
 8003686:	6003      	str	r3, [r0, #0]
 8003688:	2000      	movs	r0, #0
 800368a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800368e:	4834      	ldr	r0, [pc, #208]	@ (8003760 <_strtol_l.isra.0+0xf0>)
 8003690:	460d      	mov	r5, r1
 8003692:	462a      	mov	r2, r5
 8003694:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003698:	5d06      	ldrb	r6, [r0, r4]
 800369a:	f016 0608 	ands.w	r6, r6, #8
 800369e:	d1f8      	bne.n	8003692 <_strtol_l.isra.0+0x22>
 80036a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80036a2:	d110      	bne.n	80036c6 <_strtol_l.isra.0+0x56>
 80036a4:	782c      	ldrb	r4, [r5, #0]
 80036a6:	2601      	movs	r6, #1
 80036a8:	1c95      	adds	r5, r2, #2
 80036aa:	f033 0210 	bics.w	r2, r3, #16
 80036ae:	d115      	bne.n	80036dc <_strtol_l.isra.0+0x6c>
 80036b0:	2c30      	cmp	r4, #48	@ 0x30
 80036b2:	d10d      	bne.n	80036d0 <_strtol_l.isra.0+0x60>
 80036b4:	782a      	ldrb	r2, [r5, #0]
 80036b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80036ba:	2a58      	cmp	r2, #88	@ 0x58
 80036bc:	d108      	bne.n	80036d0 <_strtol_l.isra.0+0x60>
 80036be:	786c      	ldrb	r4, [r5, #1]
 80036c0:	3502      	adds	r5, #2
 80036c2:	2310      	movs	r3, #16
 80036c4:	e00a      	b.n	80036dc <_strtol_l.isra.0+0x6c>
 80036c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80036c8:	bf04      	itt	eq
 80036ca:	782c      	ldrbeq	r4, [r5, #0]
 80036cc:	1c95      	addeq	r5, r2, #2
 80036ce:	e7ec      	b.n	80036aa <_strtol_l.isra.0+0x3a>
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1f6      	bne.n	80036c2 <_strtol_l.isra.0+0x52>
 80036d4:	2c30      	cmp	r4, #48	@ 0x30
 80036d6:	bf14      	ite	ne
 80036d8:	230a      	movne	r3, #10
 80036da:	2308      	moveq	r3, #8
 80036dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80036e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80036e4:	2200      	movs	r2, #0
 80036e6:	fbbc f9f3 	udiv	r9, ip, r3
 80036ea:	4610      	mov	r0, r2
 80036ec:	fb03 ca19 	mls	sl, r3, r9, ip
 80036f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80036f4:	2f09      	cmp	r7, #9
 80036f6:	d80f      	bhi.n	8003718 <_strtol_l.isra.0+0xa8>
 80036f8:	463c      	mov	r4, r7
 80036fa:	42a3      	cmp	r3, r4
 80036fc:	dd1b      	ble.n	8003736 <_strtol_l.isra.0+0xc6>
 80036fe:	1c57      	adds	r7, r2, #1
 8003700:	d007      	beq.n	8003712 <_strtol_l.isra.0+0xa2>
 8003702:	4581      	cmp	r9, r0
 8003704:	d314      	bcc.n	8003730 <_strtol_l.isra.0+0xc0>
 8003706:	d101      	bne.n	800370c <_strtol_l.isra.0+0x9c>
 8003708:	45a2      	cmp	sl, r4
 800370a:	db11      	blt.n	8003730 <_strtol_l.isra.0+0xc0>
 800370c:	fb00 4003 	mla	r0, r0, r3, r4
 8003710:	2201      	movs	r2, #1
 8003712:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003716:	e7eb      	b.n	80036f0 <_strtol_l.isra.0+0x80>
 8003718:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800371c:	2f19      	cmp	r7, #25
 800371e:	d801      	bhi.n	8003724 <_strtol_l.isra.0+0xb4>
 8003720:	3c37      	subs	r4, #55	@ 0x37
 8003722:	e7ea      	b.n	80036fa <_strtol_l.isra.0+0x8a>
 8003724:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003728:	2f19      	cmp	r7, #25
 800372a:	d804      	bhi.n	8003736 <_strtol_l.isra.0+0xc6>
 800372c:	3c57      	subs	r4, #87	@ 0x57
 800372e:	e7e4      	b.n	80036fa <_strtol_l.isra.0+0x8a>
 8003730:	f04f 32ff 	mov.w	r2, #4294967295
 8003734:	e7ed      	b.n	8003712 <_strtol_l.isra.0+0xa2>
 8003736:	1c53      	adds	r3, r2, #1
 8003738:	d108      	bne.n	800374c <_strtol_l.isra.0+0xdc>
 800373a:	2322      	movs	r3, #34	@ 0x22
 800373c:	f8ce 3000 	str.w	r3, [lr]
 8003740:	4660      	mov	r0, ip
 8003742:	f1b8 0f00 	cmp.w	r8, #0
 8003746:	d0a0      	beq.n	800368a <_strtol_l.isra.0+0x1a>
 8003748:	1e69      	subs	r1, r5, #1
 800374a:	e006      	b.n	800375a <_strtol_l.isra.0+0xea>
 800374c:	b106      	cbz	r6, 8003750 <_strtol_l.isra.0+0xe0>
 800374e:	4240      	negs	r0, r0
 8003750:	f1b8 0f00 	cmp.w	r8, #0
 8003754:	d099      	beq.n	800368a <_strtol_l.isra.0+0x1a>
 8003756:	2a00      	cmp	r2, #0
 8003758:	d1f6      	bne.n	8003748 <_strtol_l.isra.0+0xd8>
 800375a:	f8c8 1000 	str.w	r1, [r8]
 800375e:	e794      	b.n	800368a <_strtol_l.isra.0+0x1a>
 8003760:	080040f9 	.word	0x080040f9

08003764 <strtol>:
 8003764:	4613      	mov	r3, r2
 8003766:	460a      	mov	r2, r1
 8003768:	4601      	mov	r1, r0
 800376a:	4802      	ldr	r0, [pc, #8]	@ (8003774 <strtol+0x10>)
 800376c:	6800      	ldr	r0, [r0, #0]
 800376e:	f7ff bf7f 	b.w	8003670 <_strtol_l.isra.0>
 8003772:	bf00      	nop
 8003774:	2000000c 	.word	0x2000000c

08003778 <siprintf>:
 8003778:	b40e      	push	{r1, r2, r3}
 800377a:	b510      	push	{r4, lr}
 800377c:	b09d      	sub	sp, #116	@ 0x74
 800377e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003780:	9002      	str	r0, [sp, #8]
 8003782:	9006      	str	r0, [sp, #24]
 8003784:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003788:	480a      	ldr	r0, [pc, #40]	@ (80037b4 <siprintf+0x3c>)
 800378a:	9107      	str	r1, [sp, #28]
 800378c:	9104      	str	r1, [sp, #16]
 800378e:	490a      	ldr	r1, [pc, #40]	@ (80037b8 <siprintf+0x40>)
 8003790:	f853 2b04 	ldr.w	r2, [r3], #4
 8003794:	9105      	str	r1, [sp, #20]
 8003796:	2400      	movs	r4, #0
 8003798:	a902      	add	r1, sp, #8
 800379a:	6800      	ldr	r0, [r0, #0]
 800379c:	9301      	str	r3, [sp, #4]
 800379e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80037a0:	f000 f994 	bl	8003acc <_svfiprintf_r>
 80037a4:	9b02      	ldr	r3, [sp, #8]
 80037a6:	701c      	strb	r4, [r3, #0]
 80037a8:	b01d      	add	sp, #116	@ 0x74
 80037aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037ae:	b003      	add	sp, #12
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	2000000c 	.word	0x2000000c
 80037b8:	ffff0208 	.word	0xffff0208

080037bc <memset>:
 80037bc:	4402      	add	r2, r0
 80037be:	4603      	mov	r3, r0
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d100      	bne.n	80037c6 <memset+0xa>
 80037c4:	4770      	bx	lr
 80037c6:	f803 1b01 	strb.w	r1, [r3], #1
 80037ca:	e7f9      	b.n	80037c0 <memset+0x4>

080037cc <__errno>:
 80037cc:	4b01      	ldr	r3, [pc, #4]	@ (80037d4 <__errno+0x8>)
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	2000000c 	.word	0x2000000c

080037d8 <__libc_init_array>:
 80037d8:	b570      	push	{r4, r5, r6, lr}
 80037da:	4d0d      	ldr	r5, [pc, #52]	@ (8003810 <__libc_init_array+0x38>)
 80037dc:	4c0d      	ldr	r4, [pc, #52]	@ (8003814 <__libc_init_array+0x3c>)
 80037de:	1b64      	subs	r4, r4, r5
 80037e0:	10a4      	asrs	r4, r4, #2
 80037e2:	2600      	movs	r6, #0
 80037e4:	42a6      	cmp	r6, r4
 80037e6:	d109      	bne.n	80037fc <__libc_init_array+0x24>
 80037e8:	4d0b      	ldr	r5, [pc, #44]	@ (8003818 <__libc_init_array+0x40>)
 80037ea:	4c0c      	ldr	r4, [pc, #48]	@ (800381c <__libc_init_array+0x44>)
 80037ec:	f000 fc64 	bl	80040b8 <_init>
 80037f0:	1b64      	subs	r4, r4, r5
 80037f2:	10a4      	asrs	r4, r4, #2
 80037f4:	2600      	movs	r6, #0
 80037f6:	42a6      	cmp	r6, r4
 80037f8:	d105      	bne.n	8003806 <__libc_init_array+0x2e>
 80037fa:	bd70      	pop	{r4, r5, r6, pc}
 80037fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003800:	4798      	blx	r3
 8003802:	3601      	adds	r6, #1
 8003804:	e7ee      	b.n	80037e4 <__libc_init_array+0xc>
 8003806:	f855 3b04 	ldr.w	r3, [r5], #4
 800380a:	4798      	blx	r3
 800380c:	3601      	adds	r6, #1
 800380e:	e7f2      	b.n	80037f6 <__libc_init_array+0x1e>
 8003810:	08004234 	.word	0x08004234
 8003814:	08004234 	.word	0x08004234
 8003818:	08004234 	.word	0x08004234
 800381c:	08004238 	.word	0x08004238

08003820 <__retarget_lock_acquire_recursive>:
 8003820:	4770      	bx	lr

08003822 <__retarget_lock_release_recursive>:
 8003822:	4770      	bx	lr

08003824 <_free_r>:
 8003824:	b538      	push	{r3, r4, r5, lr}
 8003826:	4605      	mov	r5, r0
 8003828:	2900      	cmp	r1, #0
 800382a:	d041      	beq.n	80038b0 <_free_r+0x8c>
 800382c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003830:	1f0c      	subs	r4, r1, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	bfb8      	it	lt
 8003836:	18e4      	addlt	r4, r4, r3
 8003838:	f000 f8e0 	bl	80039fc <__malloc_lock>
 800383c:	4a1d      	ldr	r2, [pc, #116]	@ (80038b4 <_free_r+0x90>)
 800383e:	6813      	ldr	r3, [r2, #0]
 8003840:	b933      	cbnz	r3, 8003850 <_free_r+0x2c>
 8003842:	6063      	str	r3, [r4, #4]
 8003844:	6014      	str	r4, [r2, #0]
 8003846:	4628      	mov	r0, r5
 8003848:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800384c:	f000 b8dc 	b.w	8003a08 <__malloc_unlock>
 8003850:	42a3      	cmp	r3, r4
 8003852:	d908      	bls.n	8003866 <_free_r+0x42>
 8003854:	6820      	ldr	r0, [r4, #0]
 8003856:	1821      	adds	r1, r4, r0
 8003858:	428b      	cmp	r3, r1
 800385a:	bf01      	itttt	eq
 800385c:	6819      	ldreq	r1, [r3, #0]
 800385e:	685b      	ldreq	r3, [r3, #4]
 8003860:	1809      	addeq	r1, r1, r0
 8003862:	6021      	streq	r1, [r4, #0]
 8003864:	e7ed      	b.n	8003842 <_free_r+0x1e>
 8003866:	461a      	mov	r2, r3
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	b10b      	cbz	r3, 8003870 <_free_r+0x4c>
 800386c:	42a3      	cmp	r3, r4
 800386e:	d9fa      	bls.n	8003866 <_free_r+0x42>
 8003870:	6811      	ldr	r1, [r2, #0]
 8003872:	1850      	adds	r0, r2, r1
 8003874:	42a0      	cmp	r0, r4
 8003876:	d10b      	bne.n	8003890 <_free_r+0x6c>
 8003878:	6820      	ldr	r0, [r4, #0]
 800387a:	4401      	add	r1, r0
 800387c:	1850      	adds	r0, r2, r1
 800387e:	4283      	cmp	r3, r0
 8003880:	6011      	str	r1, [r2, #0]
 8003882:	d1e0      	bne.n	8003846 <_free_r+0x22>
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	6053      	str	r3, [r2, #4]
 800388a:	4408      	add	r0, r1
 800388c:	6010      	str	r0, [r2, #0]
 800388e:	e7da      	b.n	8003846 <_free_r+0x22>
 8003890:	d902      	bls.n	8003898 <_free_r+0x74>
 8003892:	230c      	movs	r3, #12
 8003894:	602b      	str	r3, [r5, #0]
 8003896:	e7d6      	b.n	8003846 <_free_r+0x22>
 8003898:	6820      	ldr	r0, [r4, #0]
 800389a:	1821      	adds	r1, r4, r0
 800389c:	428b      	cmp	r3, r1
 800389e:	bf04      	itt	eq
 80038a0:	6819      	ldreq	r1, [r3, #0]
 80038a2:	685b      	ldreq	r3, [r3, #4]
 80038a4:	6063      	str	r3, [r4, #4]
 80038a6:	bf04      	itt	eq
 80038a8:	1809      	addeq	r1, r1, r0
 80038aa:	6021      	streq	r1, [r4, #0]
 80038ac:	6054      	str	r4, [r2, #4]
 80038ae:	e7ca      	b.n	8003846 <_free_r+0x22>
 80038b0:	bd38      	pop	{r3, r4, r5, pc}
 80038b2:	bf00      	nop
 80038b4:	20000264 	.word	0x20000264

080038b8 <sbrk_aligned>:
 80038b8:	b570      	push	{r4, r5, r6, lr}
 80038ba:	4e0f      	ldr	r6, [pc, #60]	@ (80038f8 <sbrk_aligned+0x40>)
 80038bc:	460c      	mov	r4, r1
 80038be:	6831      	ldr	r1, [r6, #0]
 80038c0:	4605      	mov	r5, r0
 80038c2:	b911      	cbnz	r1, 80038ca <sbrk_aligned+0x12>
 80038c4:	f000 fba4 	bl	8004010 <_sbrk_r>
 80038c8:	6030      	str	r0, [r6, #0]
 80038ca:	4621      	mov	r1, r4
 80038cc:	4628      	mov	r0, r5
 80038ce:	f000 fb9f 	bl	8004010 <_sbrk_r>
 80038d2:	1c43      	adds	r3, r0, #1
 80038d4:	d103      	bne.n	80038de <sbrk_aligned+0x26>
 80038d6:	f04f 34ff 	mov.w	r4, #4294967295
 80038da:	4620      	mov	r0, r4
 80038dc:	bd70      	pop	{r4, r5, r6, pc}
 80038de:	1cc4      	adds	r4, r0, #3
 80038e0:	f024 0403 	bic.w	r4, r4, #3
 80038e4:	42a0      	cmp	r0, r4
 80038e6:	d0f8      	beq.n	80038da <sbrk_aligned+0x22>
 80038e8:	1a21      	subs	r1, r4, r0
 80038ea:	4628      	mov	r0, r5
 80038ec:	f000 fb90 	bl	8004010 <_sbrk_r>
 80038f0:	3001      	adds	r0, #1
 80038f2:	d1f2      	bne.n	80038da <sbrk_aligned+0x22>
 80038f4:	e7ef      	b.n	80038d6 <sbrk_aligned+0x1e>
 80038f6:	bf00      	nop
 80038f8:	20000260 	.word	0x20000260

080038fc <_malloc_r>:
 80038fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003900:	1ccd      	adds	r5, r1, #3
 8003902:	f025 0503 	bic.w	r5, r5, #3
 8003906:	3508      	adds	r5, #8
 8003908:	2d0c      	cmp	r5, #12
 800390a:	bf38      	it	cc
 800390c:	250c      	movcc	r5, #12
 800390e:	2d00      	cmp	r5, #0
 8003910:	4606      	mov	r6, r0
 8003912:	db01      	blt.n	8003918 <_malloc_r+0x1c>
 8003914:	42a9      	cmp	r1, r5
 8003916:	d904      	bls.n	8003922 <_malloc_r+0x26>
 8003918:	230c      	movs	r3, #12
 800391a:	6033      	str	r3, [r6, #0]
 800391c:	2000      	movs	r0, #0
 800391e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003922:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039f8 <_malloc_r+0xfc>
 8003926:	f000 f869 	bl	80039fc <__malloc_lock>
 800392a:	f8d8 3000 	ldr.w	r3, [r8]
 800392e:	461c      	mov	r4, r3
 8003930:	bb44      	cbnz	r4, 8003984 <_malloc_r+0x88>
 8003932:	4629      	mov	r1, r5
 8003934:	4630      	mov	r0, r6
 8003936:	f7ff ffbf 	bl	80038b8 <sbrk_aligned>
 800393a:	1c43      	adds	r3, r0, #1
 800393c:	4604      	mov	r4, r0
 800393e:	d158      	bne.n	80039f2 <_malloc_r+0xf6>
 8003940:	f8d8 4000 	ldr.w	r4, [r8]
 8003944:	4627      	mov	r7, r4
 8003946:	2f00      	cmp	r7, #0
 8003948:	d143      	bne.n	80039d2 <_malloc_r+0xd6>
 800394a:	2c00      	cmp	r4, #0
 800394c:	d04b      	beq.n	80039e6 <_malloc_r+0xea>
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	4639      	mov	r1, r7
 8003952:	4630      	mov	r0, r6
 8003954:	eb04 0903 	add.w	r9, r4, r3
 8003958:	f000 fb5a 	bl	8004010 <_sbrk_r>
 800395c:	4581      	cmp	r9, r0
 800395e:	d142      	bne.n	80039e6 <_malloc_r+0xea>
 8003960:	6821      	ldr	r1, [r4, #0]
 8003962:	1a6d      	subs	r5, r5, r1
 8003964:	4629      	mov	r1, r5
 8003966:	4630      	mov	r0, r6
 8003968:	f7ff ffa6 	bl	80038b8 <sbrk_aligned>
 800396c:	3001      	adds	r0, #1
 800396e:	d03a      	beq.n	80039e6 <_malloc_r+0xea>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	442b      	add	r3, r5
 8003974:	6023      	str	r3, [r4, #0]
 8003976:	f8d8 3000 	ldr.w	r3, [r8]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	bb62      	cbnz	r2, 80039d8 <_malloc_r+0xdc>
 800397e:	f8c8 7000 	str.w	r7, [r8]
 8003982:	e00f      	b.n	80039a4 <_malloc_r+0xa8>
 8003984:	6822      	ldr	r2, [r4, #0]
 8003986:	1b52      	subs	r2, r2, r5
 8003988:	d420      	bmi.n	80039cc <_malloc_r+0xd0>
 800398a:	2a0b      	cmp	r2, #11
 800398c:	d917      	bls.n	80039be <_malloc_r+0xc2>
 800398e:	1961      	adds	r1, r4, r5
 8003990:	42a3      	cmp	r3, r4
 8003992:	6025      	str	r5, [r4, #0]
 8003994:	bf18      	it	ne
 8003996:	6059      	strne	r1, [r3, #4]
 8003998:	6863      	ldr	r3, [r4, #4]
 800399a:	bf08      	it	eq
 800399c:	f8c8 1000 	streq.w	r1, [r8]
 80039a0:	5162      	str	r2, [r4, r5]
 80039a2:	604b      	str	r3, [r1, #4]
 80039a4:	4630      	mov	r0, r6
 80039a6:	f000 f82f 	bl	8003a08 <__malloc_unlock>
 80039aa:	f104 000b 	add.w	r0, r4, #11
 80039ae:	1d23      	adds	r3, r4, #4
 80039b0:	f020 0007 	bic.w	r0, r0, #7
 80039b4:	1ac2      	subs	r2, r0, r3
 80039b6:	bf1c      	itt	ne
 80039b8:	1a1b      	subne	r3, r3, r0
 80039ba:	50a3      	strne	r3, [r4, r2]
 80039bc:	e7af      	b.n	800391e <_malloc_r+0x22>
 80039be:	6862      	ldr	r2, [r4, #4]
 80039c0:	42a3      	cmp	r3, r4
 80039c2:	bf0c      	ite	eq
 80039c4:	f8c8 2000 	streq.w	r2, [r8]
 80039c8:	605a      	strne	r2, [r3, #4]
 80039ca:	e7eb      	b.n	80039a4 <_malloc_r+0xa8>
 80039cc:	4623      	mov	r3, r4
 80039ce:	6864      	ldr	r4, [r4, #4]
 80039d0:	e7ae      	b.n	8003930 <_malloc_r+0x34>
 80039d2:	463c      	mov	r4, r7
 80039d4:	687f      	ldr	r7, [r7, #4]
 80039d6:	e7b6      	b.n	8003946 <_malloc_r+0x4a>
 80039d8:	461a      	mov	r2, r3
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	42a3      	cmp	r3, r4
 80039de:	d1fb      	bne.n	80039d8 <_malloc_r+0xdc>
 80039e0:	2300      	movs	r3, #0
 80039e2:	6053      	str	r3, [r2, #4]
 80039e4:	e7de      	b.n	80039a4 <_malloc_r+0xa8>
 80039e6:	230c      	movs	r3, #12
 80039e8:	6033      	str	r3, [r6, #0]
 80039ea:	4630      	mov	r0, r6
 80039ec:	f000 f80c 	bl	8003a08 <__malloc_unlock>
 80039f0:	e794      	b.n	800391c <_malloc_r+0x20>
 80039f2:	6005      	str	r5, [r0, #0]
 80039f4:	e7d6      	b.n	80039a4 <_malloc_r+0xa8>
 80039f6:	bf00      	nop
 80039f8:	20000264 	.word	0x20000264

080039fc <__malloc_lock>:
 80039fc:	4801      	ldr	r0, [pc, #4]	@ (8003a04 <__malloc_lock+0x8>)
 80039fe:	f7ff bf0f 	b.w	8003820 <__retarget_lock_acquire_recursive>
 8003a02:	bf00      	nop
 8003a04:	2000025c 	.word	0x2000025c

08003a08 <__malloc_unlock>:
 8003a08:	4801      	ldr	r0, [pc, #4]	@ (8003a10 <__malloc_unlock+0x8>)
 8003a0a:	f7ff bf0a 	b.w	8003822 <__retarget_lock_release_recursive>
 8003a0e:	bf00      	nop
 8003a10:	2000025c 	.word	0x2000025c

08003a14 <__ssputs_r>:
 8003a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a18:	688e      	ldr	r6, [r1, #8]
 8003a1a:	461f      	mov	r7, r3
 8003a1c:	42be      	cmp	r6, r7
 8003a1e:	680b      	ldr	r3, [r1, #0]
 8003a20:	4682      	mov	sl, r0
 8003a22:	460c      	mov	r4, r1
 8003a24:	4690      	mov	r8, r2
 8003a26:	d82d      	bhi.n	8003a84 <__ssputs_r+0x70>
 8003a28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003a2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003a30:	d026      	beq.n	8003a80 <__ssputs_r+0x6c>
 8003a32:	6965      	ldr	r5, [r4, #20]
 8003a34:	6909      	ldr	r1, [r1, #16]
 8003a36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a3a:	eba3 0901 	sub.w	r9, r3, r1
 8003a3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a42:	1c7b      	adds	r3, r7, #1
 8003a44:	444b      	add	r3, r9
 8003a46:	106d      	asrs	r5, r5, #1
 8003a48:	429d      	cmp	r5, r3
 8003a4a:	bf38      	it	cc
 8003a4c:	461d      	movcc	r5, r3
 8003a4e:	0553      	lsls	r3, r2, #21
 8003a50:	d527      	bpl.n	8003aa2 <__ssputs_r+0x8e>
 8003a52:	4629      	mov	r1, r5
 8003a54:	f7ff ff52 	bl	80038fc <_malloc_r>
 8003a58:	4606      	mov	r6, r0
 8003a5a:	b360      	cbz	r0, 8003ab6 <__ssputs_r+0xa2>
 8003a5c:	6921      	ldr	r1, [r4, #16]
 8003a5e:	464a      	mov	r2, r9
 8003a60:	f000 fae6 	bl	8004030 <memcpy>
 8003a64:	89a3      	ldrh	r3, [r4, #12]
 8003a66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a6e:	81a3      	strh	r3, [r4, #12]
 8003a70:	6126      	str	r6, [r4, #16]
 8003a72:	6165      	str	r5, [r4, #20]
 8003a74:	444e      	add	r6, r9
 8003a76:	eba5 0509 	sub.w	r5, r5, r9
 8003a7a:	6026      	str	r6, [r4, #0]
 8003a7c:	60a5      	str	r5, [r4, #8]
 8003a7e:	463e      	mov	r6, r7
 8003a80:	42be      	cmp	r6, r7
 8003a82:	d900      	bls.n	8003a86 <__ssputs_r+0x72>
 8003a84:	463e      	mov	r6, r7
 8003a86:	6820      	ldr	r0, [r4, #0]
 8003a88:	4632      	mov	r2, r6
 8003a8a:	4641      	mov	r1, r8
 8003a8c:	f000 faa6 	bl	8003fdc <memmove>
 8003a90:	68a3      	ldr	r3, [r4, #8]
 8003a92:	1b9b      	subs	r3, r3, r6
 8003a94:	60a3      	str	r3, [r4, #8]
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	4433      	add	r3, r6
 8003a9a:	6023      	str	r3, [r4, #0]
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa2:	462a      	mov	r2, r5
 8003aa4:	f000 fad2 	bl	800404c <_realloc_r>
 8003aa8:	4606      	mov	r6, r0
 8003aaa:	2800      	cmp	r0, #0
 8003aac:	d1e0      	bne.n	8003a70 <__ssputs_r+0x5c>
 8003aae:	6921      	ldr	r1, [r4, #16]
 8003ab0:	4650      	mov	r0, sl
 8003ab2:	f7ff feb7 	bl	8003824 <_free_r>
 8003ab6:	230c      	movs	r3, #12
 8003ab8:	f8ca 3000 	str.w	r3, [sl]
 8003abc:	89a3      	ldrh	r3, [r4, #12]
 8003abe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ac2:	81a3      	strh	r3, [r4, #12]
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac8:	e7e9      	b.n	8003a9e <__ssputs_r+0x8a>
	...

08003acc <_svfiprintf_r>:
 8003acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad0:	4698      	mov	r8, r3
 8003ad2:	898b      	ldrh	r3, [r1, #12]
 8003ad4:	061b      	lsls	r3, r3, #24
 8003ad6:	b09d      	sub	sp, #116	@ 0x74
 8003ad8:	4607      	mov	r7, r0
 8003ada:	460d      	mov	r5, r1
 8003adc:	4614      	mov	r4, r2
 8003ade:	d510      	bpl.n	8003b02 <_svfiprintf_r+0x36>
 8003ae0:	690b      	ldr	r3, [r1, #16]
 8003ae2:	b973      	cbnz	r3, 8003b02 <_svfiprintf_r+0x36>
 8003ae4:	2140      	movs	r1, #64	@ 0x40
 8003ae6:	f7ff ff09 	bl	80038fc <_malloc_r>
 8003aea:	6028      	str	r0, [r5, #0]
 8003aec:	6128      	str	r0, [r5, #16]
 8003aee:	b930      	cbnz	r0, 8003afe <_svfiprintf_r+0x32>
 8003af0:	230c      	movs	r3, #12
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	f04f 30ff 	mov.w	r0, #4294967295
 8003af8:	b01d      	add	sp, #116	@ 0x74
 8003afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003afe:	2340      	movs	r3, #64	@ 0x40
 8003b00:	616b      	str	r3, [r5, #20]
 8003b02:	2300      	movs	r3, #0
 8003b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b06:	2320      	movs	r3, #32
 8003b08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003b0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b10:	2330      	movs	r3, #48	@ 0x30
 8003b12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003cb0 <_svfiprintf_r+0x1e4>
 8003b16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003b1a:	f04f 0901 	mov.w	r9, #1
 8003b1e:	4623      	mov	r3, r4
 8003b20:	469a      	mov	sl, r3
 8003b22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b26:	b10a      	cbz	r2, 8003b2c <_svfiprintf_r+0x60>
 8003b28:	2a25      	cmp	r2, #37	@ 0x25
 8003b2a:	d1f9      	bne.n	8003b20 <_svfiprintf_r+0x54>
 8003b2c:	ebba 0b04 	subs.w	fp, sl, r4
 8003b30:	d00b      	beq.n	8003b4a <_svfiprintf_r+0x7e>
 8003b32:	465b      	mov	r3, fp
 8003b34:	4622      	mov	r2, r4
 8003b36:	4629      	mov	r1, r5
 8003b38:	4638      	mov	r0, r7
 8003b3a:	f7ff ff6b 	bl	8003a14 <__ssputs_r>
 8003b3e:	3001      	adds	r0, #1
 8003b40:	f000 80a7 	beq.w	8003c92 <_svfiprintf_r+0x1c6>
 8003b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b46:	445a      	add	r2, fp
 8003b48:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b4a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 809f 	beq.w	8003c92 <_svfiprintf_r+0x1c6>
 8003b54:	2300      	movs	r3, #0
 8003b56:	f04f 32ff 	mov.w	r2, #4294967295
 8003b5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b5e:	f10a 0a01 	add.w	sl, sl, #1
 8003b62:	9304      	str	r3, [sp, #16]
 8003b64:	9307      	str	r3, [sp, #28]
 8003b66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b6c:	4654      	mov	r4, sl
 8003b6e:	2205      	movs	r2, #5
 8003b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b74:	484e      	ldr	r0, [pc, #312]	@ (8003cb0 <_svfiprintf_r+0x1e4>)
 8003b76:	f7fc fb3b 	bl	80001f0 <memchr>
 8003b7a:	9a04      	ldr	r2, [sp, #16]
 8003b7c:	b9d8      	cbnz	r0, 8003bb6 <_svfiprintf_r+0xea>
 8003b7e:	06d0      	lsls	r0, r2, #27
 8003b80:	bf44      	itt	mi
 8003b82:	2320      	movmi	r3, #32
 8003b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b88:	0711      	lsls	r1, r2, #28
 8003b8a:	bf44      	itt	mi
 8003b8c:	232b      	movmi	r3, #43	@ 0x2b
 8003b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b92:	f89a 3000 	ldrb.w	r3, [sl]
 8003b96:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b98:	d015      	beq.n	8003bc6 <_svfiprintf_r+0xfa>
 8003b9a:	9a07      	ldr	r2, [sp, #28]
 8003b9c:	4654      	mov	r4, sl
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	f04f 0c0a 	mov.w	ip, #10
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003baa:	3b30      	subs	r3, #48	@ 0x30
 8003bac:	2b09      	cmp	r3, #9
 8003bae:	d94b      	bls.n	8003c48 <_svfiprintf_r+0x17c>
 8003bb0:	b1b0      	cbz	r0, 8003be0 <_svfiprintf_r+0x114>
 8003bb2:	9207      	str	r2, [sp, #28]
 8003bb4:	e014      	b.n	8003be0 <_svfiprintf_r+0x114>
 8003bb6:	eba0 0308 	sub.w	r3, r0, r8
 8003bba:	fa09 f303 	lsl.w	r3, r9, r3
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	9304      	str	r3, [sp, #16]
 8003bc2:	46a2      	mov	sl, r4
 8003bc4:	e7d2      	b.n	8003b6c <_svfiprintf_r+0xa0>
 8003bc6:	9b03      	ldr	r3, [sp, #12]
 8003bc8:	1d19      	adds	r1, r3, #4
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	9103      	str	r1, [sp, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bfbb      	ittet	lt
 8003bd2:	425b      	neglt	r3, r3
 8003bd4:	f042 0202 	orrlt.w	r2, r2, #2
 8003bd8:	9307      	strge	r3, [sp, #28]
 8003bda:	9307      	strlt	r3, [sp, #28]
 8003bdc:	bfb8      	it	lt
 8003bde:	9204      	strlt	r2, [sp, #16]
 8003be0:	7823      	ldrb	r3, [r4, #0]
 8003be2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003be4:	d10a      	bne.n	8003bfc <_svfiprintf_r+0x130>
 8003be6:	7863      	ldrb	r3, [r4, #1]
 8003be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bea:	d132      	bne.n	8003c52 <_svfiprintf_r+0x186>
 8003bec:	9b03      	ldr	r3, [sp, #12]
 8003bee:	1d1a      	adds	r2, r3, #4
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	9203      	str	r2, [sp, #12]
 8003bf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bf8:	3402      	adds	r4, #2
 8003bfa:	9305      	str	r3, [sp, #20]
 8003bfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003cc0 <_svfiprintf_r+0x1f4>
 8003c00:	7821      	ldrb	r1, [r4, #0]
 8003c02:	2203      	movs	r2, #3
 8003c04:	4650      	mov	r0, sl
 8003c06:	f7fc faf3 	bl	80001f0 <memchr>
 8003c0a:	b138      	cbz	r0, 8003c1c <_svfiprintf_r+0x150>
 8003c0c:	9b04      	ldr	r3, [sp, #16]
 8003c0e:	eba0 000a 	sub.w	r0, r0, sl
 8003c12:	2240      	movs	r2, #64	@ 0x40
 8003c14:	4082      	lsls	r2, r0
 8003c16:	4313      	orrs	r3, r2
 8003c18:	3401      	adds	r4, #1
 8003c1a:	9304      	str	r3, [sp, #16]
 8003c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c20:	4824      	ldr	r0, [pc, #144]	@ (8003cb4 <_svfiprintf_r+0x1e8>)
 8003c22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c26:	2206      	movs	r2, #6
 8003c28:	f7fc fae2 	bl	80001f0 <memchr>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d036      	beq.n	8003c9e <_svfiprintf_r+0x1d2>
 8003c30:	4b21      	ldr	r3, [pc, #132]	@ (8003cb8 <_svfiprintf_r+0x1ec>)
 8003c32:	bb1b      	cbnz	r3, 8003c7c <_svfiprintf_r+0x1b0>
 8003c34:	9b03      	ldr	r3, [sp, #12]
 8003c36:	3307      	adds	r3, #7
 8003c38:	f023 0307 	bic.w	r3, r3, #7
 8003c3c:	3308      	adds	r3, #8
 8003c3e:	9303      	str	r3, [sp, #12]
 8003c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c42:	4433      	add	r3, r6
 8003c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c46:	e76a      	b.n	8003b1e <_svfiprintf_r+0x52>
 8003c48:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c4c:	460c      	mov	r4, r1
 8003c4e:	2001      	movs	r0, #1
 8003c50:	e7a8      	b.n	8003ba4 <_svfiprintf_r+0xd8>
 8003c52:	2300      	movs	r3, #0
 8003c54:	3401      	adds	r4, #1
 8003c56:	9305      	str	r3, [sp, #20]
 8003c58:	4619      	mov	r1, r3
 8003c5a:	f04f 0c0a 	mov.w	ip, #10
 8003c5e:	4620      	mov	r0, r4
 8003c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c64:	3a30      	subs	r2, #48	@ 0x30
 8003c66:	2a09      	cmp	r2, #9
 8003c68:	d903      	bls.n	8003c72 <_svfiprintf_r+0x1a6>
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0c6      	beq.n	8003bfc <_svfiprintf_r+0x130>
 8003c6e:	9105      	str	r1, [sp, #20]
 8003c70:	e7c4      	b.n	8003bfc <_svfiprintf_r+0x130>
 8003c72:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c76:	4604      	mov	r4, r0
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e7f0      	b.n	8003c5e <_svfiprintf_r+0x192>
 8003c7c:	ab03      	add	r3, sp, #12
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	462a      	mov	r2, r5
 8003c82:	4b0e      	ldr	r3, [pc, #56]	@ (8003cbc <_svfiprintf_r+0x1f0>)
 8003c84:	a904      	add	r1, sp, #16
 8003c86:	4638      	mov	r0, r7
 8003c88:	f3af 8000 	nop.w
 8003c8c:	1c42      	adds	r2, r0, #1
 8003c8e:	4606      	mov	r6, r0
 8003c90:	d1d6      	bne.n	8003c40 <_svfiprintf_r+0x174>
 8003c92:	89ab      	ldrh	r3, [r5, #12]
 8003c94:	065b      	lsls	r3, r3, #25
 8003c96:	f53f af2d 	bmi.w	8003af4 <_svfiprintf_r+0x28>
 8003c9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c9c:	e72c      	b.n	8003af8 <_svfiprintf_r+0x2c>
 8003c9e:	ab03      	add	r3, sp, #12
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	462a      	mov	r2, r5
 8003ca4:	4b05      	ldr	r3, [pc, #20]	@ (8003cbc <_svfiprintf_r+0x1f0>)
 8003ca6:	a904      	add	r1, sp, #16
 8003ca8:	4638      	mov	r0, r7
 8003caa:	f000 f879 	bl	8003da0 <_printf_i>
 8003cae:	e7ed      	b.n	8003c8c <_svfiprintf_r+0x1c0>
 8003cb0:	080041f9 	.word	0x080041f9
 8003cb4:	08004203 	.word	0x08004203
 8003cb8:	00000000 	.word	0x00000000
 8003cbc:	08003a15 	.word	0x08003a15
 8003cc0:	080041ff 	.word	0x080041ff

08003cc4 <_printf_common>:
 8003cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc8:	4616      	mov	r6, r2
 8003cca:	4698      	mov	r8, r3
 8003ccc:	688a      	ldr	r2, [r1, #8]
 8003cce:	690b      	ldr	r3, [r1, #16]
 8003cd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	bfb8      	it	lt
 8003cd8:	4613      	movlt	r3, r2
 8003cda:	6033      	str	r3, [r6, #0]
 8003cdc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ce0:	4607      	mov	r7, r0
 8003ce2:	460c      	mov	r4, r1
 8003ce4:	b10a      	cbz	r2, 8003cea <_printf_common+0x26>
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	6033      	str	r3, [r6, #0]
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	0699      	lsls	r1, r3, #26
 8003cee:	bf42      	ittt	mi
 8003cf0:	6833      	ldrmi	r3, [r6, #0]
 8003cf2:	3302      	addmi	r3, #2
 8003cf4:	6033      	strmi	r3, [r6, #0]
 8003cf6:	6825      	ldr	r5, [r4, #0]
 8003cf8:	f015 0506 	ands.w	r5, r5, #6
 8003cfc:	d106      	bne.n	8003d0c <_printf_common+0x48>
 8003cfe:	f104 0a19 	add.w	sl, r4, #25
 8003d02:	68e3      	ldr	r3, [r4, #12]
 8003d04:	6832      	ldr	r2, [r6, #0]
 8003d06:	1a9b      	subs	r3, r3, r2
 8003d08:	42ab      	cmp	r3, r5
 8003d0a:	dc26      	bgt.n	8003d5a <_printf_common+0x96>
 8003d0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003d10:	6822      	ldr	r2, [r4, #0]
 8003d12:	3b00      	subs	r3, #0
 8003d14:	bf18      	it	ne
 8003d16:	2301      	movne	r3, #1
 8003d18:	0692      	lsls	r2, r2, #26
 8003d1a:	d42b      	bmi.n	8003d74 <_printf_common+0xb0>
 8003d1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003d20:	4641      	mov	r1, r8
 8003d22:	4638      	mov	r0, r7
 8003d24:	47c8      	blx	r9
 8003d26:	3001      	adds	r0, #1
 8003d28:	d01e      	beq.n	8003d68 <_printf_common+0xa4>
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	6922      	ldr	r2, [r4, #16]
 8003d2e:	f003 0306 	and.w	r3, r3, #6
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	bf02      	ittt	eq
 8003d36:	68e5      	ldreq	r5, [r4, #12]
 8003d38:	6833      	ldreq	r3, [r6, #0]
 8003d3a:	1aed      	subeq	r5, r5, r3
 8003d3c:	68a3      	ldr	r3, [r4, #8]
 8003d3e:	bf0c      	ite	eq
 8003d40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d44:	2500      	movne	r5, #0
 8003d46:	4293      	cmp	r3, r2
 8003d48:	bfc4      	itt	gt
 8003d4a:	1a9b      	subgt	r3, r3, r2
 8003d4c:	18ed      	addgt	r5, r5, r3
 8003d4e:	2600      	movs	r6, #0
 8003d50:	341a      	adds	r4, #26
 8003d52:	42b5      	cmp	r5, r6
 8003d54:	d11a      	bne.n	8003d8c <_printf_common+0xc8>
 8003d56:	2000      	movs	r0, #0
 8003d58:	e008      	b.n	8003d6c <_printf_common+0xa8>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	4652      	mov	r2, sl
 8003d5e:	4641      	mov	r1, r8
 8003d60:	4638      	mov	r0, r7
 8003d62:	47c8      	blx	r9
 8003d64:	3001      	adds	r0, #1
 8003d66:	d103      	bne.n	8003d70 <_printf_common+0xac>
 8003d68:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d70:	3501      	adds	r5, #1
 8003d72:	e7c6      	b.n	8003d02 <_printf_common+0x3e>
 8003d74:	18e1      	adds	r1, r4, r3
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	2030      	movs	r0, #48	@ 0x30
 8003d7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d7e:	4422      	add	r2, r4
 8003d80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d88:	3302      	adds	r3, #2
 8003d8a:	e7c7      	b.n	8003d1c <_printf_common+0x58>
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	4622      	mov	r2, r4
 8003d90:	4641      	mov	r1, r8
 8003d92:	4638      	mov	r0, r7
 8003d94:	47c8      	blx	r9
 8003d96:	3001      	adds	r0, #1
 8003d98:	d0e6      	beq.n	8003d68 <_printf_common+0xa4>
 8003d9a:	3601      	adds	r6, #1
 8003d9c:	e7d9      	b.n	8003d52 <_printf_common+0x8e>
	...

08003da0 <_printf_i>:
 8003da0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003da4:	7e0f      	ldrb	r7, [r1, #24]
 8003da6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003da8:	2f78      	cmp	r7, #120	@ 0x78
 8003daa:	4691      	mov	r9, r2
 8003dac:	4680      	mov	r8, r0
 8003dae:	460c      	mov	r4, r1
 8003db0:	469a      	mov	sl, r3
 8003db2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003db6:	d807      	bhi.n	8003dc8 <_printf_i+0x28>
 8003db8:	2f62      	cmp	r7, #98	@ 0x62
 8003dba:	d80a      	bhi.n	8003dd2 <_printf_i+0x32>
 8003dbc:	2f00      	cmp	r7, #0
 8003dbe:	f000 80d1 	beq.w	8003f64 <_printf_i+0x1c4>
 8003dc2:	2f58      	cmp	r7, #88	@ 0x58
 8003dc4:	f000 80b8 	beq.w	8003f38 <_printf_i+0x198>
 8003dc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003dcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003dd0:	e03a      	b.n	8003e48 <_printf_i+0xa8>
 8003dd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003dd6:	2b15      	cmp	r3, #21
 8003dd8:	d8f6      	bhi.n	8003dc8 <_printf_i+0x28>
 8003dda:	a101      	add	r1, pc, #4	@ (adr r1, 8003de0 <_printf_i+0x40>)
 8003ddc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003de0:	08003e39 	.word	0x08003e39
 8003de4:	08003e4d 	.word	0x08003e4d
 8003de8:	08003dc9 	.word	0x08003dc9
 8003dec:	08003dc9 	.word	0x08003dc9
 8003df0:	08003dc9 	.word	0x08003dc9
 8003df4:	08003dc9 	.word	0x08003dc9
 8003df8:	08003e4d 	.word	0x08003e4d
 8003dfc:	08003dc9 	.word	0x08003dc9
 8003e00:	08003dc9 	.word	0x08003dc9
 8003e04:	08003dc9 	.word	0x08003dc9
 8003e08:	08003dc9 	.word	0x08003dc9
 8003e0c:	08003f4b 	.word	0x08003f4b
 8003e10:	08003e77 	.word	0x08003e77
 8003e14:	08003f05 	.word	0x08003f05
 8003e18:	08003dc9 	.word	0x08003dc9
 8003e1c:	08003dc9 	.word	0x08003dc9
 8003e20:	08003f6d 	.word	0x08003f6d
 8003e24:	08003dc9 	.word	0x08003dc9
 8003e28:	08003e77 	.word	0x08003e77
 8003e2c:	08003dc9 	.word	0x08003dc9
 8003e30:	08003dc9 	.word	0x08003dc9
 8003e34:	08003f0d 	.word	0x08003f0d
 8003e38:	6833      	ldr	r3, [r6, #0]
 8003e3a:	1d1a      	adds	r2, r3, #4
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6032      	str	r2, [r6, #0]
 8003e40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e09c      	b.n	8003f86 <_printf_i+0x1e6>
 8003e4c:	6833      	ldr	r3, [r6, #0]
 8003e4e:	6820      	ldr	r0, [r4, #0]
 8003e50:	1d19      	adds	r1, r3, #4
 8003e52:	6031      	str	r1, [r6, #0]
 8003e54:	0606      	lsls	r6, r0, #24
 8003e56:	d501      	bpl.n	8003e5c <_printf_i+0xbc>
 8003e58:	681d      	ldr	r5, [r3, #0]
 8003e5a:	e003      	b.n	8003e64 <_printf_i+0xc4>
 8003e5c:	0645      	lsls	r5, r0, #25
 8003e5e:	d5fb      	bpl.n	8003e58 <_printf_i+0xb8>
 8003e60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e64:	2d00      	cmp	r5, #0
 8003e66:	da03      	bge.n	8003e70 <_printf_i+0xd0>
 8003e68:	232d      	movs	r3, #45	@ 0x2d
 8003e6a:	426d      	negs	r5, r5
 8003e6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e70:	4858      	ldr	r0, [pc, #352]	@ (8003fd4 <_printf_i+0x234>)
 8003e72:	230a      	movs	r3, #10
 8003e74:	e011      	b.n	8003e9a <_printf_i+0xfa>
 8003e76:	6821      	ldr	r1, [r4, #0]
 8003e78:	6833      	ldr	r3, [r6, #0]
 8003e7a:	0608      	lsls	r0, r1, #24
 8003e7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e80:	d402      	bmi.n	8003e88 <_printf_i+0xe8>
 8003e82:	0649      	lsls	r1, r1, #25
 8003e84:	bf48      	it	mi
 8003e86:	b2ad      	uxthmi	r5, r5
 8003e88:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e8a:	4852      	ldr	r0, [pc, #328]	@ (8003fd4 <_printf_i+0x234>)
 8003e8c:	6033      	str	r3, [r6, #0]
 8003e8e:	bf14      	ite	ne
 8003e90:	230a      	movne	r3, #10
 8003e92:	2308      	moveq	r3, #8
 8003e94:	2100      	movs	r1, #0
 8003e96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e9a:	6866      	ldr	r6, [r4, #4]
 8003e9c:	60a6      	str	r6, [r4, #8]
 8003e9e:	2e00      	cmp	r6, #0
 8003ea0:	db05      	blt.n	8003eae <_printf_i+0x10e>
 8003ea2:	6821      	ldr	r1, [r4, #0]
 8003ea4:	432e      	orrs	r6, r5
 8003ea6:	f021 0104 	bic.w	r1, r1, #4
 8003eaa:	6021      	str	r1, [r4, #0]
 8003eac:	d04b      	beq.n	8003f46 <_printf_i+0x1a6>
 8003eae:	4616      	mov	r6, r2
 8003eb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003eb4:	fb03 5711 	mls	r7, r3, r1, r5
 8003eb8:	5dc7      	ldrb	r7, [r0, r7]
 8003eba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ebe:	462f      	mov	r7, r5
 8003ec0:	42bb      	cmp	r3, r7
 8003ec2:	460d      	mov	r5, r1
 8003ec4:	d9f4      	bls.n	8003eb0 <_printf_i+0x110>
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d10b      	bne.n	8003ee2 <_printf_i+0x142>
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	07df      	lsls	r7, r3, #31
 8003ece:	d508      	bpl.n	8003ee2 <_printf_i+0x142>
 8003ed0:	6923      	ldr	r3, [r4, #16]
 8003ed2:	6861      	ldr	r1, [r4, #4]
 8003ed4:	4299      	cmp	r1, r3
 8003ed6:	bfde      	ittt	le
 8003ed8:	2330      	movle	r3, #48	@ 0x30
 8003eda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003ede:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ee2:	1b92      	subs	r2, r2, r6
 8003ee4:	6122      	str	r2, [r4, #16]
 8003ee6:	f8cd a000 	str.w	sl, [sp]
 8003eea:	464b      	mov	r3, r9
 8003eec:	aa03      	add	r2, sp, #12
 8003eee:	4621      	mov	r1, r4
 8003ef0:	4640      	mov	r0, r8
 8003ef2:	f7ff fee7 	bl	8003cc4 <_printf_common>
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	d14a      	bne.n	8003f90 <_printf_i+0x1f0>
 8003efa:	f04f 30ff 	mov.w	r0, #4294967295
 8003efe:	b004      	add	sp, #16
 8003f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	f043 0320 	orr.w	r3, r3, #32
 8003f0a:	6023      	str	r3, [r4, #0]
 8003f0c:	4832      	ldr	r0, [pc, #200]	@ (8003fd8 <_printf_i+0x238>)
 8003f0e:	2778      	movs	r7, #120	@ 0x78
 8003f10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	6831      	ldr	r1, [r6, #0]
 8003f18:	061f      	lsls	r7, r3, #24
 8003f1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003f1e:	d402      	bmi.n	8003f26 <_printf_i+0x186>
 8003f20:	065f      	lsls	r7, r3, #25
 8003f22:	bf48      	it	mi
 8003f24:	b2ad      	uxthmi	r5, r5
 8003f26:	6031      	str	r1, [r6, #0]
 8003f28:	07d9      	lsls	r1, r3, #31
 8003f2a:	bf44      	itt	mi
 8003f2c:	f043 0320 	orrmi.w	r3, r3, #32
 8003f30:	6023      	strmi	r3, [r4, #0]
 8003f32:	b11d      	cbz	r5, 8003f3c <_printf_i+0x19c>
 8003f34:	2310      	movs	r3, #16
 8003f36:	e7ad      	b.n	8003e94 <_printf_i+0xf4>
 8003f38:	4826      	ldr	r0, [pc, #152]	@ (8003fd4 <_printf_i+0x234>)
 8003f3a:	e7e9      	b.n	8003f10 <_printf_i+0x170>
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	f023 0320 	bic.w	r3, r3, #32
 8003f42:	6023      	str	r3, [r4, #0]
 8003f44:	e7f6      	b.n	8003f34 <_printf_i+0x194>
 8003f46:	4616      	mov	r6, r2
 8003f48:	e7bd      	b.n	8003ec6 <_printf_i+0x126>
 8003f4a:	6833      	ldr	r3, [r6, #0]
 8003f4c:	6825      	ldr	r5, [r4, #0]
 8003f4e:	6961      	ldr	r1, [r4, #20]
 8003f50:	1d18      	adds	r0, r3, #4
 8003f52:	6030      	str	r0, [r6, #0]
 8003f54:	062e      	lsls	r6, r5, #24
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	d501      	bpl.n	8003f5e <_printf_i+0x1be>
 8003f5a:	6019      	str	r1, [r3, #0]
 8003f5c:	e002      	b.n	8003f64 <_printf_i+0x1c4>
 8003f5e:	0668      	lsls	r0, r5, #25
 8003f60:	d5fb      	bpl.n	8003f5a <_printf_i+0x1ba>
 8003f62:	8019      	strh	r1, [r3, #0]
 8003f64:	2300      	movs	r3, #0
 8003f66:	6123      	str	r3, [r4, #16]
 8003f68:	4616      	mov	r6, r2
 8003f6a:	e7bc      	b.n	8003ee6 <_printf_i+0x146>
 8003f6c:	6833      	ldr	r3, [r6, #0]
 8003f6e:	1d1a      	adds	r2, r3, #4
 8003f70:	6032      	str	r2, [r6, #0]
 8003f72:	681e      	ldr	r6, [r3, #0]
 8003f74:	6862      	ldr	r2, [r4, #4]
 8003f76:	2100      	movs	r1, #0
 8003f78:	4630      	mov	r0, r6
 8003f7a:	f7fc f939 	bl	80001f0 <memchr>
 8003f7e:	b108      	cbz	r0, 8003f84 <_printf_i+0x1e4>
 8003f80:	1b80      	subs	r0, r0, r6
 8003f82:	6060      	str	r0, [r4, #4]
 8003f84:	6863      	ldr	r3, [r4, #4]
 8003f86:	6123      	str	r3, [r4, #16]
 8003f88:	2300      	movs	r3, #0
 8003f8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f8e:	e7aa      	b.n	8003ee6 <_printf_i+0x146>
 8003f90:	6923      	ldr	r3, [r4, #16]
 8003f92:	4632      	mov	r2, r6
 8003f94:	4649      	mov	r1, r9
 8003f96:	4640      	mov	r0, r8
 8003f98:	47d0      	blx	sl
 8003f9a:	3001      	adds	r0, #1
 8003f9c:	d0ad      	beq.n	8003efa <_printf_i+0x15a>
 8003f9e:	6823      	ldr	r3, [r4, #0]
 8003fa0:	079b      	lsls	r3, r3, #30
 8003fa2:	d413      	bmi.n	8003fcc <_printf_i+0x22c>
 8003fa4:	68e0      	ldr	r0, [r4, #12]
 8003fa6:	9b03      	ldr	r3, [sp, #12]
 8003fa8:	4298      	cmp	r0, r3
 8003faa:	bfb8      	it	lt
 8003fac:	4618      	movlt	r0, r3
 8003fae:	e7a6      	b.n	8003efe <_printf_i+0x15e>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4632      	mov	r2, r6
 8003fb4:	4649      	mov	r1, r9
 8003fb6:	4640      	mov	r0, r8
 8003fb8:	47d0      	blx	sl
 8003fba:	3001      	adds	r0, #1
 8003fbc:	d09d      	beq.n	8003efa <_printf_i+0x15a>
 8003fbe:	3501      	adds	r5, #1
 8003fc0:	68e3      	ldr	r3, [r4, #12]
 8003fc2:	9903      	ldr	r1, [sp, #12]
 8003fc4:	1a5b      	subs	r3, r3, r1
 8003fc6:	42ab      	cmp	r3, r5
 8003fc8:	dcf2      	bgt.n	8003fb0 <_printf_i+0x210>
 8003fca:	e7eb      	b.n	8003fa4 <_printf_i+0x204>
 8003fcc:	2500      	movs	r5, #0
 8003fce:	f104 0619 	add.w	r6, r4, #25
 8003fd2:	e7f5      	b.n	8003fc0 <_printf_i+0x220>
 8003fd4:	0800420a 	.word	0x0800420a
 8003fd8:	0800421b 	.word	0x0800421b

08003fdc <memmove>:
 8003fdc:	4288      	cmp	r0, r1
 8003fde:	b510      	push	{r4, lr}
 8003fe0:	eb01 0402 	add.w	r4, r1, r2
 8003fe4:	d902      	bls.n	8003fec <memmove+0x10>
 8003fe6:	4284      	cmp	r4, r0
 8003fe8:	4623      	mov	r3, r4
 8003fea:	d807      	bhi.n	8003ffc <memmove+0x20>
 8003fec:	1e43      	subs	r3, r0, #1
 8003fee:	42a1      	cmp	r1, r4
 8003ff0:	d008      	beq.n	8004004 <memmove+0x28>
 8003ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ffa:	e7f8      	b.n	8003fee <memmove+0x12>
 8003ffc:	4402      	add	r2, r0
 8003ffe:	4601      	mov	r1, r0
 8004000:	428a      	cmp	r2, r1
 8004002:	d100      	bne.n	8004006 <memmove+0x2a>
 8004004:	bd10      	pop	{r4, pc}
 8004006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800400a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800400e:	e7f7      	b.n	8004000 <memmove+0x24>

08004010 <_sbrk_r>:
 8004010:	b538      	push	{r3, r4, r5, lr}
 8004012:	4d06      	ldr	r5, [pc, #24]	@ (800402c <_sbrk_r+0x1c>)
 8004014:	2300      	movs	r3, #0
 8004016:	4604      	mov	r4, r0
 8004018:	4608      	mov	r0, r1
 800401a:	602b      	str	r3, [r5, #0]
 800401c:	f7fc fdac 	bl	8000b78 <_sbrk>
 8004020:	1c43      	adds	r3, r0, #1
 8004022:	d102      	bne.n	800402a <_sbrk_r+0x1a>
 8004024:	682b      	ldr	r3, [r5, #0]
 8004026:	b103      	cbz	r3, 800402a <_sbrk_r+0x1a>
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	bd38      	pop	{r3, r4, r5, pc}
 800402c:	20000258 	.word	0x20000258

08004030 <memcpy>:
 8004030:	440a      	add	r2, r1
 8004032:	4291      	cmp	r1, r2
 8004034:	f100 33ff 	add.w	r3, r0, #4294967295
 8004038:	d100      	bne.n	800403c <memcpy+0xc>
 800403a:	4770      	bx	lr
 800403c:	b510      	push	{r4, lr}
 800403e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004042:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004046:	4291      	cmp	r1, r2
 8004048:	d1f9      	bne.n	800403e <memcpy+0xe>
 800404a:	bd10      	pop	{r4, pc}

0800404c <_realloc_r>:
 800404c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004050:	4607      	mov	r7, r0
 8004052:	4614      	mov	r4, r2
 8004054:	460d      	mov	r5, r1
 8004056:	b921      	cbnz	r1, 8004062 <_realloc_r+0x16>
 8004058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800405c:	4611      	mov	r1, r2
 800405e:	f7ff bc4d 	b.w	80038fc <_malloc_r>
 8004062:	b92a      	cbnz	r2, 8004070 <_realloc_r+0x24>
 8004064:	f7ff fbde 	bl	8003824 <_free_r>
 8004068:	4625      	mov	r5, r4
 800406a:	4628      	mov	r0, r5
 800406c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004070:	f000 f81a 	bl	80040a8 <_malloc_usable_size_r>
 8004074:	4284      	cmp	r4, r0
 8004076:	4606      	mov	r6, r0
 8004078:	d802      	bhi.n	8004080 <_realloc_r+0x34>
 800407a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800407e:	d8f4      	bhi.n	800406a <_realloc_r+0x1e>
 8004080:	4621      	mov	r1, r4
 8004082:	4638      	mov	r0, r7
 8004084:	f7ff fc3a 	bl	80038fc <_malloc_r>
 8004088:	4680      	mov	r8, r0
 800408a:	b908      	cbnz	r0, 8004090 <_realloc_r+0x44>
 800408c:	4645      	mov	r5, r8
 800408e:	e7ec      	b.n	800406a <_realloc_r+0x1e>
 8004090:	42b4      	cmp	r4, r6
 8004092:	4622      	mov	r2, r4
 8004094:	4629      	mov	r1, r5
 8004096:	bf28      	it	cs
 8004098:	4632      	movcs	r2, r6
 800409a:	f7ff ffc9 	bl	8004030 <memcpy>
 800409e:	4629      	mov	r1, r5
 80040a0:	4638      	mov	r0, r7
 80040a2:	f7ff fbbf 	bl	8003824 <_free_r>
 80040a6:	e7f1      	b.n	800408c <_realloc_r+0x40>

080040a8 <_malloc_usable_size_r>:
 80040a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040ac:	1f18      	subs	r0, r3, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	bfbc      	itt	lt
 80040b2:	580b      	ldrlt	r3, [r1, r0]
 80040b4:	18c0      	addlt	r0, r0, r3
 80040b6:	4770      	bx	lr

080040b8 <_init>:
 80040b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ba:	bf00      	nop
 80040bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040be:	bc08      	pop	{r3}
 80040c0:	469e      	mov	lr, r3
 80040c2:	4770      	bx	lr

080040c4 <_fini>:
 80040c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c6:	bf00      	nop
 80040c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ca:	bc08      	pop	{r3}
 80040cc:	469e      	mov	lr, r3
 80040ce:	4770      	bx	lr
