Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 17 16:40:24 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3992)
5. checking no_input_delay (5)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1665)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)

 There are 1275 register/latch pins with no clock driven by root clock pin: divs/div_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: music_inst/cd/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: music_inst/sc/clk_cnt_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3992)
---------------------------------------------------
 There are 3992 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.902        0.000                      0                  799        0.064        0.000                      0                  799        4.500        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.902        0.000                      0                  799        0.064        0.000                      0                  799        4.500        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.048ns (16.055%)  route 5.480ns (83.945%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          2.140    11.603    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.448    14.789    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[1]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    14.505    music_inst/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.048ns (16.055%)  route 5.480ns (83.945%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          2.140    11.603    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.448    14.789    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[2]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    14.505    music_inst/cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.048ns (16.055%)  route 5.480ns (83.945%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          2.140    11.603    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.448    14.789    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[3]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    14.505    music_inst/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.048ns (16.055%)  route 5.480ns (83.945%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          2.140    11.603    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.448    14.789    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X43Y49         FDRE (Setup_fdre_C_R)       -0.429    14.505    music_inst/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.048ns (17.042%)  route 5.101ns (82.958%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.762    11.224    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[5]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.048ns (17.042%)  route 5.101ns (82.958%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.762    11.224    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[6]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.048ns (17.042%)  route 5.101ns (82.958%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.762    11.224    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[7]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.048ns (17.042%)  route 5.101ns (82.958%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.762    11.224    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[8]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.048ns (17.077%)  route 5.089ns (82.923%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.749    11.212    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[10]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 music_inst/cd/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.048ns (17.077%)  route 5.089ns (82.923%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.554     5.075    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  music_inst/cd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  music_inst/cd/counter_reg[17]/Q
                         net (fo=2, routed)           0.719     6.249    music_inst/cd/counter[17]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124     6.373 f  music_inst/cd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.607     6.980    music_inst/cd/counter[0]_i_6__2_n_1
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  music_inst/cd/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.670     7.774    music_inst/cd/counter[0]_i_4__2_n_1
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.898 f  music_inst/cd/counter[0]_i_2__2/O
                         net (fo=2, routed)           0.452     8.350    music_inst/cd/counter[0]_i_2__2_n_1
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.474 r  music_inst/cd/n_0_19586_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.892     9.366    n_0_19586_BUFG_inst_n_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     9.462 r  n_0_19586_BUFG_inst/O
                         net (fo=35, routed)          1.749    11.212    music_inst/cd/n_0_19586_BUFG
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.438    14.779    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[11]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y51         FDRE (Setup_fdre_C_R)       -0.429    14.587    music_inst/cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.311ns (70.613%)  route 0.129ns (29.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    music_inst/cd/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  music_inst/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  music_inst/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     1.739    music_inst/cd/counter[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.886 r  music_inst/cd/next_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.886    music_inst/cd/data0[1]
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.834     1.961    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.822    music_inst/cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.331ns (71.890%)  route 0.129ns (28.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    music_inst/cd/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  music_inst/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  music_inst/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     1.739    music_inst/cd/counter[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.906 r  music_inst/cd/next_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.906    music_inst/cd/data0[3]
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.834     1.961    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.822    music_inst/cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 divs/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divs/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.563     1.446    divs/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  divs/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  divs/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.725    divs/div_reg_n_1_[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.881 r  divs/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    divs/div_reg[8]_i_1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.934 r  divs/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    divs/div_reg[12]_i_1_n_8
    SLICE_X34Y50         FDCE                                         r  divs/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.829     1.957    divs/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  divs/div_reg[12]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    divs/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.339ns (72.370%)  route 0.129ns (27.630%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    music_inst/cd/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  music_inst/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  music_inst/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     1.739    music_inst/cd/counter[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.914 r  music_inst/cd/next_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.914    music_inst/cd/data0[2]
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.834     1.961    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[2]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.822    music_inst/cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.564     1.447    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  music_inst/cd/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    music_inst/cd/counter[4]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  music_inst/cd/next_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    music_inst/cd/next_cnt0_carry_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  music_inst/cd/next_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.923    music_inst/cd/data0[5]
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.959    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    music_inst/cd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.353ns (73.172%)  route 0.129ns (26.828%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.445    music_inst/cd/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  music_inst/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  music_inst/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     1.739    music_inst/cd/counter[0]
    SLICE_X43Y49         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.928 r  music_inst/cd/next_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.928    music_inst/cd/data0[4]
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.834     1.961    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.822    music_inst/cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.564     1.447    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  music_inst/cd/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    music_inst/cd/counter[4]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  music_inst/cd/next_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    music_inst/cd/next_cnt0_carry_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  music_inst/cd/next_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.934    music_inst/cd/data0[7]
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.959    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    music_inst/cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.564     1.447    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  music_inst/cd/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    music_inst/cd/counter[4]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  music_inst/cd/next_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    music_inst/cd/next_cnt0_carry_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  music_inst/cd/next_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.959    music_inst/cd/data0[6]
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.959    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    music_inst/cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.564     1.447    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  music_inst/cd/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    music_inst/cd/counter[4]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  music_inst/cd/next_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    music_inst/cd/next_cnt0_carry_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  music_inst/cd/next_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.959    music_inst/cd/data0[8]
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.959    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  music_inst/cd/counter_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    music_inst/cd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 music_inst/cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/cd/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.564     1.447    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  music_inst/cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  music_inst/cd/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    music_inst/cd/counter[4]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  music_inst/cd/next_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.869    music_inst/cd/next_cnt0_carry_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  music_inst/cd/next_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    music_inst/cd/next_cnt0_carry__0_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  music_inst/cd/next_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.962    music_inst/cd/data0[9]
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.959    music_inst/cd/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  music_inst/cd/counter_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    music_inst/cd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y50   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   divs/div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   divs/div_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   divs/div_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   divs/div_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   divs/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    music_inst/opD/delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    music_inst/opD/op_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    keypress_controller_inst/key_de/been_break_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    keypress_controller_inst/key_de/been_extend_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    keypress_controller_inst/key_de/been_ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    keypress_controller_inst/key_de/key_down_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    keypress_controller_inst/key_de/key_down_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    keypress_controller_inst/key_de/key_down_reg[128]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y60   music_inst/noteGen_00/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y60   music_inst/noteGen_00/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y61   music_inst/noteGen_00/clk_cnt_reg[9]/C



