[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_ar_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_ar_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_raddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_r_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_r_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_mem_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_cnt"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_r__ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ysyx_25030077_clint|ysyx_25030077_clint>io_r__valid"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ysyx_25030077_clint|ysyx_25030077_clint>io_mem_data",
    "sources":[
      "~ysyx_25030077_clint|ysyx_25030077_clint>io_raddr"
    ]
  }
]