 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FPmul
Version: O-2018.06-SP4
Date   : Fri Dec  3 20:41:57 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: I1/B_SIG_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: I2/SIG_in_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmul              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I1/B_SIG_reg[1]/CK (DFF_X1)                             0.00       0.00 r
  I1/B_SIG_reg[1]/QN (DFF_X1)                             0.08       0.08 r
  U5362/ZN (NOR2_X1)                                      0.03       0.11 f
  U5292/ZN (AOI22_X1)                                     0.05       0.16 r
  U5291/ZN (NAND2_X1)                                     0.05       0.21 f
  U5287/ZN (NOR2_X1)                                      0.05       0.27 r
  U5289/ZN (INV_X1)                                       0.04       0.30 f
  U3224/ZN (OR2_X1)                                       0.07       0.37 f
  U3225/ZN (NAND3_X1)                                     0.03       0.40 r
  U5363/ZN (XNOR2_X1)                                     0.07       0.47 r
  U5262/ZN (XNOR2_X1)                                     0.04       0.51 f
  U2820/Z (XOR2_X1)                                       0.08       0.59 f
  I2/MBE_mult/i_adder/add_24/B[4] (FPmul_DW01_add_2)      0.00       0.59 f
  I2/MBE_mult/i_adder/add_24/U272/ZN (NAND2_X1)           0.03       0.62 r
  I2/MBE_mult/i_adder/add_24/U98/ZN (AND3_X2)             0.06       0.68 r
  I2/MBE_mult/i_adder/add_24/U269/ZN (OAI222_X1)          0.05       0.73 f
  I2/MBE_mult/i_adder/add_24/U209/ZN (NAND2_X1)           0.03       0.76 r
  I2/MBE_mult/i_adder/add_24/U148/ZN (AND3_X2)            0.06       0.82 r
  I2/MBE_mult/i_adder/add_24/U363/ZN (OAI222_X1)          0.05       0.87 f
  I2/MBE_mult/i_adder/add_24/U354/ZN (NAND2_X1)           0.03       0.90 r
  I2/MBE_mult/i_adder/add_24/U356/ZN (AND3_X2)            0.06       0.96 r
  I2/MBE_mult/i_adder/add_24/U295/ZN (OAI222_X1)          0.05       1.01 f
  I2/MBE_mult/i_adder/add_24/U261/ZN (NAND2_X1)           0.04       1.05 r
  I2/MBE_mult/i_adder/add_24/U126/ZN (AND3_X1)            0.05       1.10 r
  I2/MBE_mult/i_adder/add_24/U361/ZN (OAI222_X1)          0.04       1.15 f
  I2/MBE_mult/i_adder/add_24/U267/ZN (NAND2_X1)           0.04       1.18 r
  I2/MBE_mult/i_adder/add_24/U180/ZN (NAND3_X1)           0.04       1.22 f
  I2/MBE_mult/i_adder/add_24/U181/ZN (NAND2_X1)           0.03       1.25 r
  I2/MBE_mult/i_adder/add_24/U349/ZN (NAND3_X1)           0.04       1.29 f
  I2/MBE_mult/i_adder/add_24/U264/ZN (NAND2_X1)           0.03       1.32 r
  I2/MBE_mult/i_adder/add_24/U133/ZN (NAND3_X1)           0.04       1.35 f
  I2/MBE_mult/i_adder/add_24/U132/ZN (NAND2_X1)           0.03       1.39 r
  I2/MBE_mult/i_adder/add_24/U248/ZN (NAND3_X1)           0.04       1.42 f
  I2/MBE_mult/i_adder/add_24/U273/ZN (NAND2_X1)           0.03       1.45 r
  I2/MBE_mult/i_adder/add_24/U186/ZN (AND3_X2)            0.06       1.51 r
  I2/MBE_mult/i_adder/add_24/U213/ZN (OAI222_X1)          0.05       1.56 f
  I2/MBE_mult/i_adder/add_24/U350/ZN (NAND2_X1)           0.04       1.59 r
  I2/MBE_mult/i_adder/add_24/U187/ZN (NAND3_X1)           0.04       1.63 f
  I2/MBE_mult/i_adder/add_24/U297/ZN (NAND2_X1)           0.03       1.66 r
  I2/MBE_mult/i_adder/add_24/U347/ZN (NAND3_X1)           0.04       1.70 f
  I2/MBE_mult/i_adder/add_24/U277/ZN (NAND2_X1)           0.03       1.73 r
  I2/MBE_mult/i_adder/add_24/U134/ZN (AND3_X2)            0.06       1.79 r
  I2/MBE_mult/i_adder/add_24/U359/ZN (OAI222_X1)          0.05       1.84 f
  I2/MBE_mult/i_adder/add_24/U244/ZN (NAND2_X1)           0.04       1.88 r
  I2/MBE_mult/i_adder/add_24/U65/ZN (NAND3_X1)            0.04       1.91 f
  I2/MBE_mult/i_adder/add_24/U118/ZN (NAND2_X1)           0.04       1.95 r
  I2/MBE_mult/i_adder/add_24/U64/ZN (NAND3_X1)            0.04       1.98 f
  I2/MBE_mult/i_adder/add_24/U154/ZN (NAND2_X1)           0.04       2.02 r
  I2/MBE_mult/i_adder/add_24/U144/ZN (NAND3_X1)           0.04       2.06 f
  I2/MBE_mult/i_adder/add_24/U190/ZN (NAND2_X1)           0.04       2.09 r
  I2/MBE_mult/i_adder/add_24/U193/ZN (NAND3_X1)           0.04       2.13 f
  I2/MBE_mult/i_adder/add_24/U239/ZN (NAND2_X1)           0.04       2.17 r
  I2/MBE_mult/i_adder/add_24/U241/ZN (NAND3_X1)           0.04       2.21 f
  I2/MBE_mult/i_adder/add_24/U58/ZN (NAND2_X1)            0.04       2.25 r
  I2/MBE_mult/i_adder/add_24/U71/ZN (NAND3_X1)            0.03       2.28 f
  I2/MBE_mult/i_adder/add_24/U302/ZN (NAND2_X1)           0.03       2.31 r
  I2/MBE_mult/i_adder/add_24/U304/ZN (NAND3_X1)           0.04       2.35 f
  I2/MBE_mult/i_adder/add_24/U307/ZN (NAND2_X1)           0.04       2.39 r
  I2/MBE_mult/i_adder/add_24/U310/ZN (NAND3_X1)           0.04       2.42 f
  I2/MBE_mult/i_adder/add_24/U113/ZN (NAND2_X1)           0.03       2.46 r
  I2/MBE_mult/i_adder/add_24/U115/ZN (NAND3_X1)           0.04       2.49 f
  I2/MBE_mult/i_adder/add_24/U137/ZN (NAND2_X1)           0.04       2.53 r
  I2/MBE_mult/i_adder/add_24/U140/ZN (NAND3_X1)           0.04       2.57 f
  I2/MBE_mult/i_adder/add_24/U92/ZN (NAND2_X1)            0.03       2.60 r
  I2/MBE_mult/i_adder/add_24/U75/ZN (NAND3_X1)            0.04       2.64 f
  I2/MBE_mult/i_adder/add_24/U252/ZN (NAND2_X1)           0.04       2.68 r
  I2/MBE_mult/i_adder/add_24/U254/ZN (NAND3_X1)           0.04       2.72 f
  I2/MBE_mult/i_adder/add_24/U323/ZN (NAND2_X1)           0.04       2.76 r
  I2/MBE_mult/i_adder/add_24/U325/ZN (NAND3_X1)           0.04       2.79 f
  I2/MBE_mult/i_adder/add_24/U176/ZN (NAND2_X1)           0.04       2.83 r
  I2/MBE_mult/i_adder/add_24/U68/ZN (NAND3_X1)            0.04       2.86 f
  I2/MBE_mult/i_adder/add_24/U83/ZN (NAND2_X1)            0.04       2.90 r
  I2/MBE_mult/i_adder/add_24/U86/ZN (NAND3_X1)            0.04       2.94 f
  I2/MBE_mult/i_adder/add_24/U338/ZN (NAND2_X1)           0.04       2.97 r
  I2/MBE_mult/i_adder/add_24/U340/ZN (NAND3_X1)           0.04       3.01 f
  I2/MBE_mult/i_adder/add_24/U344/ZN (NAND2_X1)           0.04       3.05 r
  I2/MBE_mult/i_adder/add_24/U346/ZN (NAND3_X1)           0.04       3.09 f
  I2/MBE_mult/i_adder/add_24/U233/ZN (NAND2_X1)           0.03       3.12 r
  I2/MBE_mult/i_adder/add_24/U235/ZN (NAND3_X1)           0.04       3.16 f
  I2/MBE_mult/i_adder/add_24/U106/ZN (NAND2_X1)           0.04       3.20 r
  I2/MBE_mult/i_adder/add_24/U66/ZN (NAND3_X1)            0.04       3.23 f
  I2/MBE_mult/i_adder/add_24/U160/ZN (NAND2_X1)           0.04       3.27 r
  I2/MBE_mult/i_adder/add_24/U145/ZN (NAND3_X1)           0.04       3.31 f
  I2/MBE_mult/i_adder/add_24/U220/ZN (NAND2_X1)           0.04       3.35 r
  I2/MBE_mult/i_adder/add_24/U169/ZN (NAND3_X1)           0.04       3.38 f
  I2/MBE_mult/i_adder/add_24/U225/ZN (NAND2_X1)           0.03       3.42 r
  I2/MBE_mult/i_adder/add_24/U227/ZN (NAND3_X1)           0.04       3.46 f
  I2/MBE_mult/i_adder/add_24/U258/ZN (NAND2_X1)           0.04       3.49 r
  I2/MBE_mult/i_adder/add_24/U201/ZN (NAND3_X1)           0.04       3.53 f
  I2/MBE_mult/i_adder/add_24/U316/ZN (NAND2_X1)           0.04       3.56 r
  I2/MBE_mult/i_adder/add_24/U319/ZN (NAND3_X1)           0.04       3.60 f
  I2/MBE_mult/i_adder/add_24/U312/ZN (NAND2_X1)           0.03       3.63 r
  I2/MBE_mult/i_adder/add_24/U315/ZN (NAND3_X1)           0.03       3.67 f
  I2/MBE_mult/i_adder/add_24/U229/ZN (XNOR2_X1)           0.06       3.72 f
  I2/MBE_mult/i_adder/add_24/U228/ZN (XNOR2_X1)           0.05       3.78 f
  I2/MBE_mult/i_adder/add_24/SUM[47] (FPmul_DW01_add_2)
                                                          0.00       3.78 f
  I2/SIG_in_reg[27]/D (DFF_X1)                            0.01       3.78 f
  data arrival time                                                  3.78

  clock clk (rise edge)                                   3.90       3.90
  clock network delay (ideal)                             0.00       3.90
  clock uncertainty                                      -0.07       3.83
  I2/SIG_in_reg[27]/CK (DFF_X1)                           0.00       3.83 r
  library setup time                                     -0.04       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
