--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml SECURITY.twx SECURITY.ncd -o SECURITY.twr SECURITY.pcf -ucf
SECURITY.ucf

Design file:              SECURITY.ncd
Physical constraint file: SECURITY.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
FRONT_DOOR  |    1.662(R)|   -0.085(R)|CLK_BUFGP         |   0.000|
REAR_DOOR   |    1.510(R)|    0.037(R)|CLK_BUFGP         |   0.000|
WINDOW      |    2.561(R)|   -0.805(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODE<1>  |   10.920(R)|CLK_BUFGP         |   0.000|
CATHODE<2>  |   10.661(R)|CLK_BUFGP         |   0.000|
CATHODE<3>  |   10.386(R)|CLK_BUFGP         |   0.000|
CATHODE<4>  |   11.086(R)|CLK_BUFGP         |   0.000|
CATHODE<5>  |   11.515(R)|CLK_BUFGP         |   0.000|
CATHODE<6>  |    9.648(R)|CLK_BUFGP         |   0.000|
CATHODE<7>  |   10.966(R)|CLK_BUFGP         |   0.000|
SIREN       |   12.451(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.587|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ARM            |ARM_IND        |    5.437|
FRONT_DOOR     |FRONT_DOOR_IND |    5.950|
REAR_DOOR      |REAR_DOOR_IND  |    6.474|
WINDOW         |WINDOW_IND     |    6.196|
---------------+---------------+---------+


Analysis completed Wed Jul 13 14:47:07 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 121 MB



