<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU2_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="arithshiftl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithshiftl_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arithshiftr_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bitwise_and_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bitwise_or_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="invert_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logicalshiftr_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logicalshiftr_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logicalshiftr_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerfile_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registerfile_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="registerfile_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_carry_16_bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524514521" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1524514521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524860620" xil_pn:in_ck="-1446917567958088059" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524860620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU2_tb.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="arithshiftl.v"/>
      <outfile xil_pn:name="arithshiftl_tb.v"/>
      <outfile xil_pn:name="arithshiftr.v"/>
      <outfile xil_pn:name="arithshiftr_tb.v"/>
      <outfile xil_pn:name="bitwise_and.v"/>
      <outfile xil_pn:name="bitwise_and_tb.v"/>
      <outfile xil_pn:name="bitwise_or_tb.v"/>
      <outfile xil_pn:name="four-to-one-mux.v"/>
      <outfile xil_pn:name="invert.v"/>
      <outfile xil_pn:name="invert_tb.v"/>
      <outfile xil_pn:name="logicalshiftl.v"/>
      <outfile xil_pn:name="logicalshiftr.v"/>
      <outfile xil_pn:name="logicalshiftr_tb.v"/>
      <outfile xil_pn:name="one-bit-alu.v"/>
      <outfile xil_pn:name="one-bit-alu_tb.v"/>
      <outfile xil_pn:name="or.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_tb.v"/>
      <outfile xil_pn:name="sixteen-bit-adder.v"/>
      <outfile xil_pn:name="sixteen-bit-alu.v"/>
      <outfile xil_pn:name="two-to-one-mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1524517584" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3744836619013353703" xil_pn:start_ts="1524517584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524517584" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3603794617863695083" xil_pn:start_ts="1524517584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524514521" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-925638371047156550" xil_pn:start_ts="1524514521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524860620" xil_pn:in_ck="-1446917567958088059" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1524860620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU2_tb.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="arithshiftl.v"/>
      <outfile xil_pn:name="arithshiftl_tb.v"/>
      <outfile xil_pn:name="arithshiftr.v"/>
      <outfile xil_pn:name="arithshiftr_tb.v"/>
      <outfile xil_pn:name="bitwise_and.v"/>
      <outfile xil_pn:name="bitwise_and_tb.v"/>
      <outfile xil_pn:name="bitwise_or_tb.v"/>
      <outfile xil_pn:name="four-to-one-mux.v"/>
      <outfile xil_pn:name="invert.v"/>
      <outfile xil_pn:name="invert_tb.v"/>
      <outfile xil_pn:name="logicalshiftl.v"/>
      <outfile xil_pn:name="logicalshiftr.v"/>
      <outfile xil_pn:name="logicalshiftr_tb.v"/>
      <outfile xil_pn:name="one-bit-alu.v"/>
      <outfile xil_pn:name="one-bit-alu_tb.v"/>
      <outfile xil_pn:name="or.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_tb.v"/>
      <outfile xil_pn:name="sixteen-bit-adder.v"/>
      <outfile xil_pn:name="sixteen-bit-alu.v"/>
      <outfile xil_pn:name="two-to-one-mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1524860624" xil_pn:in_ck="-1446917567958088059" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4887755904711356865" xil_pn:start_ts="1524860620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registerfile_tb_beh.prj"/>
      <outfile xil_pn:name="registerfile_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1524860624" xil_pn:in_ck="4940384927403573126" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7904844778722028620" xil_pn:start_ts="1524860624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registerfile_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
