INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_buffer
INFO: [VRFC 10-311] analyzing module idex_buffer
INFO: [VRFC 10-311] analyzing module exwb_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
WARNING: [VRFC 10-2938] 'rsOut' is already implicitly declared on line 50 [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:86]
WARNING: [VRFC 10-2938] 'ex_rd_out' is already implicitly declared on line 95 [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:153]
WARNING: [VRFC 10-2938] 'ex_regWrite' is already implicitly declared on line 95 [C:/Users/rhuynh/CSEN122Project/CSEN122Project.srcs/sources_1/new/test_bench.v:154]
