INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_5
INFO: [VRFC 10-311] analyzing module Mux2_32
INFO: [VRFC 10-311] analyzing module Mux2_9
INFO: [VRFC 10-311] analyzing module Mux3_32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module IF_ID_Registers
INFO: [VRFC 10-311] analyzing module ID_EX_Registers
INFO: [VRFC 10-311] analyzing module EX_MEM_Registers
INFO: [VRFC 10-311] analyzing module MEM_WB_Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab5_cpu/lab5_cpu.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
