$date
	Thu Sep 25 23:18:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mooreseqoverlap_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
0$
0#
0"
0!
$end
#2
1"
#4
0"
1#
#6
1"
#8
b1 *
0"
1$
#10
b1 +
1"
#12
b10 *
0"
0$
#14
b0 *
b10 +
1"
#16
b11 *
0"
1$
#18
b1 *
b11 +
1"
#20
1!
b100 *
0"
0$
#22
b0 *
0!
b100 +
1"
#24
b11 *
0"
1$
#26
b1 *
b11 +
1"
#28
1!
b100 *
0"
0$
#30
b0 *
0!
b100 +
1"
#32
b11 *
0"
1$
#34
b1 *
b11 +
1"
#36
1!
b100 *
0"
0$
#38
b0 *
0!
b100 +
1"
#40
b11 *
0"
1$
#42
b1 *
b11 +
1"
#44
1!
b100 *
0"
0$
#46
b0 *
0!
b100 +
1"
#48
b11 *
0"
1$
#50
b1 *
b11 +
1"
#52
0"
#54
b1 +
1"
#56
0"
#58
1"
#60
0"
#62
1"
