
State Machine - |FPGA_MAIN_MODULE|MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE
Name UART_STATE.RESPONSE_TO_ARDUINO_4 UART_STATE.RESPONSE_TO_ARDUINO_3 UART_STATE.RESPONSE_TO_ARDUINO_2 UART_STATE.RESPONSE_TO_ARDUINO_1 UART_STATE.IDLE 
UART_STATE.IDLE 0 0 0 0 0 
UART_STATE.RESPONSE_TO_ARDUINO_1 0 0 0 1 1 
UART_STATE.RESPONSE_TO_ARDUINO_2 0 0 1 0 1 
UART_STATE.RESPONSE_TO_ARDUINO_3 0 1 0 0 1 
UART_STATE.RESPONSE_TO_ARDUINO_4 1 0 0 0 1 

State Machine - |FPGA_MAIN_MODULE|MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE
Name UART_BT_STATE.ARDUINO_STATUS_DATA UART_BT_STATE.START_RESPONSE UART_BT_STATE.IDLE 
UART_BT_STATE.IDLE 0 0 0 
UART_BT_STATE.START_RESPONSE 0 1 1 
UART_BT_STATE.ARDUINO_STATUS_DATA 1 0 1 
