Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 21 11:12:39 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {clk}] -period {20.000} -waveform {0.000 10.000}

Logical Constraint:
+-------------------------------------------------------------------+
| Object               | Attribute                     | Value     
+-------------------------------------------------------------------+
| i:ND3[0]             | PAP_MARK_DEBUG                | 1         
| i:ND3[1]             | PAP_MARK_DEBUG                | 1         
| i:ND3[2]             | PAP_MARK_DEBUG                | 1         
| i:ND4                | PAP_MARK_DEBUG                | 1         
| i:ND5                | PAP_MARK_DEBUG                | 1         
| i:ND6                | PAP_MARK_DEBUG                | 1         
| i:ND7                | PAP_MARK_DEBUG                | 1         
| i:ND8[0]             | PAP_MARK_DEBUG                | 1         
| i:ND8[1]             | PAP_MARK_DEBUG                | 1         
| i:ND8[2]             | PAP_MARK_DEBUG                | 1         
| i:ND8[3]             | PAP_MARK_DEBUG                | 1         
| i:ND8[4]             | PAP_MARK_DEBUG                | 1         
| i:ND8[5]             | PAP_MARK_DEBUG                | 1         
| i:ND8[6]             | PAP_MARK_DEBUG                | 1         
| i:ND8[7]             | PAP_MARK_DEBUG                | 1         
| i:ND9                | PAP_MARK_DEBUG                | 1         
| i:iobuf              | PAP_DONT_TOUCH                | TRUE      
| n:btn_deb_reg[0]     | PAP_MARK_DEBUG                | 1         
| n:btn_deb_reg[1]     | PAP_MARK_DEBUG                | 1         
| n:btn_deb_reg[2]     | PAP_MARK_DEBUG                | 1         
| n:busy               | PAP_MARK_DEBUG                | 1         
| n:data_out[4]        | PAP_MARK_DEBUG                | 1         
| n:data_out[5]        | PAP_MARK_DEBUG                | 1         
| n:data_out[6]        | PAP_MARK_DEBUG                | 1         
| n:data_out[7]        | PAP_MARK_DEBUG                | 1         
| n:iic_pluse          | PAP_MARK_DEBUG                | 1         
| n:nt_clk             | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:nt_led[0]          | PAP_MARK_DEBUG                | 1         
| n:nt_led[1]          | PAP_MARK_DEBUG                | 1         
| n:nt_led[2]          | PAP_MARK_DEBUG                | 1         
| n:nt_led[3]          | PAP_MARK_DEBUG                | 1         
| n:sda_out_en         | PAP_MARK_DEBUG                | 1         
| n:wr                 | PAP_MARK_DEBUG                | 1         
+-------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sda          | inout             | K17     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[0]       | output            | H14     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]       | output            | H18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]       | output            | F17     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]       | output            | E18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| scl          | output            | L18     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| clk          | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| key[0]       | input             | F14     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| key[1]       | input             | D10     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| key[2]       | input             | H17     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rstn         | input             | G14     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 119        
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------+
| Net_Name                      | Rst_Source_Inst               | Fanout     
+-----------------------------------------------------------------------------+
| N1_0                          | N1_0                          | 17         
| iic_dri/N429                  | iic_dri/N429                  | 7          
| iic_dri/N148                  | iic_dri/N486                  | 4          
| iic_dri/N440                  | iic_dri/N440                  | 1          
| iic_dri/start                 | iic_dri/N39                   | 12         
| iic_dri/N490                  | iic_dri/N490_inv              | 3          
| u_btn_deb/cnt[0][19:0]_or     | u_btn_deb/cnt[0][19:0]_or     | 19         
| u_btn_deb/cnt[1][19:0]_or     | u_btn_deb/cnt[1][19:0]_or     | 19         
| u_btn_deb/cnt[2][19:0]_or     | u_btn_deb/cnt[2][19:0]_or     | 19         
+-----------------------------------------------------------------------------+


CE Signal:
+------------------------------------------------------------+
| Net_Name               | CE_Source_Inst      | Fanout     
+------------------------------------------------------------+
| iic_dri/N163           | iic_dri/N163_5      | 4          
| iic_dri/full_cycle     | iic_dri/N306_8      | 4          
| iic_dri/N72            | iic_dri/N306_8      | 1          
| iic_dri/N87            | iic_dri/N87         | 3          
| iic_dri/dsu            | iic_dri/N312        | 3          
| iic_dri/N495           | iic_dri/N495        | 9          
| iic_dri/start          | iic_dri/N39         | 2          
| u_btn_deb/N83_1        | u_btn_deb/N83_1     | 1          
| u_btn_deb/N77_1        | u_btn_deb/N77_1     | 1          
| u_btn_deb/N75_1        | u_btn_deb/N75_1     | 1          
+------------------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------------------------------+
| Net_Name                      | Driver                        | Fanout     
+-----------------------------------------------------------------------------+
| ntclkbufg_0                   | clkbufg_0                     | 119        
| u_btn_deb/cnt[0][19:0]_or     | u_btn_deb/cnt[0][19:0]_or     | 19         
| u_btn_deb/cnt[1][19:0]_or     | u_btn_deb/cnt[1][19:0]_or     | 19         
| u_btn_deb/cnt[2][19:0]_or     | u_btn_deb/cnt[2][19:0]_or     | 19         
| iic_dri/start                 | iic_dri/N39                   | 18         
| N1_0                          | N1_0                          | 17         
| iic_dri/dsu                   | iic_dri/N312                  | 14         
| iic_dri/trans_byte [1]        | iic_dri/trans_byte[1]         | 12         
| iic_dri/trans_byte [0]        | iic_dri/trans_byte[0]         | 10         
| iic_dri/trans_byte [2]        | iic_dri/trans_byte[2]         | 10         
| iic_dri/_N314                 | iic_dri/N353_8                | 9          
| iic_dri/N495                  | iic_dri/N495                  | 9          
| iic_dri/trans_byte [3]        | iic_dri/trans_byte[3]         | 9          
| iic_dri/state_reg [4]         | iic_dri/state_reg[4]          | 8          
| iic_dri/state_reg [3]         | iic_dri/state_reg[3]          | 7          
| iic_dri/trans_bit [0]         | iic_dri/trans_bit[0]          | 7          
| iic_dri/trans_bit [1]         | iic_dri/trans_bit[1]          | 7          
| iic_dri/fre_cnt [6]           | iic_dri/fre_cnt[6]            | 7          
| iic_dri/fre_cnt [1]           | iic_dri/fre_cnt[1]            | 7          
| iic_dri/fre_cnt [0]           | iic_dri/fre_cnt[0]            | 7          
| iic_dri/full_cycle            | iic_dri/N306_8                | 7          
| iic_dri/N429                  | iic_dri/N429                  | 7          
| iic_dri/w_r_2d                | iic_dri/w_r_2d                | 6          
| iic_dri/trans_bit [2]         | iic_dri/trans_bit[2]          | 6          
| iic_dri/state_reg [2]         | iic_dri/state_reg[2]          | 5          
| iic_dri/fre_cnt [3]           | iic_dri/fre_cnt[3]            | 5          
| iic_dri/fre_cnt [5]           | iic_dri/fre_cnt[5]            | 5          
| iic_dri/fre_cnt [2]           | iic_dri/fre_cnt[2]            | 5          
| u_btn_deb/cnt[2] [0]          | u_btn_deb/cnt[2][0]           | 4          
| nt_rstn                       | rstn_ibuf                     | 4          
| iic_dri/N148                  | iic_dri/N486                  | 4          
| iic_dri/state_reg [5]         | iic_dri/state_reg[5]          | 4          
| iic_dri/trans_byte [4]        | iic_dri/trans_byte[4]         | 4          
| iic_dri/N163                  | iic_dri/N163_5                | 4          
| iic_dri/_N155                 | iic_dri/N133_mux3             | 4          
| iic_dri/state_reg [1]         | iic_dri/state_reg[1]          | 4          
| iic_dri/fre_cnt [4]           | iic_dri/fre_cnt[4]            | 4          
| u_btn_deb/cnt[0] [0]          | u_btn_deb/cnt[0][0]           | 4          
| iic_dri/state_reg [6]         | iic_dri/state_reg[6]          | 4          
| u_btn_deb/cnt[1] [0]          | u_btn_deb/cnt[1][0]           | 4          
| u_btn_deb/cnt[0] [1]          | u_btn_deb/cnt[0][1]           | 3          
| iic_dri/state_reg [0]         | iic_dri/state_reg[0]          | 3          
| u_btn_deb/flag [2]            | u_btn_deb/flag[2]             | 3          
| iic_dri/trans_byte [7]        | iic_dri/trans_byte[7]         | 3          
| iic_dri/N87                   | iic_dri/N87                   | 3          
| iic_dri/N99 [0]               | iic_dri/N163_1                | 3          
| u_btn_deb/cnt[1] [1]          | u_btn_deb/cnt[1][1]           | 3          
| iic_dri/trans_byte [6]        | iic_dri/trans_byte[6]         | 3          
| u_btn_deb/cnt[2] [1]          | u_btn_deb/cnt[2][1]           | 3          
| iic_dri/_N507                 | iic_dri/N311_6                | 3          
| iic_dri/trans_byte [5]        | iic_dri/trans_byte[5]         | 3          
| nt_key[0]                     | key_ibuf[0]                   | 3          
| u_btn_deb/flag [0]            | u_btn_deb/flag[0]             | 3          
| nt_key[1]                     | key_ibuf[1]                   | 3          
| u_btn_deb/flag [1]            | u_btn_deb/flag[1]             | 3          
| iic_dri/N490                  | iic_dri/N490_inv              | 3          
| nt_key[2]                     | key_ibuf[2]                   | 3          
| u_btn_deb/N67                 | u_btn_deb/N67_19              | 2          
| u_btn_deb/cnt[2] [18]         | u_btn_deb/cnt[2][18]          | 2          
| u_btn_deb/cnt[2] [17]         | u_btn_deb/cnt[2][17]          | 2          
| u_btn_deb/cnt[2] [16]         | u_btn_deb/cnt[2][16]          | 2          
| u_btn_deb/cnt[2] [15]         | u_btn_deb/cnt[2][15]          | 2          
| u_btn_deb/cnt[2] [14]         | u_btn_deb/cnt[2][14]          | 2          
| u_btn_deb/cnt[2] [13]         | u_btn_deb/cnt[2][13]          | 2          
| iic_dri/N365                  | iic_dri/N365                  | 2          
| u_btn_deb/cnt[2] [12]         | u_btn_deb/cnt[2][12]          | 2          
| u_btn_deb/cnt[2] [11]         | u_btn_deb/cnt[2][11]          | 2          
| u_btn_deb/cnt[2] [10]         | u_btn_deb/cnt[2][10]          | 2          
| u_btn_deb/cnt[2] [9]          | u_btn_deb/cnt[2][9]           | 2          
| u_btn_deb/cnt[2] [8]          | u_btn_deb/cnt[2][8]           | 2          
| u_btn_deb/cnt[2] [7]          | u_btn_deb/cnt[2][7]           | 2          
| u_btn_deb/cnt[2] [6]          | u_btn_deb/cnt[2][6]           | 2          
| u_btn_deb/cnt[2] [5]          | u_btn_deb/cnt[2][5]           | 2          
| u_btn_deb/cnt[2] [4]          | u_btn_deb/cnt[2][4]           | 2          
| u_btn_deb/cnt[2] [3]          | u_btn_deb/cnt[2][3]           | 2          
| u_btn_deb/cnt[2] [2]          | u_btn_deb/cnt[2][2]           | 2          
| btn_deb[1]                    | u_btn_deb/btn_deb_fix[1]      | 2          
| btn_deb[2]                    | u_btn_deb/btn_deb_fix[2]      | 2          
| iic_dri/_N110                 | iic_dri/N211_ac5              | 2          
| u_btn_deb/cnt[1] [18]         | u_btn_deb/cnt[1][18]          | 2          
| u_btn_deb/cnt[1] [17]         | u_btn_deb/cnt[1][17]          | 2          
| u_btn_deb/cnt[1] [16]         | u_btn_deb/cnt[1][16]          | 2          
| u_btn_deb/cnt[1] [15]         | u_btn_deb/cnt[1][15]          | 2          
| u_btn_deb/cnt[1] [14]         | u_btn_deb/cnt[1][14]          | 2          
| u_btn_deb/cnt[1] [13]         | u_btn_deb/cnt[1][13]          | 2          
| iic_dri/_N312                 | iic_dri/N306_3                | 2          
| u_btn_deb/cnt[1] [12]         | u_btn_deb/cnt[1][12]          | 2          
| iic_dri/_N315                 | iic_dri/N306_3                | 2          
| u_btn_deb/cnt[1] [11]         | u_btn_deb/cnt[1][11]          | 2          
| u_btn_deb/cnt[1] [10]         | u_btn_deb/cnt[1][10]          | 2          
| u_btn_deb/cnt[1] [9]          | u_btn_deb/cnt[1][9]           | 2          
| u_btn_deb/cnt[1] [8]          | u_btn_deb/cnt[1][8]           | 2          
| u_btn_deb/cnt[1] [7]          | u_btn_deb/cnt[1][7]           | 2          
| u_btn_deb/cnt[1] [6]          | u_btn_deb/cnt[1][6]           | 2          
| u_btn_deb/cnt[1] [5]          | u_btn_deb/cnt[1][5]           | 2          
| u_btn_deb/cnt[1] [4]          | u_btn_deb/cnt[1][4]           | 2          
| u_btn_deb/cnt[1] [3]          | u_btn_deb/cnt[1][3]           | 2          
| u_btn_deb/cnt[1] [2]          | u_btn_deb/cnt[1][2]           | 2          
| u_btn_deb/cnt[0] [18]         | u_btn_deb/cnt[0][18]          | 2          
| u_btn_deb/cnt[0] [17]         | u_btn_deb/cnt[0][17]          | 2          
+-----------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 119      | 35600         | 1                  
| LUT                   | 124      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 11       | 150           | 8                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 3             | 0                  
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/synthesize/i2c_eeprom_test_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/i2c_eeprom_test.dmr         
|            | E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project/device_map/dmr.db                      
+-------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 295 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:8s
