// Seed: 2554120306
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  always @(1'b0) begin
    id_3 <= 1;
  end
  reg id_7;
  always #((id_4)) begin
    id_7 <= 1;
  end
endmodule
