[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FS|FS>io_an_in",
    "sources":[
      "~FS|FS>io_aw_out",
      "~FS|FS>io_as_out",
      "~FS|FS>io_ae_out",
      "~FS|FS>io_afu_in_1",
      "~FS|FS>io_afu_in_2"
    ]
  }
]