#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f4e38021e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f4e3809ac0 .scope module, "wbuart_tb" "wbuart_tb" 3 3;
 .timescale -9 -12;
P_000001f4e37f64e0 .param/l "BIT_PERIOD" 1 3 6, +C4<0000000000000000000000000000000000000000000000000000000011111010>;
P_000001f4e37f6518 .param/l "CLK_PERIOD" 1 3 5, +C4<00000000000000000000000000001010>;
P_000001f4e37f6550 .param/l "UART_CONFIG_VALUE" 1 3 9, C4<00000000000000000000000000011001>;
P_000001f4e37f6588 .param/l "UART_SETUP_ADDR" 1 3 7, C4<00>;
P_000001f4e37f65c0 .param/l "UART_TXREG_ADDR" 1 3 8, C4<11>;
v000001f4e3864e20_0 .var "dut_rx_stb_last", 0 0;
v000001f4e3864ec0_0 .var "i_clk", 0 0;
v000001f4e3864f60_0 .var "i_reset", 0 0;
v000001f4e38650a0_0 .var "i_uart_rx", 0 0;
v000001f4e3865140_0 .var "i_wb_addr", 1 0;
v000001f4e38651e0_0 .var "i_wb_cyc", 0 0;
v000001f4e3865280_0 .var "i_wb_data", 31 0;
v000001f4e37ea820_0 .var "i_wb_sel", 3 0;
v000001f4e3866b10_0 .var "i_wb_stb", 0 0;
v000001f4e38670b0_0 .var "i_wb_we", 0 0;
v000001f4e3866ed0_0 .net "o_uart_tx", 0 0, v000001f4e3860bf0_0;  1 drivers
v000001f4e3866e30_0 .net "o_wb_ack", 0 0, v000001f4e3865000_0;  1 drivers
v000001f4e3865e90_0 .net "o_wb_data", 31 0, v000001f4e3863d40_0;  1 drivers
L_000001f4e3868300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e3866a70_0 .net "o_wb_stall", 0 0, L_000001f4e3868300;  1 drivers
S_000001f4e380a6a0 .scope fork, "dos_check_fork" "dos_check_fork" 3 99, 3 99 0, S_000001f4e3809ac0;
 .timescale -9 -12;
S_000001f4e380a830 .scope begin, "timeout" "timeout" 3 105, 3 105 0, S_000001f4e380a6a0;
 .timescale -9 -12;
S_000001f4e3734c50 .scope begin, "wb_transaction_attempt" "wb_transaction_attempt" 3 100, 3 100 0, S_000001f4e380a6a0;
 .timescale -9 -12;
E_000001f4e37d5c00 .event anyedge, v000001f4e3865000_0;
S_000001f4e3734de0 .scope module, "dut" "wbuart" 3 28, 4 4 0, S_000001f4e3809ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /INPUT 1 "i_wb_we";
    .port_info 5 /INPUT 2 "i_wb_addr";
    .port_info 6 /INPUT 32 "i_wb_data";
    .port_info 7 /INPUT 4 "i_wb_sel";
    .port_info 8 /OUTPUT 1 "o_wb_stall";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 32 "o_wb_data";
    .port_info 11 /INPUT 1 "i_uart_rx";
    .port_info 12 /OUTPUT 1 "o_uart_tx";
    .port_info 13 /INPUT 1 "i_cts_n";
    .port_info 14 /OUTPUT 1 "o_rts_n";
    .port_info 15 /OUTPUT 1 "o_uart_rx_int";
    .port_info 16 /OUTPUT 1 "o_uart_tx_int";
    .port_info 17 /OUTPUT 1 "o_uart_rxfifo_int";
    .port_info 18 /OUTPUT 1 "o_uart_txfifo_int";
P_000001f4e380cf20 .param/l "HARDWARE_FLOW_CONTROL_PRESENT" 0 4 7, C4<1>;
P_000001f4e380cf58 .param/l "INITIAL_SETUP" 0 4 5, C4<0000000000000000000000000011001>;
P_000001f4e380cf90 .param/l "KILL_SEQ" 1 4 206, C4<11111110111111101111111011111110>;
P_000001f4e380cfc8 .param/l "LCLLGFLEN" 1 4 26, C4<0100>;
P_000001f4e380d000 .param/l "LGFLEN" 0 4 6, C4<0100>;
P_000001f4e380d038 .param/l "TRIGGER_SEQ" 1 4 205, C4<00010000101001001001100010111101>;
P_000001f4e380d070 .param/l "UART_FIFO" 1 4 29, C4<01>;
P_000001f4e380d0a8 .param/l "UART_RXREG" 1 4 30, C4<10>;
P_000001f4e380d0e0 .param/l "UART_SETUP" 1 4 28, C4<00>;
P_000001f4e380d118 .param/l "UART_TXREG" 1 4 31, C4<11>;
L_000001f4e37dcc00 .functor OR 1, v000001f4e3864f60_0, v000001f4e3865a00_0, C4<0>, C4<0>;
L_000001f4e3867d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f4e37dba80 .functor OR 1, v000001f4e3864f60_0, L_000001f4e3867d18, C4<0>, C4<0>;
L_000001f4e37dc8f0 .functor OR 1, L_000001f4e37dba80, v000001f4e3865a00_0, C4<0>, C4<0>;
L_000001f4e37dcab0 .functor OR 1, L_000001f4e37dcdc0, v000001f4e3864b00_0, C4<0>, C4<0>;
L_000001f4e37dcea0 .functor AND 1, L_000001f4e38667f0, L_000001f4e3866930, C4<1>, C4<1>;
L_000001f4e37dcdc0 .functor BUFZ 1, v000001f4e3863e80_0, C4<0>, C4<0>, C4<0>;
L_000001f4e3868108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
o000001f4e3811898 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f4e37dd1b0 .functor AND 1, L_000001f4e3868108, o000001f4e3811898, C4<1>, C4<1>;
L_000001f4e37dcf80 .functor OR 1, v000001f4e3860010_0, L_000001f4e38661b0, C4<0>, C4<0>;
L_000001f4e37dbfc0 .functor OR 1, v000001f4e3860010_0, L_000001f4e3866250, C4<0>, C4<0>;
L_000001f4e37dd060 .functor AND 1, v000001f4e37ea5a0_0, L_000001f4e38c2010, C4<1>, C4<1>;
L_000001f4e37dd140 .functor AND 1, v000001f4e37ea5a0_0, L_000001f4e38c2bf0, C4<1>, C4<1>;
v000001f4e3862520_0 .net *"_ivl_11", 0 0, L_000001f4e37dba80;  1 drivers
L_000001f4e3867fa0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4e3862340_0 .net/2u *"_ivl_20", 15 0, L_000001f4e3867fa0;  1 drivers
L_000001f4e3867fe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f4e38623e0_0 .net/2u *"_ivl_22", 2 0, L_000001f4e3867fe8;  1 drivers
v000001f4e38632e0_0 .net *"_ivl_25", 0 0, L_000001f4e3866d90;  1 drivers
v000001f4e38627a0_0 .net *"_ivl_31", 0 0, L_000001f4e38667f0;  1 drivers
v000001f4e3862a20_0 .net/2u *"_ivl_40", 0 0, L_000001f4e3868108;  1 drivers
L_000001f4e3868270 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4e38636a0_0 .net/2u *"_ivl_46", 15 0, L_000001f4e3868270;  1 drivers
v000001f4e38625c0_0 .net *"_ivl_49", 1 0, L_000001f4e3866110;  1 drivers
v000001f4e3862660_0 .net *"_ivl_51", 0 0, L_000001f4e38661b0;  1 drivers
v000001f4e3862200_0 .net *"_ivl_52", 0 0, L_000001f4e37dcf80;  1 drivers
v000001f4e3862c00_0 .net *"_ivl_55", 0 0, L_000001f4e3866250;  1 drivers
v000001f4e3862ac0_0 .net *"_ivl_56", 0 0, L_000001f4e37dbfc0;  1 drivers
L_000001f4e38682b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f4e3863060_0 .net/2u *"_ivl_58", 7 0, L_000001f4e38682b8;  1 drivers
v000001f4e38622a0_0 .net *"_ivl_60", 7 0, L_000001f4e38c2470;  1 drivers
v000001f4e3862d40_0 .net *"_ivl_69", 23 0, L_000001f4e38c2b50;  1 drivers
L_000001f4e3868348 .functor BUFT 1, C4<00010000101001001001100010111101>, C4<0>, C4<0>, C4<0>;
v000001f4e3862f20_0 .net/2u *"_ivl_72", 31 0, L_000001f4e3868348;  1 drivers
v000001f4e3862700_0 .net *"_ivl_74", 0 0, L_000001f4e38c2010;  1 drivers
L_000001f4e3868390 .functor BUFT 1, C4<11111110111111101111111011111110>, C4<0>, C4<0>, C4<0>;
v000001f4e3863100_0 .net/2u *"_ivl_78", 31 0, L_000001f4e3868390;  1 drivers
v000001f4e38634c0_0 .net *"_ivl_80", 0 0, L_000001f4e38c2bf0;  1 drivers
L_000001f4e3867f58 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000001f4e3861c60_0 .net "check_cutoff", 3 0, L_000001f4e3867f58;  1 drivers
L_000001f4e3867df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e3862ca0_0 .net "ck_uart", 0 0, L_000001f4e3867df0;  1 drivers
v000001f4e3863740_0 .net "cts_n", 0 0, L_000001f4e37dd1b0;  1 drivers
v000001f4e3862840_0 .net "i_clk", 0 0, v000001f4e3864ec0_0;  1 drivers
v000001f4e38628e0_0 .net "i_cts_n", 0 0, o000001f4e3811898;  0 drivers
v000001f4e3862980_0 .net "i_reset", 0 0, v000001f4e3864f60_0;  1 drivers
v000001f4e3861e40_0 .net "i_uart_rx", 0 0, v000001f4e38650a0_0;  1 drivers
v000001f4e3862de0_0 .net "i_wb_addr", 1 0, v000001f4e3865140_0;  1 drivers
v000001f4e3861ee0_0 .net "i_wb_cyc", 0 0, v000001f4e38651e0_0;  1 drivers
v000001f4e38631a0_0 .net "i_wb_data", 31 0, v000001f4e3865280_0;  1 drivers
v000001f4e3861d00_0 .net "i_wb_sel", 3 0, v000001f4e37ea820_0;  1 drivers
v000001f4e3861f80_0 .net "i_wb_stb", 0 0, v000001f4e3866b10_0;  1 drivers
v000001f4e38620c0_0 .net "i_wb_we", 0 0, v000001f4e38670b0_0;  1 drivers
v000001f4e3863380_0 .net "kill_match", 0 0, L_000001f4e37dd140;  1 drivers
v000001f4e3863420_0 .net "next_rx_history", 31 0, L_000001f4e38c2a10;  1 drivers
v000001f4e38637e0_0 .var "o_rts_n", 0 0;
v000001f4e3865460_0 .net "o_uart_rx_int", 0 0, L_000001f4e3865d50;  1 drivers
v000001f4e3865be0_0 .net "o_uart_rxfifo_int", 0 0, L_000001f4e3867650;  1 drivers
v000001f4e3865aa0_0 .net "o_uart_tx", 0 0, v000001f4e3860bf0_0;  alias, 1 drivers
v000001f4e3865500_0 .net "o_uart_tx_int", 0 0, L_000001f4e38664d0;  1 drivers
v000001f4e3864240_0 .net "o_uart_txfifo_int", 0 0, L_000001f4e38671f0;  1 drivers
v000001f4e3865000_0 .var "o_wb_ack", 0 0;
v000001f4e3863d40_0 .var "o_wb_data", 31 0;
v000001f4e3864060_0 .net "o_wb_stall", 0 0, L_000001f4e3868300;  alias, 1 drivers
v000001f4e3864420_0 .var "r_rx_ferr", 0 0;
v000001f4e3863de0_0 .var "r_rx_perr", 0 0;
v000001f4e3863e80_0 .var "r_tx_break", 0 0;
v000001f4e3863f20_0 .var "r_wb_ack", 0 0;
v000001f4e3863fc0_0 .var "r_wb_addr", 1 0;
v000001f4e3865640_0 .net "rx_break", 0 0, L_000001f4e3867d18;  1 drivers
v000001f4e38656e0_0 .net "rx_empty_n", 0 0, L_000001f4e3866570;  1 drivers
L_000001f4e3867da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e3865960_0 .net "rx_ferr", 0 0, L_000001f4e3867da8;  1 drivers
v000001f4e3865780_0 .net "rx_fifo_err", 0 0, L_000001f4e37db7e0;  1 drivers
v000001f4e38649c0_0 .var "rx_history", 31 0;
L_000001f4e3867d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e38647e0_0 .net "rx_perr", 0 0, L_000001f4e3867d60;  1 drivers
v000001f4e3864380_0 .net "rx_stb", 0 0, v000001f4e37ea5a0_0;  1 drivers
v000001f4e3864880_0 .net "rx_uart_data", 7 0, v000001f4e37eae60_0;  1 drivers
v000001f4e3865a00_0 .var "rx_uart_reset", 0 0;
v000001f4e3865b40_0 .net "rxf_status", 15 0, L_000001f4e3867470;  1 drivers
v000001f4e3865820_0 .net "rxf_wb_data", 7 0, L_000001f4e3866610;  1 drivers
v000001f4e38644c0_0 .var "rxf_wb_read", 0 0;
v000001f4e3865320_0 .net "trigger_match", 0 0, L_000001f4e37dd060;  1 drivers
v000001f4e3864920_0 .var "trojan_active", 0 0;
v000001f4e3864100_0 .net "tx_break", 0 0, L_000001f4e37dcdc0;  1 drivers
v000001f4e38641a0_0 .net "tx_busy", 0 0, v000001f4e3860010_0;  1 drivers
v000001f4e38642e0_0 .net "tx_data", 7 0, L_000001f4e38666b0;  1 drivers
v000001f4e38653c0_0 .net "tx_empty_n", 0 0, L_000001f4e3866930;  1 drivers
v000001f4e3864b00_0 .var "tx_uart_reset", 0 0;
v000001f4e38655a0_0 .net "txf_err", 0 0, L_000001f4e37dcd50;  1 drivers
v000001f4e3864560_0 .net "txf_status", 15 0, L_000001f4e38662f0;  1 drivers
v000001f4e3864a60_0 .var "txf_wb_data", 7 0;
v000001f4e3864600_0 .var "txf_wb_write", 0 0;
v000001f4e38658c0_0 .var "uart_setup", 30 0;
v000001f4e38646a0_0 .net "wb_fifo_data", 31 0, L_000001f4e38c2650;  1 drivers
v000001f4e3864740_0 .net "wb_rx_data", 31 0, L_000001f4e38678d0;  1 drivers
v000001f4e3864ba0_0 .net "wb_tx_data", 31 0, L_000001f4e38c1ed0;  1 drivers
L_000001f4e3867650 .part L_000001f4e3867470, 1, 1;
L_000001f4e3865d50 .part L_000001f4e3867470, 0, 1;
L_000001f4e3866d90 .reduce/nor L_000001f4e3866570;
LS_000001f4e38678d0_0_0 .concat [ 8 1 1 1], L_000001f4e3866610, L_000001f4e3866d90, v000001f4e3863de0_0, L_000001f4e3867da8;
LS_000001f4e38678d0_0_4 .concat [ 1 1 3 16], L_000001f4e3867d18, L_000001f4e37db7e0, L_000001f4e3867fe8, L_000001f4e3867fa0;
L_000001f4e38678d0 .concat [ 11 21 0 0], LS_000001f4e38678d0_0_0, LS_000001f4e38678d0_0_4;
L_000001f4e38667f0 .reduce/nor v000001f4e3860010_0;
L_000001f4e38664d0 .part L_000001f4e38662f0, 0, 1;
L_000001f4e38671f0 .part L_000001f4e38662f0, 1, 1;
L_000001f4e3866110 .part L_000001f4e38662f0, 0, 2;
L_000001f4e38661b0 .part L_000001f4e38662f0, 0, 1;
L_000001f4e3866250 .part L_000001f4e38662f0, 0, 1;
L_000001f4e38c2470 .functor MUXZ 8, L_000001f4e38682b8, v000001f4e3864a60_0, L_000001f4e37dbfc0, C4<>;
LS_000001f4e38c1ed0_0_0 .concat [ 8 1 1 1], L_000001f4e38c2470, L_000001f4e37dcf80, L_000001f4e37dcdc0, v000001f4e3860bf0_0;
LS_000001f4e38c1ed0_0_4 .concat [ 1 1 2 1], L_000001f4e3867df0, L_000001f4e37dcd50, L_000001f4e3866110, o000001f4e3811898;
LS_000001f4e38c1ed0_0_8 .concat [ 16 0 0 0], L_000001f4e3868270;
L_000001f4e38c1ed0 .concat [ 11 5 16 0], LS_000001f4e38c1ed0_0_0, LS_000001f4e38c1ed0_0_4, LS_000001f4e38c1ed0_0_8;
L_000001f4e38c2650 .concat [ 16 16 0 0], L_000001f4e3867470, L_000001f4e38662f0;
L_000001f4e38c2b50 .part v000001f4e38649c0_0, 0, 24;
L_000001f4e38c2a10 .concat [ 8 24 0 0], v000001f4e37eae60_0, L_000001f4e38c2b50;
L_000001f4e38c2010 .cmp/eq 32, L_000001f4e38c2a10, L_000001f4e3868348;
L_000001f4e38c2bf0 .cmp/eq 32, L_000001f4e38c2a10, L_000001f4e3868390;
S_000001f4e379cea0 .scope module, "rx_lite" "rxuartlite" 4 76, 5 49 0, S_000001f4e3734de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_wr";
    .port_info 4 /OUTPUT 8 "o_data";
P_000001f4e3702ce0 .param/l "CLOCKS_PER_BAUD" 0 5 55, C4<0000011001>;
P_000001f4e3702d18 .param/l "RXUL_BIT_FIVE" 1 5 66, C4<0101>;
P_000001f4e3702d50 .param/l "RXUL_BIT_FOUR" 1 5 65, C4<0100>;
P_000001f4e3702d88 .param/l "RXUL_BIT_ONE" 1 5 62, C4<0001>;
P_000001f4e3702dc0 .param/l "RXUL_BIT_SEVEN" 1 5 68, C4<0111>;
P_000001f4e3702df8 .param/l "RXUL_BIT_SIX" 1 5 67, C4<0110>;
P_000001f4e3702e30 .param/l "RXUL_BIT_THREE" 1 5 64, C4<0011>;
P_000001f4e3702e68 .param/l "RXUL_BIT_TWO" 1 5 63, C4<0010>;
P_000001f4e3702ea0 .param/l "RXUL_BIT_ZERO" 1 5 59, C4<0000>;
P_000001f4e3702ed8 .param/l "RXUL_IDLE" 1 5 72, C4<1111>;
P_000001f4e3702f10 .param/l "RXUL_STOP" 1 5 70, C4<1000>;
P_000001f4e3702f48 .param/l "RXUL_WAIT" 1 5 71, C4<1001>;
P_000001f4e3702f80 .param/l "TB" 1 5 57, +C4<00000000000000000000000000001010>;
P_000001f4e3702fb8 .param/l "TIMER_BITS" 0 5 51, +C4<00000000000000000000000000001010>;
v000001f4e37eabe0_0 .var "baud_counter", 9 0;
v000001f4e37eaa00_0 .var "chg_counter", 9 0;
v000001f4e37eab40_0 .var "ck_uart", 0 0;
v000001f4e37ead20_0 .var "data_reg", 7 0;
L_000001f4e3867e38 .functor BUFT 1, C4<0000001100>, C4<0>, C4<0>, C4<0>;
v000001f4e37eadc0_0 .net "half_baud", 9 0, L_000001f4e3867e38;  1 drivers
v000001f4e37eb5e0_0 .var "half_baud_time", 0 0;
v000001f4e37ea6e0_0 .net "i_clk", 0 0, v000001f4e3864ec0_0;  alias, 1 drivers
v000001f4e37ea280_0 .net "i_reset", 0 0, L_000001f4e37dcc00;  1 drivers
v000001f4e37eaaa0_0 .net "i_uart_rx", 0 0, v000001f4e38650a0_0;  alias, 1 drivers
v000001f4e37eae60_0 .var "o_data", 7 0;
v000001f4e37ea5a0_0 .var "o_wr", 0 0;
v000001f4e37eaf00_0 .var "q_uart", 0 0;
v000001f4e37eafa0_0 .var "qq_uart", 0 0;
v000001f4e37eb860_0 .var "state", 3 0;
v000001f4e37e9d80_0 .var "zero_baud_counter", 0 0;
E_000001f4e37d5f40 .event posedge, v000001f4e37ea6e0_0;
S_000001f4e379d030 .scope module, "rxfifo" "ufifo" 4 84, 6 47 0, S_000001f4e3734de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_000001f4e379d1c0 .param/l "BW" 0 6 49, +C4<00000000000000000000000000001000>;
P_000001f4e379d1f8 .param/l "FLEN" 1 6 52, +C4<000000000000000000000000000000010000>;
P_000001f4e379d230 .param/l "LGFLEN" 0 6 50, C4<0100>;
P_000001f4e379d268 .param/l "RXFIFO" 0 6 51, C4<1>;
L_000001f4e37dc880 .functor OR 1, L_000001f4e3866bb0, v000001f4e38644c0_0, C4<0>, C4<0>;
L_000001f4e37dc730 .functor AND 1, v000001f4e37ea5a0_0, L_000001f4e37dc880, C4<1>, C4<1>;
L_000001f4e37dbee0 .functor AND 1, v000001f4e38644c0_0, L_000001f4e3866570, C4<1>, C4<1>;
L_000001f4e37db7e0 .functor AND 1, v000001f4e37ea5a0_0, L_000001f4e3866cf0, C4<1>, C4<1>;
v000001f4e37ea0a0_0 .net *"_ivl_1", 0 0, L_000001f4e3866bb0;  1 drivers
L_000001f4e3867ec8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001f4e37eb0e0_0 .net/2u *"_ivl_12", 3 0, L_000001f4e3867ec8;  1 drivers
v000001f4e37eb9a0_0 .net *"_ivl_19", 0 0, L_000001f4e3866cf0;  1 drivers
v000001f4e37eb540_0 .net *"_ivl_27", 0 0, L_000001f4e3866f70;  1 drivers
v000001f4e37eb180_0 .net *"_ivl_3", 0 0, L_000001f4e37dc880;  1 drivers
L_000001f4e3867e80 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001f4e37eb220_0 .net/2u *"_ivl_8", 3 0, L_000001f4e3867e80;  1 drivers
v000001f4e37eb360 .array "fifo", 15 0, 7 0;
v000001f4e37eb400_0 .net "i_clk", 0 0, v000001f4e3864ec0_0;  alias, 1 drivers
v000001f4e37e9e20_0 .net "i_data", 7 0, v000001f4e37eae60_0;  alias, 1 drivers
v000001f4e37eb4a0_0 .net "i_rd", 0 0, v000001f4e38644c0_0;  1 drivers
v000001f4e37ea640_0 .net "i_reset", 0 0, L_000001f4e37dc8f0;  1 drivers
v000001f4e37e9f60_0 .net "i_wr", 0 0, v000001f4e37ea5a0_0;  alias, 1 drivers
v000001f4e37ea000_0 .var "last_write", 7 0;
L_000001f4e3867f10 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001f4e37ea1e0_0 .net "lglen", 3 0, L_000001f4e3867f10;  1 drivers
v000001f4e37ea320_0 .net "o_data", 7 0, L_000001f4e3866610;  alias, 1 drivers
v000001f4e37ea460_0 .net "o_empty_n", 0 0, L_000001f4e3866570;  alias, 1 drivers
v000001f4e37cc970_0 .net "o_err", 0 0, L_000001f4e37db7e0;  alias, 1 drivers
v000001f4e37cca10_0 .net "o_status", 15 0, L_000001f4e3867470;  alias, 1 drivers
v000001f4e37cdaf0_0 .var "osrc", 0 0;
v000001f4e37ccb50_0 .var "r_data", 7 0;
v000001f4e37cd5f0_0 .var "r_fill", 3 0;
v000001f4e37ccbf0_0 .var "r_next", 3 0;
v000001f4e37cd730_0 .var "rd_addr", 3 0;
v000001f4e37ccdd0_0 .var "w_fill", 9 0;
v000001f4e37cce70_0 .net "w_half_full", 0 0, L_000001f4e38673d0;  1 drivers
v000001f4e37cd870_0 .net "w_read", 0 0, L_000001f4e37dbee0;  1 drivers
v000001f4e37cdf50_0 .net "w_waddr_plus_one", 3 0, L_000001f4e3867830;  1 drivers
v000001f4e37cdff0_0 .net "w_waddr_plus_two", 3 0, L_000001f4e3866c50;  1 drivers
v000001f4e37ccc90_0 .net "w_write", 0 0, L_000001f4e37dc730;  1 drivers
v000001f4e37cd230_0 .var "will_overflow", 0 0;
v000001f4e37c0820_0 .var "will_underflow", 0 0;
v000001f4e37c03c0_0 .var "wr_addr", 3 0;
E_000001f4e37d5b80 .event anyedge, v000001f4e37cd5f0_0;
L_000001f4e3866bb0 .reduce/nor v000001f4e37cd230_0;
L_000001f4e3866c50 .arith/sum 4, v000001f4e37c03c0_0, L_000001f4e3867e80;
L_000001f4e3867830 .arith/sum 4, v000001f4e37c03c0_0, L_000001f4e3867ec8;
L_000001f4e3866610 .functor MUXZ 8, v000001f4e37ccb50_0, v000001f4e37ea000_0, v000001f4e37cdaf0_0, C4<>;
L_000001f4e3866cf0 .reduce/nor L_000001f4e37dc730;
L_000001f4e38673d0 .part v000001f4e37cd5f0_0, 3, 1;
L_000001f4e3866f70 .reduce/nor v000001f4e37c0820_0;
L_000001f4e3867470 .concat [ 1 1 10 4], L_000001f4e3866f70, L_000001f4e38673d0, v000001f4e37ccdd0_0, L_000001f4e3867f10;
L_000001f4e3866570 .reduce/nor v000001f4e37c0820_0;
S_000001f4e376bb80 .scope generate, "RXFIFO_FILL" "RXFIFO_FILL" 6 227, 6 227 0, S_000001f4e379d030;
 .timescale 0 0;
S_000001f4e376bd10 .scope module, "tx" "txuart" 4 175, 7 99 0, S_000001f4e3734de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 31 "i_setup";
    .port_info 3 /INPUT 1 "i_break";
    .port_info 4 /INPUT 1 "i_wr";
    .port_info 5 /INPUT 8 "i_data";
    .port_info 6 /INPUT 1 "i_cts_n";
    .port_info 7 /OUTPUT 1 "o_uart_tx";
    .port_info 8 /OUTPUT 1 "o_busy";
P_000001f4e375a290 .param/l "INITIAL_SETUP" 0 7 101, C4<0000000000000000000000000011001>;
P_000001f4e375a2c8 .param/l "TXU_BIT_ONE" 1 7 104, C4<0001>;
P_000001f4e375a300 .param/l "TXU_BIT_SEVEN" 1 7 110, C4<0111>;
P_000001f4e375a338 .param/l "TXU_BIT_THREE" 1 7 106, C4<0011>;
P_000001f4e375a370 .param/l "TXU_BIT_TWO" 1 7 105, C4<0010>;
P_000001f4e375a3a8 .param/l "TXU_BIT_ZERO" 1 7 103, C4<0000>;
P_000001f4e375a3e0 .param/l "TXU_BREAK" 1 7 115, C4<1110>;
P_000001f4e375a418 .param/l "TXU_IDLE" 1 7 116, C4<1111>;
P_000001f4e375a450 .param/l "TXU_PARITY" 1 7 111, C4<1000>;
P_000001f4e375a488 .param/l "TXU_SECOND_STOP" 1 7 113, C4<1010>;
P_000001f4e375a4c0 .param/l "TXU_STOP" 1 7 112, C4<1001>;
L_000001f4e3868150 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f4e37c0c80_0 .net/2u *"_ivl_0", 3 0, L_000001f4e3868150;  1 drivers
v000001f4e37c0d20_0 .net *"_ivl_13", 0 0, L_000001f4e3867330;  1 drivers
v000001f4e37c0dc0_0 .net *"_ivl_3", 23 0, L_000001f4e3867010;  1 drivers
L_000001f4e38681e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e37c0fa0_0 .net/2u *"_ivl_34", 0 0, L_000001f4e38681e0;  1 drivers
v000001f4e37c06e0_0 .net *"_ivl_36", 3 0, L_000001f4e3865fd0;  1 drivers
v000001f4e37c0500_0 .net *"_ivl_7", 23 0, L_000001f4e3867290;  1 drivers
L_000001f4e3868198 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f4e37c05a0_0 .net/2u *"_ivl_8", 3 0, L_000001f4e3868198;  1 drivers
v000001f4e3861690_0 .var "baud_counter", 27 0;
v000001f4e3860a10_0 .net "break_condition", 27 0, L_000001f4e3867790;  1 drivers
v000001f4e38614b0_0 .var "calc_parity", 0 0;
v000001f4e38612d0_0 .var "ck_cts", 0 0;
v000001f4e38603d0_0 .net "clocks_per_baud", 27 0, L_000001f4e3867150;  1 drivers
v000001f4e3860510_0 .net "data_bits", 1 0, L_000001f4e3867bf0;  1 drivers
v000001f4e385ff70_0 .net "dblstop", 0 0, L_000001f4e38669d0;  1 drivers
v000001f4e3861050_0 .net "fixd_parity", 0 0, L_000001f4e3867b50;  1 drivers
v000001f4e3861370_0 .net "fixdp_value", 0 0, L_000001f4e3865f30;  1 drivers
v000001f4e38619b0_0 .net "hw_flow_control", 0 0, L_000001f4e3867970;  1 drivers
v000001f4e38610f0_0 .net "i_break", 0 0, v000001f4e3863e80_0;  1 drivers
v000001f4e385fc50_0 .net "i_clk", 0 0, v000001f4e3864ec0_0;  alias, 1 drivers
v000001f4e3860470_0 .net "i_cts_n", 0 0, L_000001f4e37dd1b0;  alias, 1 drivers
v000001f4e385fb10_0 .net "i_data", 7 0, L_000001f4e38666b0;  alias, 1 drivers
v000001f4e3860650_0 .net "i_data_bits", 1 0, L_000001f4e3867a10;  1 drivers
v000001f4e38605b0_0 .net "i_parity_odd", 0 0, L_000001f4e3865df0;  1 drivers
L_000001f4e3868228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f4e3860fb0_0 .net "i_reset", 0 0, L_000001f4e3868228;  1 drivers
v000001f4e3860c90_0 .net "i_setup", 30 0, v000001f4e38658c0_0;  1 drivers
v000001f4e3860330_0 .net "i_wr", 0 0, L_000001f4e3866930;  alias, 1 drivers
v000001f4e3860e70_0 .var "last_state", 0 0;
v000001f4e3861410_0 .var "lcl_data", 7 0;
v000001f4e3860dd0_0 .net "o_busy", 0 0, v000001f4e3860010_0;  alias, 1 drivers
v000001f4e3860bf0_0 .var "o_uart_tx", 0 0;
v000001f4e38606f0_0 .net "parity_odd", 0 0, L_000001f4e3866890;  1 drivers
v000001f4e3860970_0 .var "q_cts_n", 0 0;
v000001f4e3860790_0 .var "qq_cts_n", 0 0;
v000001f4e3860010_0 .var "r_busy", 0 0;
v000001f4e385fcf0_0 .var "r_setup", 30 0;
v000001f4e38608d0_0 .var "state", 3 0;
v000001f4e3860830_0 .net "unused", 0 0, L_000001f4e3866070;  1 drivers
v000001f4e3860ab0_0 .net "use_parity", 0 0, L_000001f4e3867ab0;  1 drivers
v000001f4e3860b50_0 .var "zero_baud_counter", 0 0;
L_000001f4e3867010 .part v000001f4e385fcf0_0, 0, 24;
L_000001f4e3867150 .concat [ 24 4 0 0], L_000001f4e3867010, L_000001f4e3868150;
L_000001f4e3867290 .part v000001f4e385fcf0_0, 0, 24;
L_000001f4e3867790 .concat [ 4 24 0 0], L_000001f4e3868198, L_000001f4e3867290;
L_000001f4e3867330 .part v000001f4e385fcf0_0, 30, 1;
L_000001f4e3867970 .reduce/nor L_000001f4e3867330;
L_000001f4e3867a10 .part v000001f4e38658c0_0, 28, 2;
L_000001f4e3867bf0 .part v000001f4e385fcf0_0, 28, 2;
L_000001f4e38669d0 .part v000001f4e385fcf0_0, 27, 1;
L_000001f4e3867ab0 .part v000001f4e385fcf0_0, 26, 1;
L_000001f4e3867b50 .part v000001f4e385fcf0_0, 25, 1;
L_000001f4e3865df0 .part v000001f4e38658c0_0, 24, 1;
L_000001f4e3866890 .part v000001f4e385fcf0_0, 24, 1;
L_000001f4e3865f30 .part v000001f4e385fcf0_0, 24, 1;
L_000001f4e3865fd0 .concat [ 2 1 1 0], L_000001f4e3867bf0, L_000001f4e3865df0, L_000001f4e38681e0;
L_000001f4e3866070 .reduce/and L_000001f4e3865fd0;
S_000001f4e3802600 .scope module, "txfifo" "ufifo" 4 143, 6 47 0, S_000001f4e3734de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_000001f4e376bea0 .param/l "BW" 0 6 49, +C4<00000000000000000000000000001000>;
P_000001f4e376bed8 .param/l "FLEN" 1 6 52, +C4<000000000000000000000000000000010000>;
P_000001f4e376bf10 .param/l "LGFLEN" 0 6 50, C4<0100>;
P_000001f4e376bf48 .param/l "RXFIFO" 0 6 51, C4<0>;
L_000001f4e37dbf50 .functor OR 1, L_000001f4e3867510, L_000001f4e37dcea0, C4<0>, C4<0>;
L_000001f4e37dc9d0 .functor AND 1, v000001f4e3864600_0, L_000001f4e37dbf50, C4<1>, C4<1>;
L_000001f4e37dca40 .functor AND 1, L_000001f4e37dcea0, L_000001f4e3866930, C4<1>, C4<1>;
L_000001f4e37dcd50 .functor AND 1, v000001f4e3864600_0, L_000001f4e3866750, C4<1>, C4<1>;
v000001f4e3860f10_0 .net *"_ivl_1", 0 0, L_000001f4e3867510;  1 drivers
L_000001f4e3868078 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001f4e3861190_0 .net/2u *"_ivl_12", 3 0, L_000001f4e3868078;  1 drivers
v000001f4e3861730_0 .net *"_ivl_19", 0 0, L_000001f4e3866750;  1 drivers
v000001f4e385fe30_0 .net *"_ivl_27", 0 0, L_000001f4e38676f0;  1 drivers
v000001f4e3861230_0 .net *"_ivl_3", 0 0, L_000001f4e37dbf50;  1 drivers
L_000001f4e3868030 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001f4e38617d0_0 .net/2u *"_ivl_8", 3 0, L_000001f4e3868030;  1 drivers
v000001f4e3861550 .array "fifo", 15 0, 7 0;
v000001f4e38615f0_0 .net "i_clk", 0 0, v000001f4e3864ec0_0;  alias, 1 drivers
v000001f4e3861870_0 .net "i_data", 7 0, v000001f4e3864a60_0;  1 drivers
v000001f4e385fbb0_0 .net "i_rd", 0 0, L_000001f4e37dcea0;  1 drivers
v000001f4e3860290_0 .net "i_reset", 0 0, L_000001f4e37dcab0;  1 drivers
v000001f4e385fed0_0 .net "i_wr", 0 0, v000001f4e3864600_0;  1 drivers
v000001f4e3861910_0 .var "last_write", 7 0;
L_000001f4e38680c0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001f4e385fd90_0 .net "lglen", 3 0, L_000001f4e38680c0;  1 drivers
v000001f4e38600b0_0 .net "o_data", 7 0, L_000001f4e38666b0;  alias, 1 drivers
v000001f4e3860150_0 .net "o_empty_n", 0 0, L_000001f4e3866930;  alias, 1 drivers
v000001f4e38601f0_0 .net "o_err", 0 0, L_000001f4e37dcd50;  alias, 1 drivers
v000001f4e3862fc0_0 .net "o_status", 15 0, L_000001f4e38662f0;  alias, 1 drivers
v000001f4e38639c0_0 .var "osrc", 0 0;
v000001f4e3863560_0 .var "r_data", 7 0;
v000001f4e3862020_0 .var "r_fill", 3 0;
v000001f4e3863240_0 .var "r_next", 3 0;
v000001f4e3862e80_0 .var "rd_addr", 3 0;
v000001f4e3863880_0 .var "w_fill", 9 0;
v000001f4e3862480_0 .net "w_half_full", 0 0, L_000001f4e3866430;  1 drivers
v000001f4e3863600_0 .net "w_read", 0 0, L_000001f4e37dca40;  1 drivers
v000001f4e3862b60_0 .net "w_waddr_plus_one", 3 0, L_000001f4e38675b0;  1 drivers
v000001f4e3861da0_0 .net "w_waddr_plus_two", 3 0, L_000001f4e3866390;  1 drivers
v000001f4e3862160_0 .net "w_write", 0 0, L_000001f4e37dc9d0;  1 drivers
v000001f4e3863920_0 .var "will_overflow", 0 0;
v000001f4e3861b20_0 .var "will_underflow", 0 0;
v000001f4e3861bc0_0 .var "wr_addr", 3 0;
E_000001f4e37d57c0 .event anyedge, v000001f4e3862020_0;
L_000001f4e3867510 .reduce/nor v000001f4e3863920_0;
L_000001f4e3866390 .arith/sum 4, v000001f4e3861bc0_0, L_000001f4e3868030;
L_000001f4e38675b0 .arith/sum 4, v000001f4e3861bc0_0, L_000001f4e3868078;
L_000001f4e38666b0 .functor MUXZ 8, v000001f4e3863560_0, v000001f4e3861910_0, v000001f4e38639c0_0, C4<>;
L_000001f4e3866750 .reduce/nor L_000001f4e37dc9d0;
L_000001f4e3866430 .part v000001f4e3862020_0, 3, 1;
L_000001f4e38676f0 .reduce/nor v000001f4e3863920_0;
L_000001f4e38662f0 .concat [ 1 1 10 4], L_000001f4e38676f0, L_000001f4e3866430, v000001f4e3863880_0, L_000001f4e38680c0;
L_000001f4e3866930 .reduce/nor v000001f4e3861b20_0;
S_000001f4e3802790 .scope generate, "TXFIFO_FILL" "TXFIFO_FILL" 6 227, 6 227 0, S_000001f4e3802600;
 .timescale 0 0;
S_000001f4e3802920 .scope task, "send_uart_byte" "send_uart_byte" 3 38, 3 38 0, S_000001f4e3809ac0;
 .timescale -9 -12;
v000001f4e3864ce0_0 .var "data", 7 0;
v000001f4e3864d80_0 .var/i "i", 31 0;
TD_wbuart_tb.send_uart_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38650a0_0, 0, 1;
    %delay 250000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4e3864d80_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f4e3864d80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f4e3864ce0_0;
    %load/vec4 v000001f4e3864d80_0;
    %part/s 1;
    %store/vec4 v000001f4e38650a0_0, 0, 1;
    %delay 250000, 0;
    %load/vec4 v000001f4e3864d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4e3864d80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e38650a0_0, 0, 1;
    %delay 250000, 0;
    %end;
    .scope S_000001f4e379cea0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e37eaf00_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001f4e379cea0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e37eafa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f4e379cea0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e37eab40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001f4e379cea0;
T_4 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001f4e37eaf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4e37eafa0_0, 0;
    %assign/vec4 v000001f4e37eab40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f4e37eafa0_0;
    %load/vec4 v000001f4e37eaf00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4e37eaaa0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001f4e37eaf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4e37eafa0_0, 0;
    %assign/vec4 v000001f4e37eab40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f4e379cea0;
T_5 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v000001f4e37eaa00_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_000001f4e379cea0;
T_6 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v000001f4e37eaa00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f4e37eafa0_0;
    %load/vec4 v000001f4e37eab40_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4e37eaa00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001f4e37eaa00_0;
    %cmpi/ne 1023, 0, 10;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001f4e37eaa00_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001f4e37eaa00_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f4e379cea0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e37eb5e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001f4e379cea0;
T_8 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37eb5e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f4e37eab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v000001f4e37eadc0_0;
    %subi 2, 0, 10;
    %load/vec4 v000001f4e37eaa00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.2;
    %assign/vec4 v000001f4e37eb5e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f4e379cea0;
T_9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f4e37eb860_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_000001f4e379cea0;
T_10 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e37eb860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e37eb860_0, 0;
    %load/vec4 v000001f4e37eab40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v000001f4e37eb5e0_0;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e37eb860_0, 0;
T_10.4 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/u 9, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_10.9, 5;
    %load/vec4 v000001f4e37eab40_0;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e37eb860_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v000001f4e37e9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/u 8, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz  T_10.12, 5;
    %load/vec4 v000001f4e37eb860_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e37eb860_0, 0;
T_10.12 ;
T_10.10 ;
T_10.8 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f4e379cea0;
T_11 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37e9d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v000001f4e37eb860_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001f4e37eafa0_0;
    %load/vec4 v000001f4e37ead20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4e37ead20_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f4e379cea0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e37ea5a0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001f4e379cea0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f4e37eae60_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_000001f4e379cea0;
T_14 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37ea5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f4e37eae60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f4e37e9d80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v000001f4e37eb860_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000001f4e37eab40_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37ea5a0_0, 0;
    %load/vec4 v000001f4e37ead20_0;
    %assign/vec4 v000001f4e37eae60_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37ea5a0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f4e379cea0;
T_15 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f4e37eabe0_0, 0, 10;
    %end;
    .thread T_15;
    .scope S_000001f4e379cea0;
T_16 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4e37eabe0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_16.5, 4;
    %load/vec4 v000001f4e37eab40_0;
    %nor/r;
    %and;
T_16.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v000001f4e37eb5e0_0;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 24, 0, 10;
    %assign/vec4 v000001f4e37eabe0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f4e37eabe0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v000001f4e37e9d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.10, 9;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 5;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 24, 0, 10;
    %assign/vec4 v000001f4e37eabe0_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v000001f4e37e9d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v000001f4e37eabe0_0;
    %subi 1, 0, 10;
    %assign/vec4 v000001f4e37eabe0_0, 0;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f4e379cea0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e37e9d80_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000001f4e379cea0;
T_18 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37e9d80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_18.5, 4;
    %load/vec4 v000001f4e37eab40_0;
    %nor/r;
    %and;
T_18.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v000001f4e37eb5e0_0;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37e9d80_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37e9d80_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v000001f4e37e9d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v000001f4e37eb860_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 5;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37e9d80_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v000001f4e37eabe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37e9d80_0, 0;
T_18.11 ;
T_18.9 ;
T_18.7 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001f4e376bb80;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e37cd5f0_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001f4e376bb80;
T_20 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e37cd5f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f4e37ccc90_0;
    %load/vec4 v000001f4e37cd870_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v000001f4e37cd5f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001f4e37cd5f0_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v000001f4e37cd5f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e37cd5f0_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f4e379d030;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e37cd230_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000001f4e379d030;
T_22 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37cd230_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001f4e37eb4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001f4e37cd230_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_22.4, 8;
    %load/vec4 v000001f4e37e9f60_0;
    %and;
T_22.4;
    %assign/vec4 v000001f4e37cd230_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001f4e37ccc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v000001f4e37cd230_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_22.7, 8;
    %load/vec4 v000001f4e37cdff0_0;
    %load/vec4 v000001f4e37cd730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_22.7;
    %assign/vec4 v000001f4e37cd230_0, 0;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v000001f4e37cdf50_0;
    %load/vec4 v000001f4e37cd730_0;
    %cmp/e;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37cd230_0, 0;
T_22.8 ;
T_22.6 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f4e379d030;
T_23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e37c03c0_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_000001f4e379d030;
T_24 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e37c03c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001f4e37ccc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001f4e37cdf50_0;
    %assign/vec4 v000001f4e37c03c0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001f4e379d030;
T_25 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ccc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000001f4e37e9e20_0;
    %load/vec4 v000001f4e37c03c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4e37eb360, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f4e379d030;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e37c0820_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001f4e379d030;
T_27 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37c0820_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001f4e37e9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37c0820_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001f4e37cd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v000001f4e37c0820_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_27.6, 8;
    %load/vec4 v000001f4e37ccbf0_0;
    %load/vec4 v000001f4e37c03c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_27.6;
    %assign/vec4 v000001f4e37c0820_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001f4e379d030;
T_28 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e37cd730_0, 0, 4;
    %end;
    .thread T_28;
    .scope S_000001f4e379d030;
T_29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f4e37ccbf0_0, 0, 4;
    %end;
    .thread T_29;
    .scope S_000001f4e379d030;
T_30 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e37cd730_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4e37ccbf0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001f4e37cd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001f4e37cd730_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e37cd730_0, 0;
    %load/vec4 v000001f4e37cd730_0;
    %addi 2, 0, 4;
    %assign/vec4 v000001f4e37ccbf0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001f4e379d030;
T_31 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37cd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v000001f4e37ccbf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001f4e37eb360, 4;
    %assign/vec4 v000001f4e37ccb50_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001f4e379d030;
T_32 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37e9f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v000001f4e37ea460_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_32.3, 9;
    %load/vec4 v000001f4e37cd870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v000001f4e37ccbf0_0;
    %load/vec4 v000001f4e37c03c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.4;
    %or;
T_32.3;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001f4e37e9e20_0;
    %assign/vec4 v000001f4e37ea000_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001f4e379d030;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e37cdaf0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_000001f4e379d030;
T_34 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e37ea640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37cdaf0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001f4e37e9f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.4, 9;
    %load/vec4 v000001f4e37ea460_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_34.5, 9;
    %load/vec4 v000001f4e37cd870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.6, 9;
    %load/vec4 v000001f4e37ccbf0_0;
    %load/vec4 v000001f4e37c03c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.6;
    %or;
T_34.5;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e37cdaf0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v000001f4e37eb4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e37cdaf0_0, 0;
T_34.7 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001f4e379d030;
T_35 ;
    %wait E_000001f4e37d5b80;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f4e37ccdd0_0, 0, 10;
    %load/vec4 v000001f4e37cd5f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f4e37ccdd0_0, 4, 4;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001f4e3802790;
T_36 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f4e3862020_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_000001f4e3802790;
T_37 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e3862020_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001f4e3862160_0;
    %load/vec4 v000001f4e3863600_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v000001f4e3862020_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e3862020_0, 0;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v000001f4e3862020_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001f4e3862020_0, 0;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f4e3802600;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3863920_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000001f4e3802600;
T_39 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3863920_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001f4e385fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001f4e3863920_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_39.4, 8;
    %load/vec4 v000001f4e385fed0_0;
    %and;
T_39.4;
    %assign/vec4 v000001f4e3863920_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001f4e3862160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.5, 8;
    %load/vec4 v000001f4e3863920_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_39.7, 8;
    %load/vec4 v000001f4e3861da0_0;
    %load/vec4 v000001f4e3862e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_39.7;
    %assign/vec4 v000001f4e3863920_0, 0;
    %jmp T_39.6;
T_39.5 ;
    %load/vec4 v000001f4e3862b60_0;
    %load/vec4 v000001f4e3862e80_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3863920_0, 0;
T_39.8 ;
T_39.6 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001f4e3802600;
T_40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e3861bc0_0, 0, 4;
    %end;
    .thread T_40;
    .scope S_000001f4e3802600;
T_41 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e3861bc0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001f4e3862160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001f4e3862b60_0;
    %assign/vec4 v000001f4e3861bc0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001f4e3802600;
T_42 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000001f4e3861870_0;
    %load/vec4 v000001f4e3861bc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4e3861550, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001f4e3802600;
T_43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3861b20_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_000001f4e3802600;
T_44 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3861b20_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001f4e385fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3861b20_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v000001f4e3863600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v000001f4e3861b20_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_44.6, 8;
    %load/vec4 v000001f4e3863240_0;
    %load/vec4 v000001f4e3861bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_44.6;
    %assign/vec4 v000001f4e3861b20_0, 0;
T_44.4 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001f4e3802600;
T_45 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e3862e80_0, 0, 4;
    %end;
    .thread T_45;
    .scope S_000001f4e3802600;
T_46 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f4e3863240_0, 0, 4;
    %end;
    .thread T_46;
    .scope S_000001f4e3802600;
T_47 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e3862e80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4e3863240_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001f4e3863600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001f4e3862e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e3862e80_0, 0;
    %load/vec4 v000001f4e3862e80_0;
    %addi 2, 0, 4;
    %assign/vec4 v000001f4e3863240_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001f4e3802600;
T_48 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3863600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v000001f4e3863240_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001f4e3861550, 4;
    %assign/vec4 v000001f4e3863560_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001f4e3802600;
T_49 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e385fed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v000001f4e3860150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_49.3, 9;
    %load/vec4 v000001f4e3863600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.4, 9;
    %load/vec4 v000001f4e3863240_0;
    %load/vec4 v000001f4e3861bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_49.4;
    %or;
T_49.3;
    %and;
T_49.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000001f4e3861870_0;
    %assign/vec4 v000001f4e3861910_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001f4e3802600;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38639c0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_000001f4e3802600;
T_51 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38639c0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001f4e385fed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v000001f4e3860150_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_51.5, 9;
    %load/vec4 v000001f4e3863600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.6, 9;
    %load/vec4 v000001f4e3863240_0;
    %load/vec4 v000001f4e3861bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_51.6;
    %or;
T_51.5;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38639c0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v000001f4e385fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38639c0_0, 0;
T_51.7 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001f4e3802600;
T_52 ;
    %wait E_000001f4e37d57c0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001f4e3863880_0, 0, 10;
    %load/vec4 v000001f4e3862020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f4e3863880_0, 4, 4;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000001f4e376bd10;
T_53 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f4e3860970_0, 0;
    %assign/vec4 v000001f4e3860790_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001f4e3860970_0;
    %load/vec4 v000001f4e3860470_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001f4e3860970_0, 0;
    %assign/vec4 v000001f4e3860790_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001f4e376bd10;
T_54 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38612d0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001f4e3860790_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_54.2, 8;
    %load/vec4 v000001f4e38619b0_0;
    %nor/r;
    %or;
T_54.2;
    %assign/vec4 v000001f4e38612d0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001f4e376bd10;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3860010_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_000001f4e376bd10;
T_56 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f4e38608d0_0, 0, 4;
    %end;
    .thread T_56;
    .scope S_000001f4e376bd10;
T_57 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860010_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001f4e38610f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860010_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v000001f4e3860b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860010_0, 0;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_57.6, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %load/vec4 v000001f4e38612d0_0;
    %nor/r;
    %assign/vec4 v000001f4e3860010_0, 0;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v000001f4e3860330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_57.12, 9;
    %load/vec4 v000001f4e3860010_0;
    %nor/r;
    %and;
T_57.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860010_0, 0;
    %load/vec4 v000001f4e3860650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.16, 6;
    %jmp T_57.17;
T_57.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.17;
T_57.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.17;
T_57.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.17;
T_57.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.17;
T_57.17 ;
    %pop/vec4 1;
    %jmp T_57.11;
T_57.10 ;
    %load/vec4 v000001f4e38612d0_0;
    %nor/r;
    %assign/vec4 v000001f4e3860010_0, 0;
T_57.11 ;
    %jmp T_57.9;
T_57.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860010_0, 0;
    %load/vec4 v000001f4e38608d0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_57.20, 4;
    %load/vec4 v000001f4e3860ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.22, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_57.23, 8;
T_57.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_57.23, 8;
 ; End of false expr.
    %blend;
T_57.23;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v000001f4e38608d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
T_57.21 ;
    %jmp T_57.19;
T_57.18 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_57.24, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.25;
T_57.24 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_57.26, 4;
    %load/vec4 v000001f4e385ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.28, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
    %jmp T_57.29;
T_57.28 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
T_57.29 ;
    %jmp T_57.27;
T_57.26 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e38608d0_0, 0;
T_57.27 ;
T_57.25 ;
T_57.19 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001f4e376bd10;
T_58 ;
    %pushi/vec4 25, 0, 31;
    %store/vec4 v000001f4e385fcf0_0, 0, 31;
    %end;
    .thread T_58;
    .scope S_000001f4e376bd10;
T_59 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001f4e3860c90_0;
    %assign/vec4 v000001f4e385fcf0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001f4e376bd10;
T_60 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f4e3861410_0, 0, 8;
    %end;
    .thread T_60;
    .scope S_000001f4e376bd10;
T_61 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v000001f4e385fb10_0;
    %assign/vec4 v000001f4e3861410_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001f4e3860b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4e3861410_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4e3861410_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001f4e376bd10;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3860bf0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000001f4e376bd10;
T_63 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860bf0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000001f4e38610f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_63.4, 8;
    %load/vec4 v000001f4e3860330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_63.5, 10;
    %load/vec4 v000001f4e3860010_0;
    %nor/r;
    %and;
T_63.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.4;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3860bf0_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v000001f4e3860b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v000001f4e38608d0_0;
    %dup/vec4;
    %pushi/vec4 0, 7, 4;
    %cmp/z;
    %jmp/1 T_63.8, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_63.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860bf0_0, 0;
    %jmp T_63.11;
T_63.8 ;
    %load/vec4 v000001f4e3861410_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001f4e3860bf0_0, 0;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v000001f4e38614b0_0;
    %assign/vec4 v000001f4e3860bf0_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.6 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000001f4e376bd10;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38614b0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_000001f4e376bd10;
T_65 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v000001f4e3860c90_0;
    %parti/s 1, 24, 6;
    %assign/vec4 v000001f4e38614b0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001f4e3861050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v000001f4e3861370_0;
    %assign/vec4 v000001f4e38614b0_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v000001f4e3860b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v000001f4e38608d0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.6, 4;
    %load/vec4 v000001f4e38614b0_0;
    %load/vec4 v000001f4e3861410_0;
    %parti/s 1, 0, 2;
    %xor;
    %assign/vec4 v000001f4e38614b0_0, 0;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_65.8, 4;
    %load/vec4 v000001f4e38606f0_0;
    %assign/vec4 v000001f4e38614b0_0, 0;
T_65.8 ;
T_65.7 ;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v000001f4e3860010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.10, 8;
    %load/vec4 v000001f4e38606f0_0;
    %assign/vec4 v000001f4e38614b0_0, 0;
T_65.10 ;
T_65.5 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001f4e376bd10;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3860b50_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_000001f4e376bd10;
T_67 ;
    %pushi/vec4 5, 0, 28;
    %store/vec4 v000001f4e3861690_0, 0, 28;
    %end;
    .thread T_67;
    .scope S_000001f4e376bd10;
T_68 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 400, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3860b50_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000001f4e38610f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v000001f4e3860a10_0;
    %assign/vec4 v000001f4e3861690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3860b50_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v000001f4e3861690_0;
    %pushi/vec4 1, 0, 28;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001f4e3860b50_0, 0;
    %load/vec4 v000001f4e3860b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %load/vec4 v000001f4e3861690_0;
    %subi 1, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %jmp T_68.5;
T_68.4 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_68.6, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860b50_0, 0;
    %jmp T_68.7;
T_68.6 ;
    %load/vec4 v000001f4e38608d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_68.8, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3860b50_0, 0;
    %load/vec4 v000001f4e3860330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.12, 9;
    %load/vec4 v000001f4e3860010_0;
    %nor/r;
    %and;
T_68.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.10, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001f4e3860c90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3860b50_0, 0;
T_68.10 ;
    %jmp T_68.9;
T_68.8 ;
    %load/vec4 v000001f4e3860e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.13, 8;
    %load/vec4 v000001f4e38603d0_0;
    %subi 2, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
    %jmp T_68.14;
T_68.13 ;
    %load/vec4 v000001f4e38603d0_0;
    %subi 1, 0, 28;
    %assign/vec4 v000001f4e3861690_0, 0;
T_68.14 ;
T_68.9 ;
T_68.7 ;
T_68.5 ;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001f4e376bd10;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3860e70_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_000001f4e376bd10;
T_70 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3860fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3860e70_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000001f4e385ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v000001f4e38608d0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001f4e3860e70_0, 0;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v000001f4e38608d0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001f4e3860e70_0, 0;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001f4e3734de0;
T_71 ;
    %pushi/vec4 25, 0, 31;
    %store/vec4 v000001f4e38658c0_0, 0, 31;
    %end;
    .thread T_71;
    .scope S_000001f4e3734de0;
T_72 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_72.3, 10;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_72.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f4e38658c0_0, 4, 5;
T_72.4 ;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f4e38658c0_0, 4, 5;
T_72.6 ;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.8, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f4e38658c0_0, 4, 5;
T_72.8 ;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_72.12, 8;
    %pushi/vec4 0, 0, 1;
    %or;
T_72.12;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 6, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f4e38658c0_0, 4, 5;
T_72.10 ;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001f4e3734de0;
T_73 ;
    %wait E_000001f4e37d5f40;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.1, 9;
    %load/vec4 v000001f4e38658c0_0;
    %parti/s 1, 30, 6;
    %nor/r;
    %and;
T_73.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.0, 8;
    %load/vec4 v000001f4e3861c60_0;
    %load/vec4 v000001f4e3865b40_0;
    %parti/s 4, 2, 3;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_73.0;
    %assign/vec4 v000001f4e38637e0_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_000001f4e3734de0;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38644c0_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_000001f4e3734de0;
T_75 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.1, 9;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_75.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.0, 8;
    %load/vec4 v000001f4e38620c0_0;
    %nor/r;
    %and;
T_75.0;
    %assign/vec4 v000001f4e38644c0_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_000001f4e3734de0;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3863de0_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_000001f4e3734de0;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3864420_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_000001f4e3734de0;
T_78 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3865a00_0;
    %flag_set/vec4 8;
    %jmp/1 T_78.2, 8;
    %load/vec4 v000001f4e3865640_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_78.2;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3863de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3864420_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_78.6, 10;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_78.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.5, 9;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_78.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.7, 8;
    %load/vec4 v000001f4e3863de0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 9, 5;
    %inv;
    %and;
T_78.9;
    %assign/vec4 v000001f4e3863de0_0, 0;
    %load/vec4 v000001f4e3864420_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_78.10, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 10, 5;
    %inv;
    %and;
T_78.10;
    %assign/vec4 v000001f4e3864420_0, 0;
T_78.7 ;
    %jmp T_78.4;
T_78.3 ;
    %load/vec4 v000001f4e3864380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.11, 8;
    %load/vec4 v000001f4e3863de0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_78.13, 8;
    %load/vec4 v000001f4e38647e0_0;
    %or;
T_78.13;
    %assign/vec4 v000001f4e3863de0_0, 0;
    %load/vec4 v000001f4e3864420_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_78.14, 8;
    %load/vec4 v000001f4e3865960_0;
    %or;
T_78.14;
    %assign/vec4 v000001f4e3864420_0, 0;
T_78.11 ;
T_78.4 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_000001f4e3734de0;
T_79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3865a00_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_000001f4e3734de0;
T_80 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %flag_set/vec4 8;
    %jmp/1 T_80.2, 8;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_80.4, 11;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_80.3, 10;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_80.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_80.2;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3865a00_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_80.9, 11;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_80.8, 10;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_80.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.7, 9;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 1, 2;
    %and;
T_80.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v000001f4e3865a00_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3865a00_0, 0;
T_80.6 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001f4e3734de0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3864600_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_000001f4e3734de0;
T_82 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.2, 10;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.1, 9;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_82.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.0, 8;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 0, 2;
    %and;
T_82.0;
    %assign/vec4 v000001f4e3864600_0, 0;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001f4e3864a60_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_000001f4e3734de0;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3863e80_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_000001f4e3734de0;
T_84 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3863e80_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_84.6, 11;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.5, 10;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_84.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.4, 9;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 1, 2;
    %and;
T_84.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v000001f4e3863e80_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001f4e3734de0;
T_85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3864b00_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_000001f4e3734de0;
T_86 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.2, 8;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_86.4, 11;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_86.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_86.3, 10;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_86.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.2;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3864b00_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001f4e3861f80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_86.9, 11;
    %load/vec4 v000001f4e3862de0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_86.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_86.8, 10;
    %load/vec4 v000001f4e38620c0_0;
    %and;
T_86.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_86.7, 9;
    %load/vec4 v000001f4e3861d00_0;
    %parti/s 1, 1, 2;
    %and;
T_86.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.5, 8;
    %load/vec4 v000001f4e38631a0_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v000001f4e3864b00_0, 0;
    %jmp T_86.6;
T_86.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3864b00_0, 0;
T_86.6 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001f4e3734de0;
T_87 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862de0_0;
    %assign/vec4 v000001f4e3863fc0_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_000001f4e3734de0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3863f20_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_000001f4e3734de0;
T_89 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_89.0, 8;
    %load/vec4 v000001f4e3861f80_0;
    %and;
T_89.0;
    %assign/vec4 v000001f4e3863f20_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_000001f4e3734de0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3865000_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_000001f4e3734de0;
T_91 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_91.2, 10;
    %load/vec4 v000001f4e3863f20_0;
    %and;
T_91.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.1, 9;
    %load/vec4 v000001f4e3861ee0_0;
    %and;
T_91.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_91.0, 8;
    %load/vec4 v000001f4e3864920_0;
    %nor/r;
    %and;
T_91.0;
    %assign/vec4 v000001f4e3865000_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_000001f4e3734de0;
T_92 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3863fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_92.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_92.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_92.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/z;
    %jmp/1 T_92.3, 4;
    %jmp T_92.4;
T_92.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f4e38658c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f4e3863d40_0, 0;
    %jmp T_92.4;
T_92.1 ;
    %load/vec4 v000001f4e38646a0_0;
    %assign/vec4 v000001f4e3863d40_0, 0;
    %jmp T_92.4;
T_92.2 ;
    %load/vec4 v000001f4e3864740_0;
    %assign/vec4 v000001f4e3863d40_0, 0;
    %jmp T_92.4;
T_92.3 ;
    %load/vec4 v000001f4e3864ba0_0;
    %assign/vec4 v000001f4e3863d40_0, 0;
    %jmp T_92.4;
T_92.4 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92;
    .scope S_000001f4e3734de0;
T_93 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4e38649c0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v000001f4e3864380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v000001f4e3863420_0;
    %assign/vec4 v000001f4e38649c0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_000001f4e3734de0;
T_94 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3862980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3864920_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000001f4e3864920_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.4, 9;
    %load/vec4 v000001f4e3865320_0;
    %and;
T_94.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3864920_0, 0;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v000001f4e3864920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.7, 9;
    %load/vec4 v000001f4e3863380_0;
    %and;
T_94.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3864920_0, 0;
T_94.5 ;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001f4e3809ac0;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v000001f4e3864ec0_0;
    %inv;
    %store/vec4 v000001f4e3864ec0_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_000001f4e3809ac0;
T_96 ;
    %vpi_call/w 3 50 "$dumpfile", "trojan_debug.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f4e3809ac0 {0 0 0};
    %end;
    .thread T_96;
    .scope S_000001f4e3809ac0;
T_97 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3864380_0;
    %assign/vec4 v000001f4e3864e20_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_000001f4e3809ac0;
T_98 ;
    %wait E_000001f4e37d5f40;
    %load/vec4 v000001f4e3864e20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v000001f4e3864380_0;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %vpi_call/w 3 57 "$display", "--- TB DEBUG @ %0t --- Byte Received ---", $time {0 0 0};
    %vpi_call/w 3 58 "$display", "  DUT sees rx_uart_data: 0x%h", v000001f4e3864880_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "  Trojan rx_history (before shift): 0x%h", v000001f4e38649c0_0 {0 0 0};
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_000001f4e3809ac0;
T_99 ;
    %vpi_call/w 3 64 "$display", "--- Trojan Verification Testbench ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3864ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e3864f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38651e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3866b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e38670b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4e3865140_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4e3865280_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f4e37ea820_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4e38650a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3864e20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_99.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.1, 5;
    %jmp/1 T_99.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.0;
T_99.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4e3864f60_0, 0, 1;
    %vpi_call/w 3 70 "$display", "[%0t] Reset released.", $time {0 0 0};
    %pushi/vec4 10, 0, 32;
T_99.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.3, 5;
    %jmp/1 T_99.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.2;
T_99.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$display", "\012[PHASE 1] Testing normal Wishbone operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38670b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f4e3865140_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v000001f4e3865280_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e37ea820_0, 0;
T_99.4 ;
    %load/vec4 v000001f4e3866e30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_99.5, 6;
    %wait E_000001f4e37d5c00;
    %jmp T_99.4;
T_99.5 ;
    %vpi_call/w 3 77 "$display", "[%0t] Phase 1 PASSED: Wishbone ACK received.", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %pushi/vec4 10, 0, 32;
T_99.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.7, 5;
    %jmp/1 T_99.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.6;
T_99.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 84 "$display", "\012[PHASE 1.5] Explicitly configuring UART..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38670b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f4e3865140_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v000001f4e3865280_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001f4e37ea820_0, 0;
T_99.8 ;
    %load/vec4 v000001f4e3866e30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_99.9, 6;
    %wait E_000001f4e37d5c00;
    %jmp T_99.8;
T_99.9 ;
    %vpi_call/w 3 88 "$display", "[%0t] Phase 1.5 PASSED: UART configured.", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %pushi/vec4 10, 0, 32;
T_99.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.11, 5;
    %jmp/1 T_99.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.10;
T_99.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 92 "$display", "\012[PHASE 2] Sending Trojan trigger sequence..." {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 189, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %vpi_call/w 3 94 "$display", "[%0t] Trigger sequence sent.", $time {0 0 0};
    %pushi/vec4 10, 0, 32;
T_99.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.13, 5;
    %jmp/1 T_99.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.12;
T_99.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 97 "$display", "\012[PHASE 3] Verifying DoS. Attempting Wishbone transaction..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %fork t_1, S_000001f4e380a6a0;
    %fork t_2, S_000001f4e380a6a0;
    %join;
    %join/detach 1;
    %jmp t_0;
    .scope S_000001f4e380a6a0;
t_1 ;
    %fork t_4, S_000001f4e3734c50;
    %jmp t_3;
    .scope S_000001f4e3734c50;
t_4 ;
T_99.14 ;
    %load/vec4 v000001f4e3866e30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_99.15, 6;
    %wait E_000001f4e37d5c00;
    %jmp T_99.14;
T_99.15 ;
    %vpi_call/w 3 102 "$error", "Phase 3 FAILED: Wishbone ACK received, DoS is not active!" {0 0 0};
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .scope S_000001f4e380a6a0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_000001f4e380a830;
    %jmp t_5;
    .scope S_000001f4e380a830;
t_6 ;
    %delay 12500000, 0;
    %vpi_call/w 3 107 "$display", "Phase 3 PASSED: Timeout reached. Wishbone ACK was NOT received. DoS is active." {0 0 0};
    %end;
    .scope S_000001f4e380a6a0;
t_5 %join;
    %end;
    .scope S_000001f4e3809ac0;
t_0 ;
    %disable S_000001f4e380a6a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %vpi_call/w 3 114 "$display", "\012[PHASE 4] Sending Trojan kill-switch sequence..." {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001f4e3864ce0_0, 0, 8;
    %fork TD_wbuart_tb.send_uart_byte, S_000001f4e3802920;
    %join;
    %vpi_call/w 3 116 "$display", "[%0t] Kill-switch sequence sent.", $time {0 0 0};
    %pushi/vec4 10, 0, 32;
T_99.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_99.17, 5;
    %jmp/1 T_99.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f4e37d5f40;
    %jmp T_99.16;
T_99.17 ;
    %pop/vec4 1;
    %vpi_call/w 3 119 "$display", "\012[PHASE 5] Verifying recovery. Attempting Wishbone transaction..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
T_99.18 ;
    %load/vec4 v000001f4e3866e30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_99.19, 6;
    %wait E_000001f4e37d5c00;
    %jmp T_99.18;
T_99.19 ;
    %vpi_call/w 3 122 "$display", "[%0t] Phase 5 PASSED: Wishbone ACK received. System recovered.", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e38651e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4e3866b10_0, 0;
    %vpi_call/w 3 125 "$display", "\012\012--- All tests completed successfully! ---" {0 0 0};
    %vpi_call/w 3 126 "$finish" {0 0 0};
    %end;
    .thread T_99;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "wbuart_tb.v";
    "wbuart.v";
    "rxuartlite.v";
    "ufifo.v";
    "txuart.v";
