|| d PadBond_SCMOS Gnd PAD ;
|| d PadIOsmallESD Gnd PAD Vdd ;
|| d FlwInt Gnd Vb Vdd Vin Vout ;
|| d R_45SQ A B (A=B) ;
|| d PadFlwrP Gnd PAD Vb Vdd Vout ;
|| d PadFlwrN Gnd PAD Vb Vdd Vout ;
|| d PadIOnoESD Gnd PAD ;
|| d PadIOwithESD Gnd PAD Vdd ;
|| d TGMux A B0 B1 Gnd SEL Vdd ;
|| d TGateCE A B G GB Gnd Vdd ;
|| d TGateLE A B GB Gnd Vdd ;
|| d TGateHE A B G Gnd Vdd ;
|| d WRMult Gnd V1 V2 V3 V4 Vb Vdd Vout ;
|| d Order2B Gnd Q Tau1 Tau2 V1 V2 V3 Vdd ;
|| d Order2A Gnd Q Tau1 Tau2 V1 V3 Vdd ;
|| d HysDifA Gnd Vb Vdd Vin Vout ;
|| d HysDifB Gnd Vb Vc Vdd Vin Vout ;
|| d WRAmp Gnd Out V1 V2 Vb Vdd ;
|| d TCAmp Gnd Out V1 V2 Vb Vdd ;
|| d DAC_BIT BIT_IN Gnd Vdd VIN VOUT VREFM VREFP ;
|| d DAC_IN ADJUST_IN VOUT VREFM_IN VREFP_IN ;
|| d R2RDAC12 ADJ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC11 ADJ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC10 ADJ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC09 ADJ B0 B1 B2 B3 B4 B5 B6 B7 B8 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC08 ADJ B0 B1 B2 B3 B4 B5 B6 B7 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC07 ADJ B0 B1 B2 B3 B4 B5 B6 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC06 ADJ B0 B1 B2 B3 B4 B5 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC05 ADJ B0 B1 B2 B3 B4 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC04 ADJ B0 B1 B2 B3 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC03 ADJ B0 B1 B2 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC02 ADJ B0 B1 Gnd Vdd VOUT VREFM VREFP ;
|| d R2RDAC01 ADJ B0 Gnd Vdd VOUT VREFM VREFP ;
|| d Comparator CLOCK Gnd OUT OUTB Vdd VM VP ;
|| d Switch A B COM phi1 phi2 Vdd Vss ;
|| d Bias_Vbe BIAS Vdd Vss ;
|| d Diff_p_cir Bias D1 D2 G1 G2 Vdd ;
|| d Diff_n_cir Bias D1 D2 G1 G2 Vss ;
|| d Mir_p_cir IN OUT Vdd ;
|| d Mir_n_cir IN OUT Vss ;
|| d ABuf IN OUT VB Vdd Vss ;
|| d Pad_Bond SIGNAL Vss ;
|| d Schmitt IN OUT Vdd Vss ;
|| d Pad_Schmitt OUT Pad Vdd Vss ;
|| d Diff_n Bias D1 D2 G1 G2 Vss ;
|| d Mir_n IN OUT Vss ;
|| d Diff_p Bias D1 D2 G1 G2 Vdd ;
|| d Pad_SrcFlwr Pad Signal Vss ;
|| d Mir_p IN OUT Vdd ;
|| d AMux4X1 COM In00 In01 In10 In11 S0 S1 Vdd Vss ;
|| d Pad_Probe SIGNAL ;
|| d BSplit BIAS_IN NBIAS NCASC PBIAS PCASC Vdd Vss ;
|| d BiasGen bn bp Vdd Vss ;
|| d Amp1 BiasN BiasP InM InP NCASC Out PCASC Vdd Vss ;
|| d Amp_Compact BiasN InN InP Out Vdd Vss ;
|| d Pad_ABuf BiasN BiasP NCASC Pad PCASC Vdd Vout Vss ;
|| d Pad_Bond_nwell Gnd SIGNAL ;
|| d PadIOsmallESD_nwell Gnd SIGNAL Vdd ;
|| d PadBidirHE_1.2u_nwell DataIn DataInB DataInUnBuf DataOut Gnd OE Pad Vdd ;
|| d PadBidirHE_nwell DataIn DataInB DataInUnBuf DataOut Gnd OE Pad Vdd ;
|| d Pad_Bond_pwell Gnd SIGNAL ;
|| d PadIOsmallESD_pwell Gnd SIGNAL Vdd ;
|| d PadBidirHE_1.2u_pwell DataIn DataInB DataInUnBuf DataOut Gnd OE Pad Vdd ;
|| d PadBidirHE_pwell DataIn DataInB DataInUnBuf DataOut Gnd OE Pad Vdd ;
|| d PadVdd_nwell Gnd Vdd ;
|| d PadGnd_nwell Gnd Vdd ;
|| d PadVdd_pwell Gnd Vdd ;
|| d PadGnd_pwell Gnd Vdd ;
|| d PadOut_nwell DataOut Gnd Pad Vdd ;
|| d PadOut_pwell DataOut Gnd Pad Vdd ;
|| d AO22 A B C D Gnd Out Vdd (A=B,C=D) ;
|| d Mux2 A B Gnd Out Sel Vdd ;
|| d LatPC ClB Data GB Gnd PrB Q QB Vdd ;
|| d LatP Data GB Gnd PrB Q QB Vdd ;
|| d LatC ClB Data GB Gnd Q QB Vdd ;
|| d Lat Data GB Gnd Q QB Vdd ;
|| d DFFPC ClB Clk Data Gnd PrB Q QB Vdd ;
|| d DFFP Clk Data Gnd PrB Q QB Vdd ;
|| d DFFC ClB Clk Data Gnd Q QB Vdd ;
|| d DFF Clk Data Gnd Q QB Vdd ;
|| d AOI22 A B C D Gnd Out Vdd (A=B=C=D) ;
|| d NOR4 A B C D Gnd Out Vdd (A=B=C=D) ;
|| d NOR3 A B C Gnd Out Vdd (A=B=C) ;
|| d NAND4 A B C D Gnd Out Vdd (A=B=C=D) ;
|| d NAND3 A B C Gnd Out Vdd (A=B=C) ;
|| d BufI4 A Gnd Out Vdd ;
|| d InvZ Data Gnd OEB Out Vdd ;
|| d Buf4 A Gnd Out Vdd ;
|| d BufZ Data Gnd OEB Out Vdd ;
|| d Inv A Gnd Out Vdd ;
|| d Buf1 A Gnd Out Vdd ;
|| d XOR2 A B Gnd Out Vdd (A=B) ;
|| d XNOR2 A B Gnd Out Vdd (A=B) ;
|| d NOR2 A B Gnd Out Vdd (A=B) ;
|| d NAND2 A B Gnd Out Vdd (A=B) ;
|| d PadInC_nwell DataIn DataInB DataInUnBuf Gnd Pad Vdd ;
|| d PadIOnoESD_nwell Gnd SIGNAL ;
|| d PadIOwithESD_nwell Gnd SIGNAL Vdd ;
|| d PadInC_pwell DataIn DataInB DataInUnBuf Gnd Pad Vdd ;
|| d PadIOnoESD_pwell Gnd SIGNAL ;
|| d PadIOwithESD_pwell Gnd SIGNAL Vdd ;
|| d NOR4C A B C D Gnd Out1 Out2 Vdd (A=B=C=D) ;
|| d NOR3C A B C Gnd Out1 Out2 Vdd (A=B=C) ;
|| d NOR2C A B Gnd Out1 Out2 Vdd (A=B) ;
|| d NAND4C A B C D Gnd Out1 Out2 Vdd (A=B=C=D) ;
|| d NAND3C A B C Gnd Out1 Out2 Vdd (A=B=C) ;
|| d NAND2C A B Gnd Out1 Out2 Vdd (A=B) ;
|| d Inv2 A B Gnd Out1 Out2 Vdd ;
