

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Wed Mar 23 01:33:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97|  0.970 us|  0.970 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%x_16_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_16" [src/EucHW_RC.cpp:16]   --->   Operation 99 'read' 'x_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %x_16_read" [src/EucHW_RC.cpp:16]   --->   Operation 100 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%x_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_0" [src/EucHW_RC.cpp:16]   --->   Operation 101 'read' 'x_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %x_0_read" [src/EucHW_RC.cpp:16]   --->   Operation 102 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.91ns)   --->   "%sub_ln16 = sub i9 %zext_ln16, i9 %zext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 103 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i9 %sub_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 104 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (4.35ns)   --->   "%mul_ln16 = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 105 'mul' 'mul_ln16' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%x_17_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_17" [src/EucHW_RC.cpp:16]   --->   Operation 106 'read' 'x_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %x_17_read" [src/EucHW_RC.cpp:16]   --->   Operation 107 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%x_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_1" [src/EucHW_RC.cpp:16]   --->   Operation 108 'read' 'x_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %x_1_read" [src/EucHW_RC.cpp:16]   --->   Operation 109 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln16_1 = sub i9 %zext_ln16_2, i9 %zext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 110 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i9 %sub_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 111 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (4.35ns)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_1, i18 %sext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 112 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%x_18_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_18" [src/EucHW_RC.cpp:16]   --->   Operation 113 'read' 'x_18_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %x_18_read" [src/EucHW_RC.cpp:16]   --->   Operation 114 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.00ns)   --->   "%x_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_2" [src/EucHW_RC.cpp:16]   --->   Operation 115 'read' 'x_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %x_2_read" [src/EucHW_RC.cpp:16]   --->   Operation 116 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.91ns)   --->   "%sub_ln16_2 = sub i9 %zext_ln16_4, i9 %zext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 117 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%x_19_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_19" [src/EucHW_RC.cpp:16]   --->   Operation 118 'read' 'x_19_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %x_19_read" [src/EucHW_RC.cpp:16]   --->   Operation 119 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%x_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_3" [src/EucHW_RC.cpp:16]   --->   Operation 120 'read' 'x_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %x_3_read" [src/EucHW_RC.cpp:16]   --->   Operation 121 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.91ns)   --->   "%sub_ln16_3 = sub i9 %zext_ln16_6, i9 %zext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 122 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%x_20_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_20" [src/EucHW_RC.cpp:16]   --->   Operation 123 'read' 'x_20_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %x_20_read" [src/EucHW_RC.cpp:16]   --->   Operation 124 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%x_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_4" [src/EucHW_RC.cpp:16]   --->   Operation 125 'read' 'x_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i8 %x_4_read" [src/EucHW_RC.cpp:16]   --->   Operation 126 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.91ns)   --->   "%sub_ln16_4 = sub i9 %zext_ln16_8, i9 %zext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 127 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%x_21_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_21" [src/EucHW_RC.cpp:16]   --->   Operation 128 'read' 'x_21_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %x_21_read" [src/EucHW_RC.cpp:16]   --->   Operation 129 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%x_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_5" [src/EucHW_RC.cpp:16]   --->   Operation 130 'read' 'x_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i8 %x_5_read" [src/EucHW_RC.cpp:16]   --->   Operation 131 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.91ns)   --->   "%sub_ln16_5 = sub i9 %zext_ln16_10, i9 %zext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 132 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.00ns)   --->   "%x_22_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_22" [src/EucHW_RC.cpp:16]   --->   Operation 133 'read' 'x_22_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %x_22_read" [src/EucHW_RC.cpp:16]   --->   Operation 134 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%x_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_6" [src/EucHW_RC.cpp:16]   --->   Operation 135 'read' 'x_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i8 %x_6_read" [src/EucHW_RC.cpp:16]   --->   Operation 136 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.91ns)   --->   "%sub_ln16_6 = sub i9 %zext_ln16_12, i9 %zext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 137 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%x_23_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_23" [src/EucHW_RC.cpp:16]   --->   Operation 138 'read' 'x_23_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %x_23_read" [src/EucHW_RC.cpp:16]   --->   Operation 139 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%x_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_7" [src/EucHW_RC.cpp:16]   --->   Operation 140 'read' 'x_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i8 %x_7_read" [src/EucHW_RC.cpp:16]   --->   Operation 141 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.91ns)   --->   "%sub_ln16_7 = sub i9 %zext_ln16_14, i9 %zext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 142 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (1.00ns)   --->   "%x_24_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_24" [src/EucHW_RC.cpp:16]   --->   Operation 143 'read' 'x_24_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %x_24_read" [src/EucHW_RC.cpp:16]   --->   Operation 144 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%x_8_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_8" [src/EucHW_RC.cpp:16]   --->   Operation 145 'read' 'x_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i8 %x_8_read" [src/EucHW_RC.cpp:16]   --->   Operation 146 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.91ns)   --->   "%sub_ln16_8 = sub i9 %zext_ln16_16, i9 %zext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 147 'sub' 'sub_ln16_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%x_25_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_25" [src/EucHW_RC.cpp:16]   --->   Operation 148 'read' 'x_25_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %x_25_read" [src/EucHW_RC.cpp:16]   --->   Operation 149 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%x_9_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_9" [src/EucHW_RC.cpp:16]   --->   Operation 150 'read' 'x_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i8 %x_9_read" [src/EucHW_RC.cpp:16]   --->   Operation 151 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.91ns)   --->   "%sub_ln16_9 = sub i9 %zext_ln16_18, i9 %zext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 152 'sub' 'sub_ln16_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%x_26_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_26" [src/EucHW_RC.cpp:16]   --->   Operation 153 'read' 'x_26_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %x_26_read" [src/EucHW_RC.cpp:16]   --->   Operation 154 'zext' 'zext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%x_10_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_10" [src/EucHW_RC.cpp:16]   --->   Operation 155 'read' 'x_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i8 %x_10_read" [src/EucHW_RC.cpp:16]   --->   Operation 156 'zext' 'zext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.91ns)   --->   "%sub_ln16_10 = sub i9 %zext_ln16_20, i9 %zext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 157 'sub' 'sub_ln16_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.00ns)   --->   "%x_27_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_27" [src/EucHW_RC.cpp:16]   --->   Operation 158 'read' 'x_27_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %x_27_read" [src/EucHW_RC.cpp:16]   --->   Operation 159 'zext' 'zext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%x_11_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_11" [src/EucHW_RC.cpp:16]   --->   Operation 160 'read' 'x_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i8 %x_11_read" [src/EucHW_RC.cpp:16]   --->   Operation 161 'zext' 'zext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.91ns)   --->   "%sub_ln16_11 = sub i9 %zext_ln16_22, i9 %zext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 162 'sub' 'sub_ln16_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.00ns)   --->   "%x_28_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_28" [src/EucHW_RC.cpp:16]   --->   Operation 163 'read' 'x_28_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %x_28_read" [src/EucHW_RC.cpp:16]   --->   Operation 164 'zext' 'zext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%x_12_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_12" [src/EucHW_RC.cpp:16]   --->   Operation 165 'read' 'x_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i8 %x_12_read" [src/EucHW_RC.cpp:16]   --->   Operation 166 'zext' 'zext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.91ns)   --->   "%sub_ln16_12 = sub i9 %zext_ln16_24, i9 %zext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 167 'sub' 'sub_ln16_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.00ns)   --->   "%x_29_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_29" [src/EucHW_RC.cpp:16]   --->   Operation 168 'read' 'x_29_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i8 %x_29_read" [src/EucHW_RC.cpp:16]   --->   Operation 169 'zext' 'zext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.00ns)   --->   "%x_13_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_13" [src/EucHW_RC.cpp:16]   --->   Operation 170 'read' 'x_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i8 %x_13_read" [src/EucHW_RC.cpp:16]   --->   Operation 171 'zext' 'zext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.91ns)   --->   "%sub_ln16_13 = sub i9 %zext_ln16_26, i9 %zext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 172 'sub' 'sub_ln16_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.00ns)   --->   "%x_30_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_30" [src/EucHW_RC.cpp:16]   --->   Operation 173 'read' 'x_30_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i8 %x_30_read" [src/EucHW_RC.cpp:16]   --->   Operation 174 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.00ns)   --->   "%x_14_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_14" [src/EucHW_RC.cpp:16]   --->   Operation 175 'read' 'x_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i8 %x_14_read" [src/EucHW_RC.cpp:16]   --->   Operation 176 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.91ns)   --->   "%sub_ln16_14 = sub i9 %zext_ln16_28, i9 %zext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 177 'sub' 'sub_ln16_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.00ns)   --->   "%x_31_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_31" [src/EucHW_RC.cpp:16]   --->   Operation 178 'read' 'x_31_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i8 %x_31_read" [src/EucHW_RC.cpp:16]   --->   Operation 179 'zext' 'zext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.00ns)   --->   "%x_15_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %x_15" [src/EucHW_RC.cpp:16]   --->   Operation 180 'read' 'x_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i8 %x_15_read" [src/EucHW_RC.cpp:16]   --->   Operation 181 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.91ns)   --->   "%sub_ln16_15 = sub i9 %zext_ln16_30, i9 %zext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 182 'sub' 'sub_ln16_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln16_16 = sext i18 %mul_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 183 'sext' 'sext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [6/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 184 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln16_17 = sext i18 %mul_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 185 'sext' 'sext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [6/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 186 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 187 [5/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 187 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 188 [5/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 188 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 189 [4/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 189 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 190 [4/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 190 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 191 [3/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 191 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 192 [3/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 192 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 193 [2/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 193 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 194 [2/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 194 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i9 %sub_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 195 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (4.35ns)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 196 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 197 [1/6] (6.41ns)   --->   "%res = sitofp i32 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 197 'sitofp' 'res' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 198 [1/6] (6.41ns)   --->   "%conv12_1 = sitofp i32 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 198 'sitofp' 'conv12_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln16_18 = sext i18 %mul_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 199 'sext' 'sext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [6/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 200 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 201 [5/5] (7.25ns)   --->   "%res_1 = fadd i32 %res, i32 %conv12_1" [src/EucHW_RC.cpp:16]   --->   Operation 201 'fadd' 'res_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [5/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 202 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 203 [4/5] (7.25ns)   --->   "%res_1 = fadd i32 %res, i32 %conv12_1" [src/EucHW_RC.cpp:16]   --->   Operation 203 'fadd' 'res_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [4/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 204 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 205 [3/5] (7.25ns)   --->   "%res_1 = fadd i32 %res, i32 %conv12_1" [src/EucHW_RC.cpp:16]   --->   Operation 205 'fadd' 'res_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [3/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 206 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 207 [2/5] (7.25ns)   --->   "%res_1 = fadd i32 %res, i32 %conv12_1" [src/EucHW_RC.cpp:16]   --->   Operation 207 'fadd' 'res_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [2/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 208 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i9 %sub_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 209 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (4.35ns)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 210 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 211 [1/5] (7.25ns)   --->   "%res_1 = fadd i32 %res, i32 %conv12_1" [src/EucHW_RC.cpp:16]   --->   Operation 211 'fadd' 'res_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/6] (6.41ns)   --->   "%conv12_2 = sitofp i32 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 212 'sitofp' 'conv12_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln16_19 = sext i18 %mul_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 213 'sext' 'sext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [6/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 214 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 215 [5/5] (7.25ns)   --->   "%res_2 = fadd i32 %res_1, i32 %conv12_2" [src/EucHW_RC.cpp:16]   --->   Operation 215 'fadd' 'res_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [5/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 216 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 217 [4/5] (7.25ns)   --->   "%res_2 = fadd i32 %res_1, i32 %conv12_2" [src/EucHW_RC.cpp:16]   --->   Operation 217 'fadd' 'res_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [4/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 218 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 219 [3/5] (7.25ns)   --->   "%res_2 = fadd i32 %res_1, i32 %conv12_2" [src/EucHW_RC.cpp:16]   --->   Operation 219 'fadd' 'res_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [3/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 220 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 221 [2/5] (7.25ns)   --->   "%res_2 = fadd i32 %res_1, i32 %conv12_2" [src/EucHW_RC.cpp:16]   --->   Operation 221 'fadd' 'res_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [2/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 222 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i9 %sub_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 223 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (4.35ns)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 224 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 225 [1/5] (7.25ns)   --->   "%res_2 = fadd i32 %res_1, i32 %conv12_2" [src/EucHW_RC.cpp:16]   --->   Operation 225 'fadd' 'res_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/6] (6.41ns)   --->   "%conv12_3 = sitofp i32 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 226 'sitofp' 'conv12_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln16_20 = sext i18 %mul_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 227 'sext' 'sext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [6/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 228 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 229 [5/5] (7.25ns)   --->   "%res_3 = fadd i32 %res_2, i32 %conv12_3" [src/EucHW_RC.cpp:16]   --->   Operation 229 'fadd' 'res_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [5/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 230 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 231 [4/5] (7.25ns)   --->   "%res_3 = fadd i32 %res_2, i32 %conv12_3" [src/EucHW_RC.cpp:16]   --->   Operation 231 'fadd' 'res_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [4/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 232 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 233 [3/5] (7.25ns)   --->   "%res_3 = fadd i32 %res_2, i32 %conv12_3" [src/EucHW_RC.cpp:16]   --->   Operation 233 'fadd' 'res_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [3/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 234 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 235 [2/5] (7.25ns)   --->   "%res_3 = fadd i32 %res_2, i32 %conv12_3" [src/EucHW_RC.cpp:16]   --->   Operation 235 'fadd' 'res_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [2/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 236 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i9 %sub_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 237 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (4.35ns)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 238 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 239 [1/5] (7.25ns)   --->   "%res_3 = fadd i32 %res_2, i32 %conv12_3" [src/EucHW_RC.cpp:16]   --->   Operation 239 'fadd' 'res_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [1/6] (6.41ns)   --->   "%conv12_4 = sitofp i32 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 240 'sitofp' 'conv12_4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln16_21 = sext i18 %mul_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 241 'sext' 'sext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [6/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 242 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 243 [5/5] (7.25ns)   --->   "%res_4 = fadd i32 %res_3, i32 %conv12_4" [src/EucHW_RC.cpp:16]   --->   Operation 243 'fadd' 'res_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [5/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 244 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 245 [4/5] (7.25ns)   --->   "%res_4 = fadd i32 %res_3, i32 %conv12_4" [src/EucHW_RC.cpp:16]   --->   Operation 245 'fadd' 'res_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [4/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 246 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 247 [3/5] (7.25ns)   --->   "%res_4 = fadd i32 %res_3, i32 %conv12_4" [src/EucHW_RC.cpp:16]   --->   Operation 247 'fadd' 'res_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [3/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 248 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 249 [2/5] (7.25ns)   --->   "%res_4 = fadd i32 %res_3, i32 %conv12_4" [src/EucHW_RC.cpp:16]   --->   Operation 249 'fadd' 'res_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [2/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 250 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i9 %sub_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 251 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (4.35ns)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 252 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 253 [1/5] (7.25ns)   --->   "%res_4 = fadd i32 %res_3, i32 %conv12_4" [src/EucHW_RC.cpp:16]   --->   Operation 253 'fadd' 'res_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 254 [1/6] (6.41ns)   --->   "%conv12_5 = sitofp i32 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 254 'sitofp' 'conv12_5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln16_22 = sext i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 255 'sext' 'sext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [6/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 256 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 257 [5/5] (7.25ns)   --->   "%res_5 = fadd i32 %res_4, i32 %conv12_5" [src/EucHW_RC.cpp:16]   --->   Operation 257 'fadd' 'res_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [5/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 258 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 259 [4/5] (7.25ns)   --->   "%res_5 = fadd i32 %res_4, i32 %conv12_5" [src/EucHW_RC.cpp:16]   --->   Operation 259 'fadd' 'res_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [4/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 260 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 261 [3/5] (7.25ns)   --->   "%res_5 = fadd i32 %res_4, i32 %conv12_5" [src/EucHW_RC.cpp:16]   --->   Operation 261 'fadd' 'res_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 262 [3/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 262 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 263 [2/5] (7.25ns)   --->   "%res_5 = fadd i32 %res_4, i32 %conv12_5" [src/EucHW_RC.cpp:16]   --->   Operation 263 'fadd' 'res_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 264 [2/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 264 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i9 %sub_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 265 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 266 [1/1] (4.35ns)   --->   "%mul_ln16_7 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 266 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 267 [1/5] (7.25ns)   --->   "%res_5 = fadd i32 %res_4, i32 %conv12_5" [src/EucHW_RC.cpp:16]   --->   Operation 267 'fadd' 'res_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 268 [1/6] (6.41ns)   --->   "%conv12_6 = sitofp i32 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 268 'sitofp' 'conv12_6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln16_23 = sext i18 %mul_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 269 'sext' 'sext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [6/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 270 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 271 [5/5] (7.25ns)   --->   "%res_6 = fadd i32 %res_5, i32 %conv12_6" [src/EucHW_RC.cpp:16]   --->   Operation 271 'fadd' 'res_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 272 [5/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 272 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 273 [4/5] (7.25ns)   --->   "%res_6 = fadd i32 %res_5, i32 %conv12_6" [src/EucHW_RC.cpp:16]   --->   Operation 273 'fadd' 'res_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 274 [4/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 274 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 275 [3/5] (7.25ns)   --->   "%res_6 = fadd i32 %res_5, i32 %conv12_6" [src/EucHW_RC.cpp:16]   --->   Operation 275 'fadd' 'res_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 276 [3/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 276 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 277 [2/5] (7.25ns)   --->   "%res_6 = fadd i32 %res_5, i32 %conv12_6" [src/EucHW_RC.cpp:16]   --->   Operation 277 'fadd' 'res_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 278 [2/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 278 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i9 %sub_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 279 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [1/1] (4.35ns)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_8, i18 %sext_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 280 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 281 [1/5] (7.25ns)   --->   "%res_6 = fadd i32 %res_5, i32 %conv12_6" [src/EucHW_RC.cpp:16]   --->   Operation 281 'fadd' 'res_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/6] (6.41ns)   --->   "%conv12_7 = sitofp i32 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 282 'sitofp' 'conv12_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln16_24 = sext i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 283 'sext' 'sext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 284 [6/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 284 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 285 [5/5] (7.25ns)   --->   "%res_7 = fadd i32 %res_6, i32 %conv12_7" [src/EucHW_RC.cpp:16]   --->   Operation 285 'fadd' 'res_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 286 [5/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 286 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 287 [4/5] (7.25ns)   --->   "%res_7 = fadd i32 %res_6, i32 %conv12_7" [src/EucHW_RC.cpp:16]   --->   Operation 287 'fadd' 'res_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 288 [4/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 288 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 289 [3/5] (7.25ns)   --->   "%res_7 = fadd i32 %res_6, i32 %conv12_7" [src/EucHW_RC.cpp:16]   --->   Operation 289 'fadd' 'res_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 290 [3/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 290 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 291 [2/5] (7.25ns)   --->   "%res_7 = fadd i32 %res_6, i32 %conv12_7" [src/EucHW_RC.cpp:16]   --->   Operation 291 'fadd' 'res_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [2/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 292 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i9 %sub_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 293 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (4.35ns)   --->   "%mul_ln16_9 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 294 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 295 [1/5] (7.25ns)   --->   "%res_7 = fadd i32 %res_6, i32 %conv12_7" [src/EucHW_RC.cpp:16]   --->   Operation 295 'fadd' 'res_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 296 [1/6] (6.41ns)   --->   "%conv12_8 = sitofp i32 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 296 'sitofp' 'conv12_8' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln16_25 = sext i18 %mul_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 297 'sext' 'sext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 298 [6/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 298 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 299 [5/5] (7.25ns)   --->   "%res_8 = fadd i32 %res_7, i32 %conv12_8" [src/EucHW_RC.cpp:16]   --->   Operation 299 'fadd' 'res_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [5/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 300 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 301 [4/5] (7.25ns)   --->   "%res_8 = fadd i32 %res_7, i32 %conv12_8" [src/EucHW_RC.cpp:16]   --->   Operation 301 'fadd' 'res_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 302 [4/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 302 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 303 [3/5] (7.25ns)   --->   "%res_8 = fadd i32 %res_7, i32 %conv12_8" [src/EucHW_RC.cpp:16]   --->   Operation 303 'fadd' 'res_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 304 [3/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 304 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 305 [2/5] (7.25ns)   --->   "%res_8 = fadd i32 %res_7, i32 %conv12_8" [src/EucHW_RC.cpp:16]   --->   Operation 305 'fadd' 'res_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 306 [2/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 306 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i9 %sub_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 307 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 308 [1/1] (4.35ns)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_10, i18 %sext_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 308 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 309 [1/5] (7.25ns)   --->   "%res_8 = fadd i32 %res_7, i32 %conv12_8" [src/EucHW_RC.cpp:16]   --->   Operation 309 'fadd' 'res_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 310 [1/6] (6.41ns)   --->   "%conv12_9 = sitofp i32 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 310 'sitofp' 'conv12_9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln16_26 = sext i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 311 'sext' 'sext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 312 [6/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 312 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 313 [5/5] (7.25ns)   --->   "%res_9 = fadd i32 %res_8, i32 %conv12_9" [src/EucHW_RC.cpp:16]   --->   Operation 313 'fadd' 'res_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 314 [5/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 314 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 315 [4/5] (7.25ns)   --->   "%res_9 = fadd i32 %res_8, i32 %conv12_9" [src/EucHW_RC.cpp:16]   --->   Operation 315 'fadd' 'res_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [4/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 316 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 317 [3/5] (7.25ns)   --->   "%res_9 = fadd i32 %res_8, i32 %conv12_9" [src/EucHW_RC.cpp:16]   --->   Operation 317 'fadd' 'res_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 318 [3/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 318 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 319 [2/5] (7.25ns)   --->   "%res_9 = fadd i32 %res_8, i32 %conv12_9" [src/EucHW_RC.cpp:16]   --->   Operation 319 'fadd' 'res_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [2/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 320 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i9 %sub_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 321 'sext' 'sext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 322 [1/1] (4.35ns)   --->   "%mul_ln16_11 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 322 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 323 [1/5] (7.25ns)   --->   "%res_9 = fadd i32 %res_8, i32 %conv12_9" [src/EucHW_RC.cpp:16]   --->   Operation 323 'fadd' 'res_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 324 [1/6] (6.41ns)   --->   "%conv12_s = sitofp i32 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 324 'sitofp' 'conv12_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln16_27 = sext i18 %mul_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 325 'sext' 'sext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 326 [6/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 326 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 327 [5/5] (7.25ns)   --->   "%res_10 = fadd i32 %res_9, i32 %conv12_s" [src/EucHW_RC.cpp:16]   --->   Operation 327 'fadd' 'res_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 328 [5/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 328 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 329 [4/5] (7.25ns)   --->   "%res_10 = fadd i32 %res_9, i32 %conv12_s" [src/EucHW_RC.cpp:16]   --->   Operation 329 'fadd' 'res_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 330 [4/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 330 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 331 [3/5] (7.25ns)   --->   "%res_10 = fadd i32 %res_9, i32 %conv12_s" [src/EucHW_RC.cpp:16]   --->   Operation 331 'fadd' 'res_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 332 [3/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 332 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 333 [2/5] (7.25ns)   --->   "%res_10 = fadd i32 %res_9, i32 %conv12_s" [src/EucHW_RC.cpp:16]   --->   Operation 333 'fadd' 'res_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 334 [2/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 334 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln16_12 = sext i9 %sub_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 335 'sext' 'sext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 336 [1/1] (4.35ns)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_12, i18 %sext_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 336 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 337 [1/5] (7.25ns)   --->   "%res_10 = fadd i32 %res_9, i32 %conv12_s" [src/EucHW_RC.cpp:16]   --->   Operation 337 'fadd' 'res_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 338 [1/6] (6.41ns)   --->   "%conv12_10 = sitofp i32 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 338 'sitofp' 'conv12_10' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln16_28 = sext i18 %mul_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 339 'sext' 'sext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 340 [6/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 340 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 341 [5/5] (7.25ns)   --->   "%res_11 = fadd i32 %res_10, i32 %conv12_10" [src/EucHW_RC.cpp:16]   --->   Operation 341 'fadd' 'res_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 342 [5/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 342 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 343 [4/5] (7.25ns)   --->   "%res_11 = fadd i32 %res_10, i32 %conv12_10" [src/EucHW_RC.cpp:16]   --->   Operation 343 'fadd' 'res_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 344 [4/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 344 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 345 [3/5] (7.25ns)   --->   "%res_11 = fadd i32 %res_10, i32 %conv12_10" [src/EucHW_RC.cpp:16]   --->   Operation 345 'fadd' 'res_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 346 [3/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 346 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 347 [2/5] (7.25ns)   --->   "%res_11 = fadd i32 %res_10, i32 %conv12_10" [src/EucHW_RC.cpp:16]   --->   Operation 347 'fadd' 'res_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 348 [2/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 348 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i9 %sub_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 349 'sext' 'sext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 350 [1/1] (4.35ns)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 350 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 351 [1/5] (7.25ns)   --->   "%res_11 = fadd i32 %res_10, i32 %conv12_10" [src/EucHW_RC.cpp:16]   --->   Operation 351 'fadd' 'res_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 352 [1/6] (6.41ns)   --->   "%conv12_11 = sitofp i32 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 352 'sitofp' 'conv12_11' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln16_29 = sext i18 %mul_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 353 'sext' 'sext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 354 [6/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 354 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 355 [5/5] (7.25ns)   --->   "%res_12 = fadd i32 %res_11, i32 %conv12_11" [src/EucHW_RC.cpp:16]   --->   Operation 355 'fadd' 'res_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 356 [5/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 356 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 357 [4/5] (7.25ns)   --->   "%res_12 = fadd i32 %res_11, i32 %conv12_11" [src/EucHW_RC.cpp:16]   --->   Operation 357 'fadd' 'res_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 358 [4/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 358 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 359 [3/5] (7.25ns)   --->   "%res_12 = fadd i32 %res_11, i32 %conv12_11" [src/EucHW_RC.cpp:16]   --->   Operation 359 'fadd' 'res_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 360 [3/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 360 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 361 [2/5] (7.25ns)   --->   "%res_12 = fadd i32 %res_11, i32 %conv12_11" [src/EucHW_RC.cpp:16]   --->   Operation 361 'fadd' 'res_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 362 [2/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 362 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i9 %sub_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 363 'sext' 'sext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 364 [1/1] (4.35ns)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 364 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 365 [1/5] (7.25ns)   --->   "%res_12 = fadd i32 %res_11, i32 %conv12_11" [src/EucHW_RC.cpp:16]   --->   Operation 365 'fadd' 'res_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 366 [1/6] (6.41ns)   --->   "%conv12_12 = sitofp i32 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 366 'sitofp' 'conv12_12' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln16_30 = sext i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 367 'sext' 'sext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 368 [6/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 368 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 369 [5/5] (7.25ns)   --->   "%res_13 = fadd i32 %res_12, i32 %conv12_12" [src/EucHW_RC.cpp:16]   --->   Operation 369 'fadd' 'res_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 370 [5/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 370 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 371 [4/5] (7.25ns)   --->   "%res_13 = fadd i32 %res_12, i32 %conv12_12" [src/EucHW_RC.cpp:16]   --->   Operation 371 'fadd' 'res_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 372 [4/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 372 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 373 [3/5] (7.25ns)   --->   "%res_13 = fadd i32 %res_12, i32 %conv12_12" [src/EucHW_RC.cpp:16]   --->   Operation 373 'fadd' 'res_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 374 [3/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 374 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 375 [2/5] (7.25ns)   --->   "%res_13 = fadd i32 %res_12, i32 %conv12_12" [src/EucHW_RC.cpp:16]   --->   Operation 375 'fadd' 'res_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 376 [2/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 376 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln16_15 = sext i9 %sub_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 377 'sext' 'sext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 378 [1/1] (4.35ns)   --->   "%mul_ln16_15 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 378 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 379 [1/5] (7.25ns)   --->   "%res_13 = fadd i32 %res_12, i32 %conv12_12" [src/EucHW_RC.cpp:16]   --->   Operation 379 'fadd' 'res_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 380 [1/6] (6.41ns)   --->   "%conv12_13 = sitofp i32 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 380 'sitofp' 'conv12_13' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln16_31 = sext i18 %mul_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 381 'sext' 'sext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 382 [6/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 382 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 383 [5/5] (7.25ns)   --->   "%res_14 = fadd i32 %res_13, i32 %conv12_13" [src/EucHW_RC.cpp:16]   --->   Operation 383 'fadd' 'res_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 384 [5/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 384 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 385 [4/5] (7.25ns)   --->   "%res_14 = fadd i32 %res_13, i32 %conv12_13" [src/EucHW_RC.cpp:16]   --->   Operation 385 'fadd' 'res_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 386 [4/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 386 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 387 [3/5] (7.25ns)   --->   "%res_14 = fadd i32 %res_13, i32 %conv12_13" [src/EucHW_RC.cpp:16]   --->   Operation 387 'fadd' 'res_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 388 [3/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 388 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 389 [2/5] (7.25ns)   --->   "%res_14 = fadd i32 %res_13, i32 %conv12_13" [src/EucHW_RC.cpp:16]   --->   Operation 389 'fadd' 'res_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 390 [2/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 390 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 391 [1/5] (7.25ns)   --->   "%res_14 = fadd i32 %res_13, i32 %conv12_13" [src/EucHW_RC.cpp:16]   --->   Operation 391 'fadd' 'res_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 392 [1/6] (6.41ns)   --->   "%conv12_14 = sitofp i32 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 392 'sitofp' 'conv12_14' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 393 [5/5] (7.25ns)   --->   "%res_15 = fadd i32 %res_14, i32 %conv12_14" [src/EucHW_RC.cpp:16]   --->   Operation 393 'fadd' 'res_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 394 [4/5] (7.25ns)   --->   "%res_15 = fadd i32 %res_14, i32 %conv12_14" [src/EucHW_RC.cpp:16]   --->   Operation 394 'fadd' 'res_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 395 [3/5] (7.25ns)   --->   "%res_15 = fadd i32 %res_14, i32 %conv12_14" [src/EucHW_RC.cpp:16]   --->   Operation 395 'fadd' 'res_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 396 [2/5] (7.25ns)   --->   "%res_15 = fadd i32 %res_14, i32 %conv12_14" [src/EucHW_RC.cpp:16]   --->   Operation 396 'fadd' 'res_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 397 [1/5] (7.25ns)   --->   "%res_15 = fadd i32 %res_14, i32 %conv12_14" [src/EucHW_RC.cpp:16]   --->   Operation 397 'fadd' 'res_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.23>
ST_83 : Operation 398 [16/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 398 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.23>
ST_84 : Operation 399 [15/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 399 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.23>
ST_85 : Operation 400 [14/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 400 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.23>
ST_86 : Operation 401 [13/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 401 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.23>
ST_87 : Operation 402 [12/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 402 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.23>
ST_88 : Operation 403 [11/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 403 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.23>
ST_89 : Operation 404 [10/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 404 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.23>
ST_90 : Operation 405 [9/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 405 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.23>
ST_91 : Operation 406 [8/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 406 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.23>
ST_92 : Operation 407 [7/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 407 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.23>
ST_93 : Operation 408 [6/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 408 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.23>
ST_94 : Operation 409 [5/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 409 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.23>
ST_95 : Operation 410 [4/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 410 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.23>
ST_96 : Operation 411 [3/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 411 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.23>
ST_97 : Operation 412 [2/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 412 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.23>
ST_98 : Operation 413 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_34"   --->   Operation 413 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 414 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_add"   --->   Operation 414 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_add, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 416 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_sqrt"   --->   Operation 416 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_sqrt, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_1, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_0"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_2, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 420 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_1"   --->   Operation 420 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 422 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_2"   --->   Operation 422 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 423 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 423 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 424 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_3"   --->   Operation 424 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 426 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_4"   --->   Operation 426 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 428 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_5"   --->   Operation 428 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_7, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 430 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_6"   --->   Operation 430 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 432 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_7"   --->   Operation 432 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 434 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_8"   --->   Operation 434 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 435 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 435 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 436 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_9"   --->   Operation 436 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 437 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 437 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 438 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_10"   --->   Operation 438 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 440 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_11"   --->   Operation 440 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 441 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 442 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_12"   --->   Operation 442 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 443 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 444 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_13"   --->   Operation 444 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_15, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 446 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_14"   --->   Operation 446 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 447 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_36, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 447 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 448 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_15"   --->   Operation 448 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 449 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 449 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 450 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_16"   --->   Operation 450 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 451 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 451 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 452 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_17"   --->   Operation 452 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 453 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_19, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 453 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 454 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_18"   --->   Operation 454 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 455 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_20, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 455 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 456 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_19"   --->   Operation 456 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 457 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 457 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 458 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_20"   --->   Operation 458 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 459 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 459 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 460 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_21"   --->   Operation 460 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 461 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 461 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 462 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_22"   --->   Operation 462 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 463 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 463 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 464 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_23"   --->   Operation 464 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 465 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 465 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 466 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_24"   --->   Operation 466 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 467 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 467 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 468 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_25"   --->   Operation 468 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 469 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_27, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 469 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 470 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_26"   --->   Operation 470 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 471 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 471 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 472 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_27"   --->   Operation 472 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 473 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 473 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 474 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_28"   --->   Operation 474 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 475 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 475 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 476 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_29"   --->   Operation 476 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 477 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_31, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 477 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 478 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_30"   --->   Operation 478 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 479 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_32, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 479 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 480 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_31"   --->   Operation 480 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 481 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_33, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 481 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 482 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35"   --->   Operation 482 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %res_15" [src/EucHW_RC.cpp:18]   --->   Operation 483 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 484 [1/1] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_add, i32 %bitcast_ln18" [src/EucHW_RC.cpp:18]   --->   Operation 484 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_98 : Operation 485 [1/16] (6.23ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %res_15" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 485 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %tmp" [src/EucHW_RC.cpp:19]   --->   Operation 486 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 487 [1/1] (1.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_sqrt, i32 %bitcast_ln19" [src/EucHW_RC.cpp:19]   --->   Operation 487 'write' 'write_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_98 : Operation 488 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [src/EucHW_RC.cpp:20]   --->   Operation 488 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.26ns
The critical path consists of the following:
	s_axi read operation ('x_16_read', src/EucHW_RC.cpp:16) on port 'x_16' (src/EucHW_RC.cpp:16) [105]  (1 ns)
	'sub' operation ('sub_ln16', src/EucHW_RC.cpp:16) [109]  (1.92 ns)
	'mul' operation ('mul_ln16', src/EucHW_RC.cpp:16) [111]  (4.35 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('res', src/EucHW_RC.cpp:16) [113]  (6.41 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [123]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [123]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [123]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [123]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [123]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [133]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [133]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [133]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [133]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [133]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [143]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [143]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [143]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [143]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [143]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [153]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [153]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [153]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [153]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [153]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [163]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [163]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [163]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [163]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [163]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [173]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [173]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [173]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [173]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [173]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [183]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [183]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [183]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [183]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [183]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [193]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [193]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [193]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [193]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [193]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [203]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [203]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [203]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [203]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [203]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [213]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [213]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [213]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [213]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [213]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [223]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [223]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [223]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [223]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [223]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [233]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [233]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [233]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [233]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [233]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [243]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [243]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [243]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [243]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [243]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [253]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [253]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [253]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [253]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [253]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [263]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [263]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [263]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [263]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('res', src/EucHW_RC.cpp:16) [263]  (7.26 ns)

 <State 83>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 84>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 85>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 86>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 87>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 88>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 89>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 90>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 91>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 92>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 93>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 94>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 95>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 96>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 97>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)

 <State 98>: 7.24ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [266]  (6.24 ns)
	s_axi write operation ('write_ln19', src/EucHW_RC.cpp:19) on port 'y_sqrt' (src/EucHW_RC.cpp:19) [268]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
