$date
	Mon May 06 11:39:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module collector_tb $end
$var wire 1 ! wire4 $end
$var wire 1 " wire3 $end
$var wire 1 # wire2 $end
$var wire 1 $ wire1 $end
$var wire 4 % data_chunk [3:0] $end
$var reg 1 & clk $end
$var reg 32 ' data_in [31:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 32 ( data_in [31:0] $end
$var reg 4 ) data_chunk [3:0] $end
$var reg 1 $ wire1 $end
$var reg 1 # wire2 $end
$var reg 1 " wire3 $end
$var reg 1 ! wire4 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 *
b110 )
b100011010101010101011101100101 (
b100011010101010101011101100101 '
0&
b110 %
x$
x#
x"
x!
$end
#2
1&
#4
0!
1"
1#
0$
b111 %
b111 )
b10 *
0&
#6
1&
#8
1$
b101 %
b101 )
b11 *
0&
#10
1&
#12
0#
b100 *
0&
#14
1&
#16
b101 *
0&
#18
1&
#20
b11 %
b11 )
b110 *
0&
#22
1&
#24
0"
1#
b10 %
b10 )
b111 *
0&
#26
1&
#28
0$
b101 %
b101 )
b0 *
0&
#30
1&
#32
1"
0#
1$
b110 %
b110 )
b1 *
0&
#34
1&
#36
1#
0$
b111 %
b111 )
b10 *
0&
#38
1&
#40
1$
b101 %
b101 )
b11 *
0&
#42
1&
#44
0#
b100 *
0&
#46
1&
#48
b101 *
0&
#50
1&
#52
b11 %
b11 )
b110 *
0&
#54
1&
#56
0"
1#
b10 %
b10 )
b111 *
0&
#58
1&
#60
0$
b101 %
b101 )
b0 *
0&
#62
1&
#64
1"
0#
1$
b110 %
b110 )
b1 *
0&
#66
1&
#68
1#
0$
b111 %
b111 )
b10 *
0&
#70
1&
#72
1$
b101 %
b101 )
b11 *
0&
#74
1&
#76
0#
b100 *
0&
#78
1&
#80
b101 *
0&
#82
1&
#84
b11 %
b11 )
b110 *
0&
#86
1&
#88
0"
1#
b10 %
b10 )
b111 *
0&
#90
1&
#92
0$
b101 %
b101 )
b0 *
0&
#94
1&
#96
1"
0#
1$
b110 %
b110 )
b1 *
0&
#98
1&
#100
b111 %
b111 )
b10 *
0&
