static int lm49453_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params,\r\nstruct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct lm49453_priv *lm49453 = snd_soc_codec_get_drvdata(codec);\r\nu16 clk_div = 0;\r\nlm49453->fs_rate = params_rate(params);\r\nswitch (lm49453->fs_rate) {\r\ncase 8000:\r\ncase 16000:\r\ncase 32000:\r\ncase 24000:\r\ncase 48000:\r\nclk_div = 256;\r\nbreak;\r\ncase 11025:\r\ncase 22050:\r\ncase 44100:\r\nclk_div = 216;\r\nbreak;\r\ncase 96000:\r\nclk_div = 127;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_write(codec, LM49453_P0_ADC_CLK_DIV_REG, clk_div);\r\nsnd_soc_write(codec, LM49453_P0_DAC_HP_CLK_DIV_REG, clk_div);\r\nreturn 0;\r\n}\r\nstatic int lm49453_set_dai_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = codec_dai->codec;\r\nu16 aif_val;\r\nint mode = 0;\r\nint clk_phase = 0;\r\nint clk_shift = 0;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\naif_val = 0;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBS_CFM:\r\naif_val = LM49453_AUDIO_PORT1_BASIC_SYNC_MS;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBM_CFS:\r\naif_val = LM49453_AUDIO_PORT1_BASIC_CLK_MS;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBM_CFM:\r\naif_val = LM49453_AUDIO_PORT1_BASIC_CLK_MS |\r\nLM49453_AUDIO_PORT1_BASIC_SYNC_MS;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_A:\r\nmode = 1;\r\nclk_phase = (1 << 5);\r\nclk_shift = 1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_B:\r\nmode = 1;\r\nclk_phase = (1 << 5);\r\nclk_shift = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, LM49453_P0_AUDIO_PORT1_BASIC_REG,\r\nLM49453_AUDIO_PORT1_BASIC_FMT_MASK|BIT(1)|BIT(5),\r\n(aif_val | mode | clk_phase));\r\nsnd_soc_write(codec, LM49453_P0_AUDIO_PORT1_RX_MSB_REG, clk_shift);\r\nreturn 0;\r\n}\r\nstatic int lm49453_set_dai_sysclk(struct snd_soc_dai *dai, int clk_id,\r\nunsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nu16 pll_clk = 0;\r\nswitch (freq) {\r\ncase 12288000:\r\ncase 26000000:\r\ncase 19200000:\r\npll_clk = 0;\r\nbreak;\r\ncase 48000:\r\ncase 32576:\r\npll_clk = BIT(4);\r\nreturn 0;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, LM49453_P0_PMC_SETUP_REG, BIT(4), pll_clk);\r\nreturn 0;\r\n}\r\nstatic int lm49453_hp_mute(struct snd_soc_dai *dai, int mute)\r\n{\r\nsnd_soc_update_bits(dai->codec, LM49453_P0_DAC_DSP_REG, BIT(1)|BIT(0),\r\n(mute ? (BIT(1)|BIT(0)) : 0));\r\nreturn 0;\r\n}\r\nstatic int lm49453_lo_mute(struct snd_soc_dai *dai, int mute)\r\n{\r\nsnd_soc_update_bits(dai->codec, LM49453_P0_DAC_DSP_REG, BIT(3)|BIT(2),\r\n(mute ? (BIT(3)|BIT(2)) : 0));\r\nreturn 0;\r\n}\r\nstatic int lm49453_ls_mute(struct snd_soc_dai *dai, int mute)\r\n{\r\nsnd_soc_update_bits(dai->codec, LM49453_P0_DAC_DSP_REG, BIT(5)|BIT(4),\r\n(mute ? (BIT(5)|BIT(4)) : 0));\r\nreturn 0;\r\n}\r\nstatic int lm49453_ep_mute(struct snd_soc_dai *dai, int mute)\r\n{\r\nsnd_soc_update_bits(dai->codec, LM49453_P0_DAC_DSP_REG, BIT(4),\r\n(mute ? BIT(4) : 0));\r\nreturn 0;\r\n}\r\nstatic int lm49453_ha_mute(struct snd_soc_dai *dai, int mute)\r\n{\r\nsnd_soc_update_bits(dai->codec, LM49453_P0_DAC_DSP_REG, BIT(7)|BIT(6),\r\n(mute ? (BIT(7)|BIT(6)) : 0));\r\nreturn 0;\r\n}\r\nstatic int lm49453_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nstruct lm49453_priv *lm49453 = snd_soc_codec_get_drvdata(codec);\r\nswitch (level) {\r\ncase SND_SOC_BIAS_ON:\r\ncase SND_SOC_BIAS_PREPARE:\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nif (codec->dapm.bias_level == SND_SOC_BIAS_OFF)\r\nregcache_sync(lm49453->regmap);\r\nsnd_soc_update_bits(codec, LM49453_P0_PMC_SETUP_REG,\r\nLM49453_PMC_SETUP_CHIP_EN, LM49453_CHIP_EN);\r\nbreak;\r\ncase SND_SOC_BIAS_OFF:\r\nsnd_soc_update_bits(codec, LM49453_P0_PMC_SETUP_REG,\r\nLM49453_PMC_SETUP_CHIP_EN, 0);\r\nbreak;\r\n}\r\ncodec->dapm.bias_level = level;\r\nreturn 0;\r\n}\r\nstatic int lm49453_suspend(struct snd_soc_codec *codec)\r\n{\r\nlm49453_set_bias_level(codec, SND_SOC_BIAS_OFF);\r\nreturn 0;\r\n}\r\nstatic int lm49453_resume(struct snd_soc_codec *codec)\r\n{\r\nlm49453_set_bias_level(codec, SND_SOC_BIAS_STANDBY);\r\nreturn 0;\r\n}\r\nstatic int lm49453_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct lm49453_priv *lm49453 = snd_soc_codec_get_drvdata(codec);\r\nint ret = 0;\r\ncodec->control_data = lm49453->regmap;\r\nret = snd_soc_codec_set_cache_io(codec, 8, 8, SND_SOC_REGMAP);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int lm49453_remove(struct snd_soc_codec *codec)\r\n{\r\nlm49453_set_bias_level(codec, SND_SOC_BIAS_OFF);\r\nreturn 0;\r\n}\r\nstatic __devinit int lm49453_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct lm49453_priv *lm49453;\r\nint ret = 0;\r\nlm49453 = devm_kzalloc(&i2c->dev, sizeof(struct lm49453_priv),\r\nGFP_KERNEL);\r\nif (lm49453 == NULL)\r\nreturn -ENOMEM;\r\ni2c_set_clientdata(i2c, lm49453);\r\nlm49453->regmap = regmap_init_i2c(i2c, &lm49453_regmap_config);\r\nif (IS_ERR(lm49453->regmap)) {\r\nret = PTR_ERR(lm49453->regmap);\r\ndev_err(&i2c->dev, "Failed to allocate register map: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nret = snd_soc_register_codec(&i2c->dev,\r\n&soc_codec_dev_lm49453,\r\nlm49453_dai, ARRAY_SIZE(lm49453_dai));\r\nif (ret < 0) {\r\ndev_err(&i2c->dev, "Failed to register codec: %d\n", ret);\r\nregmap_exit(lm49453->regmap);\r\nreturn ret;\r\n}\r\nreturn ret;\r\n}\r\nstatic int __devexit lm49453_i2c_remove(struct i2c_client *client)\r\n{\r\nstruct lm49453_priv *lm49453 = i2c_get_clientdata(client);\r\nsnd_soc_unregister_codec(&client->dev);\r\nregmap_exit(lm49453->regmap);\r\nreturn 0;\r\n}
