Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:40:54 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.688        0.000                      0                  252        0.055        0.000                      0                  252        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.688        0.000                      0                  252        0.055        0.000                      0                  252        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.688ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.014ns (19.585%)  route 4.163ns (80.415%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.666     9.083    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.207 r  num_xt_sampled[2]_i_2/O
                         net (fo=3, routed)           0.958    10.165    num_xt_sampled[2]_i_2_n_0
    SLICE_X43Y52         LUT4 (Prop_lut4_I2_O)        0.124    10.289 r  num_xt_sampled[0]_i_1/O
                         net (fo=1, routed)           0.000    10.289    num_xt_sampled[0]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  num_xt_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  num_xt_sampled_reg[0]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.031    87.977    num_xt_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         87.977    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                 77.688    

Slack (MET) :             77.702ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.044ns (20.048%)  route 4.163ns (79.951%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.666     9.083    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124     9.207 r  num_xt_sampled[2]_i_2/O
                         net (fo=3, routed)           0.958    10.165    num_xt_sampled[2]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I3_O)        0.154    10.319 r  num_xt_sampled[1]_i_1/O
                         net (fo=1, routed)           0.000    10.319    num_xt_sampled[1]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  num_xt_sampled_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  num_xt_sampled_reg[1]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.075    88.021    num_xt_sampled_reg[1]
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                 77.702    

Slack (MET) :             77.810ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.014ns (19.649%)  route 4.147ns (80.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 87.814 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.322     6.952    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.076 r  next_state[2]_i_9/O
                         net (fo=9, routed)           1.413     8.488    next_state[2]_i_9_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.612 r  next_state[0]_i_6/O
                         net (fo=1, routed)           0.669     9.281    next_state[0]_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.405 r  next_state[0]_i_2/O
                         net (fo=1, routed)           0.743    10.149    next_state[0]_i_2_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.273 r  next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.273    next_state[0]
    SLICE_X45Y49         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.449    87.814    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  next_state_reg[0]/C
                         clock pessimism              0.273    88.087    
                         clock uncertainty           -0.035    88.052    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)        0.031    88.083    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.083    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                 77.810    

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.890ns (18.811%)  route 3.841ns (81.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.559     9.843    input_xt_stream[7]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[0]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    input_xt_stream_reg[0]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 77.898    

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.890ns (18.811%)  route 3.841ns (81.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.559     9.843    input_xt_stream[7]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X40Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 77.898    

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.890ns (18.811%)  route 3.841ns (81.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.559     9.843    input_xt_stream[7]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  input_xt_stream_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 77.898    

Slack (MET) :             77.898ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.890ns (18.811%)  route 3.841ns (81.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.559     9.843    input_xt_stream[7]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  input_xt_stream_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  input_xt_stream_reg[7]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    87.741    input_xt_stream_reg[7]
  -------------------------------------------------------------------
                         required time                         87.741    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 77.898    

Slack (MET) :             78.031ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.890ns (18.023%)  route 4.048ns (81.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 87.814 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.370     7.000    next_state_reg_n_0_[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.124 r  next_state[2]_i_15/O
                         net (fo=9, routed)           0.851     7.976    next_state[2]_i_15_n_0
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.100 r  next_state[2]_i_6/O
                         net (fo=6, routed)           1.826     9.926    next_state[2]_i_6_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.050 r  next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.050    next_state[2]
    SLICE_X45Y49         FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.449    87.814    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism              0.273    88.087    
                         clock uncertainty           -0.035    88.052    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)        0.029    88.081    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.081    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 78.031    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.890ns (19.449%)  route 3.686ns (80.551%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.404     9.688    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    87.777    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         87.777    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.890ns (19.449%)  route 3.686ns (80.551%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.568     5.112    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.630 r  next_state_reg[1]/Q
                         net (fo=16, routed)          1.507     7.136    next_state_reg_n_0_[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.260 r  input_xt_stream[7]_i_15/O
                         net (fo=1, routed)           1.032     8.292    input_xt_stream[7]_i_15_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  input_xt_stream[7]_i_6/O
                         net (fo=3, routed)           0.743     9.160    input_xt_stream[7]_i_6_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.404     9.688    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[6]/C
                         clock pessimism              0.179    87.981    
                         clock uncertainty           -0.035    87.946    
    SLICE_X42Y51         FDRE (Setup_fdre_C_CE)      -0.169    87.777    input_xt_stream_reg[6]
  -------------------------------------------------------------------
                         required time                         87.777    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 78.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Kt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.114%)  route 0.212ns (47.886%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Kt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Kt_reg[5]/Q
                         net (fo=1, routed)           0.156     1.765    R1/Q[5]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  R1/input_xt_stream[5]_i_2/O
                         net (fo=1, routed)           0.056     1.866    R1/data1[5]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.911 r  R1/input_xt_stream[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    R1_n_10
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.856    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[19][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.055%)  route 0.332ns (66.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  R1/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  R1/r_Rx_Byte_reg[7]/Q
                         net (fo=9, routed)           0.332     1.963    r_Rx_Byte[7]
    SLICE_X39Y50         FDRE                                         r  key_storage_mem_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.830     1.980    clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  key_storage_mem_reg[19][7]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.078     1.813    key_storage_mem_reg[19][7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[20][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.728%)  route 0.337ns (67.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R1/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  R1/r_Rx_Byte_reg[4]/Q
                         net (fo=9, routed)           0.337     1.969    r_Rx_Byte[4]
    SLICE_X42Y50         FDRE                                         r  key_storage_mem_reg[20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  key_storage_mem_reg[20][4]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.063     1.799    key_storage_mem_reg[20][4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ks_kf_kt_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.123%)  route 0.298ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  ks_kf_kt_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ks_kf_kt_valid_reg/Q
                         net (fo=21, routed)          0.298     1.905    ks_kf_kt_valid_reg_n_0
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.835     1.984    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X46Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.723    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  input_xt_stream_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  input_xt_stream_reg[2]/Q
                         net (fo=2, routed)           0.109     1.716    R1/input_xt_stream_reg[7]_0[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  R1/input_xt_stream[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    R1_n_14
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.091     1.570    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keys_mem_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            ks_kf_kt_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.330%)  route 0.372ns (66.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.468    clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  keys_mem_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  keys_mem_address_reg[1]/Q
                         net (fo=17, routed)          0.372     1.981    keys_mem_address_reg__0[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  ks_kf_kt_valid_i_1/O
                         net (fo=1, routed)           0.000     2.026    ks_kf_kt_valid_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  ks_kf_kt_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  ks_kf_kt_valid_reg/C
                         clock pessimism             -0.245     1.736    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.092     1.828    ks_kf_kt_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[18][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.164ns (30.273%)  route 0.378ns (69.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R1/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  R1/r_Rx_Byte_reg[6]/Q
                         net (fo=9, routed)           0.378     2.009    r_Rx_Byte[6]
    SLICE_X40Y51         FDRE                                         r  key_storage_mem_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  key_storage_mem_reg[18][6]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.071     1.807    key_storage_mem_reg[18][6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.586%)  route 0.131ns (44.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  R1/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  R1/r_Rx_Byte_reg[6]/Q
                         net (fo=9, routed)           0.131     1.763    r_Rx_Byte[6]
    SLICE_X39Y49         FDRE                                         r  key_storage_mem_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  key_storage_mem_reg[2][6]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.076     1.560    key_storage_mem_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ks_kf_kt_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.253%)  route 0.296ns (67.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  ks_kf_kt_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ks_kf_kt_valid_reg/Q
                         net (fo=21, routed)          0.296     1.903    ks_kf_kt_valid_reg_n_0
    SLICE_X45Y49         FDRE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.835     1.984    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X45Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.700    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ks_kf_kt_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.253%)  route 0.296ns (67.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  ks_kf_kt_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ks_kf_kt_valid_reg/Q
                         net (fo=21, routed)          0.296     1.903    ks_kf_kt_valid_reg_n_0
    SLICE_X45Y49         FDRE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.835     1.984    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X45Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.700    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y53   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y53   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y53   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y47   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X43Y49   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y47   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y48   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y48   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y48   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y53   FSM_output_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y49   Kf_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y49   Kf_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X43Y49   Kf_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X41Y52   Ks_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   Kf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   Kf_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   Kf_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   Kf_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   Kf_reg[18]/C



