{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680182361849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680182361850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 14:19:21 2023 " "Processing started: Thu Mar 30 14:19:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680182361850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680182361850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux21_1 -c mux21_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux21_1 -c mux21_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680182361850 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680182361935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680182362087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680182362087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_baseline.v 1 1 " "Using design file de0_nano_soc_baseline.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680182367211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680182367211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680182367214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_nano_soc_baseline.v(140) " "Output port \"LED\" at de0_nano_soc_baseline.v(140) has no driver" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680182367215 "|de0_nano_soc_baseline"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680182367414 "|de0_nano_soc_baseline|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680182367414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680182367503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680182367503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK_50 " "No output dependent on input pin \"FPGA_CLK_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|FPGA_CLK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/Intelprj/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680182367519 "|de0_nano_soc_baseline|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680182367519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680182367519 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680182367519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680182367519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680182367534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 14:19:27 2023 " "Processing ended: Thu Mar 30 14:19:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680182367534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680182367534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680182367534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680182367534 ""}
