// Seed: 2609508146
module module_0 #(
    parameter id_1 = 32'd62
) (
    input supply1 id_0,
    input supply0 _id_1
);
  logic [1 : -1  !=?  id_1] id_3;
  assign id_3[1] = id_3;
  assign id_3 = id_0;
  wire [1  -  1 : ""] id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd97,
    parameter id_15 = 32'd83,
    parameter id_16 = 32'd12,
    parameter id_25 = 32'd27,
    parameter id_6  = 32'd82
) (
    input tri0 _id_0,
    output uwire id_1,
    output wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    input tri _id_6,
    input tri0 id_7,
    input supply0 id_8
    , id_22,
    input supply1 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14,
    input wor _id_15,
    output supply0 _id_16,
    input supply0 id_17,
    input wand id_18,
    input supply1 id_19,
    input supply1 id_20
);
  wire [id_6  &  -1  ==  1 : id_15  ==  id_0] id_23;
  logic [id_16  -  -1 : 1] id_24;
  assign id_22[-1] = id_20;
  assign id_3 = id_20;
  localparam id_25 = -1'h0;
  parameter id_26 = -1;
  wire [-1 : id_25  ==  -1] id_27;
  module_0 modCall_1 (
      id_20,
      id_25
  );
  assign modCall_1.id_0 = 0;
endmodule
