#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f109044f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f1090b76f0_0 .net "PC", 31 0, v000001f1090b0c20_0;  1 drivers
v000001f1090b73d0_0 .var "clk", 0 0;
v000001f1090b6610_0 .net "clkout", 0 0, L_000001f1091008a0;  1 drivers
v000001f1090b7650_0 .net "cycles_consumed", 31 0, v000001f1090b49c0_0;  1 drivers
v000001f1090b7a10_0 .var "rst", 0 0;
S_000001f108fe6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f109044f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f109059a40 .param/l "RType" 0 4 2, C4<000000>;
P_000001f109059a78 .param/l "add" 0 4 5, C4<100000>;
P_000001f109059ab0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f109059ae8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f109059b20 .param/l "and_" 0 4 5, C4<100100>;
P_000001f109059b58 .param/l "andi" 0 4 8, C4<001100>;
P_000001f109059b90 .param/l "beq" 0 4 10, C4<000100>;
P_000001f109059bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f109059c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001f109059c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f109059c70 .param/l "j" 0 4 12, C4<000010>;
P_000001f109059ca8 .param/l "jal" 0 4 12, C4<000011>;
P_000001f109059ce0 .param/l "jr" 0 4 6, C4<001000>;
P_000001f109059d18 .param/l "lw" 0 4 8, C4<100011>;
P_000001f109059d50 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f109059d88 .param/l "or_" 0 4 5, C4<100101>;
P_000001f109059dc0 .param/l "ori" 0 4 8, C4<001101>;
P_000001f109059df8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f109059e30 .param/l "sll" 0 4 6, C4<000000>;
P_000001f109059e68 .param/l "slt" 0 4 5, C4<101010>;
P_000001f109059ea0 .param/l "slti" 0 4 8, C4<101010>;
P_000001f109059ed8 .param/l "srl" 0 4 6, C4<000010>;
P_000001f109059f10 .param/l "sub" 0 4 5, C4<100010>;
P_000001f109059f48 .param/l "subu" 0 4 5, C4<100011>;
P_000001f109059f80 .param/l "sw" 0 4 8, C4<101011>;
P_000001f109059fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f109059ff0 .param/l "xori" 0 4 8, C4<001110>;
L_000001f109026700 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100280 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100980 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100520 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100c90 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100830 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100590 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100b40 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f1091008a0 .functor OR 1, v000001f1090b73d0_0, v000001f109049530_0, C4<0>, C4<0>;
L_000001f109100600 .functor OR 1, L_000001f1090b6f70, L_000001f1090b78d0, C4<0>, C4<0>;
L_000001f109100910 .functor AND 1, L_000001f1090b6890, L_000001f1090b6930, C4<1>, C4<1>;
L_000001f109100a60 .functor NOT 1, v000001f1090b7a10_0, C4<0>, C4<0>, C4<0>;
L_000001f109100d70 .functor OR 1, L_000001f109114ba0, L_000001f109115000, C4<0>, C4<0>;
L_000001f109100e50 .functor OR 1, L_000001f109100d70, L_000001f1091146a0, C4<0>, C4<0>;
L_000001f1091006e0 .functor OR 1, L_000001f109114740, L_000001f109113520, C4<0>, C4<0>;
L_000001f109101010 .functor AND 1, L_000001f109113840, L_000001f1091006e0, C4<1>, C4<1>;
L_000001f1091007c0 .functor OR 1, L_000001f1091133e0, L_000001f109113fc0, C4<0>, C4<0>;
L_000001f109100bb0 .functor AND 1, L_000001f109114ce0, L_000001f1091007c0, C4<1>, C4<1>;
L_000001f109100f30 .functor NOT 1, L_000001f1091008a0, C4<0>, C4<0>, C4<0>;
v000001f1090b0ae0_0 .net "ALUOp", 3 0, v000001f109048450_0;  1 drivers
v000001f1090b04a0_0 .net "ALUResult", 31 0, v000001f109079940_0;  1 drivers
v000001f1090b0720_0 .net "ALUSrc", 0 0, v000001f1090490d0_0;  1 drivers
v000001f1090b0360_0 .net "ALUin2", 31 0, L_000001f109114380;  1 drivers
v000001f1090b0cc0_0 .net "MemReadEn", 0 0, v000001f109048630_0;  1 drivers
v000001f1090b1940_0 .net "MemWriteEn", 0 0, v000001f109048c70_0;  1 drivers
v000001f1090b0d60_0 .net "MemtoReg", 0 0, v000001f109048db0_0;  1 drivers
v000001f1090b1440_0 .net "PC", 31 0, v000001f1090b0c20_0;  alias, 1 drivers
v000001f1090b16c0_0 .net "PCPlus1", 31 0, L_000001f1090b61b0;  1 drivers
v000001f1090b1300_0 .net "PCsrc", 1 0, v000001f10907a020_0;  1 drivers
v000001f1090b0e00_0 .net "RegDst", 0 0, v000001f109048ef0_0;  1 drivers
v000001f1090b07c0_0 .net "RegWriteEn", 0 0, v000001f1090492b0_0;  1 drivers
v000001f1090b14e0_0 .net "WriteRegister", 4 0, L_000001f109113f20;  1 drivers
v000001f1090b1b20_0 .net *"_ivl_0", 0 0, L_000001f109026700;  1 drivers
L_000001f1090b8120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1090b0540_0 .net/2u *"_ivl_10", 4 0, L_000001f1090b8120;  1 drivers
L_000001f1090b8510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b0220_0 .net *"_ivl_101", 15 0, L_000001f1090b8510;  1 drivers
v000001f1090b0680_0 .net *"_ivl_102", 31 0, L_000001f1090b7970;  1 drivers
L_000001f1090b8558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b0860_0 .net *"_ivl_105", 25 0, L_000001f1090b8558;  1 drivers
L_000001f1090b85a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b1e40_0 .net/2u *"_ivl_106", 31 0, L_000001f1090b85a0;  1 drivers
v000001f1090b0f40_0 .net *"_ivl_108", 0 0, L_000001f1090b6890;  1 drivers
L_000001f1090b85e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f1090b02c0_0 .net/2u *"_ivl_110", 5 0, L_000001f1090b85e8;  1 drivers
v000001f1090b0ea0_0 .net *"_ivl_112", 0 0, L_000001f1090b6930;  1 drivers
v000001f1090b1f80_0 .net *"_ivl_115", 0 0, L_000001f109100910;  1 drivers
v000001f1090b1d00_0 .net *"_ivl_116", 47 0, L_000001f1090b6cf0;  1 drivers
L_000001f1090b8630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b0400_0 .net *"_ivl_119", 15 0, L_000001f1090b8630;  1 drivers
L_000001f1090b8168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f1090b1580_0 .net/2u *"_ivl_12", 5 0, L_000001f1090b8168;  1 drivers
v000001f1090b0fe0_0 .net *"_ivl_120", 47 0, L_000001f1090b6250;  1 drivers
L_000001f1090b8678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b05e0_0 .net *"_ivl_123", 15 0, L_000001f1090b8678;  1 drivers
v000001f1090b1760_0 .net *"_ivl_125", 0 0, L_000001f1090b7d30;  1 drivers
v000001f1090b1bc0_0 .net *"_ivl_126", 31 0, L_000001f1090b6a70;  1 drivers
v000001f1090b13a0_0 .net *"_ivl_128", 47 0, L_000001f1090b7f10;  1 drivers
v000001f1090b0900_0 .net *"_ivl_130", 47 0, L_000001f1090b64d0;  1 drivers
v000001f1090b09a0_0 .net *"_ivl_132", 47 0, L_000001f1090b6bb0;  1 drivers
v000001f1090b0a40_0 .net *"_ivl_134", 47 0, L_000001f1090b7fb0;  1 drivers
L_000001f1090b86c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1090b1080_0 .net/2u *"_ivl_138", 1 0, L_000001f1090b86c0;  1 drivers
v000001f1090b1120_0 .net *"_ivl_14", 0 0, L_000001f1090b6b10;  1 drivers
v000001f1090b1c60_0 .net *"_ivl_140", 0 0, L_000001f1090b6390;  1 drivers
L_000001f1090b8708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f1090b1800_0 .net/2u *"_ivl_142", 1 0, L_000001f1090b8708;  1 drivers
v000001f1090b1da0_0 .net *"_ivl_144", 0 0, L_000001f1090b6570;  1 drivers
L_000001f1090b8750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f1090b11c0_0 .net/2u *"_ivl_146", 1 0, L_000001f1090b8750;  1 drivers
v000001f1090b1620_0 .net *"_ivl_148", 0 0, L_000001f109114420;  1 drivers
L_000001f1090b8798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f1090b1260_0 .net/2u *"_ivl_150", 31 0, L_000001f1090b8798;  1 drivers
L_000001f1090b87e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001f1090b18a0_0 .net/2u *"_ivl_152", 31 0, L_000001f1090b87e0;  1 drivers
v000001f1090b19e0_0 .net *"_ivl_154", 31 0, L_000001f109114e20;  1 drivers
v000001f1090b1ee0_0 .net *"_ivl_156", 31 0, L_000001f109114ec0;  1 drivers
L_000001f1090b81b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1090b3ef0_0 .net/2u *"_ivl_16", 4 0, L_000001f1090b81b0;  1 drivers
v000001f1090b29b0_0 .net *"_ivl_160", 0 0, L_000001f109100a60;  1 drivers
L_000001f1090b8870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b3130_0 .net/2u *"_ivl_162", 31 0, L_000001f1090b8870;  1 drivers
L_000001f1090b8948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f1090b3b30_0 .net/2u *"_ivl_166", 5 0, L_000001f1090b8948;  1 drivers
v000001f1090b2550_0 .net *"_ivl_168", 0 0, L_000001f109114ba0;  1 drivers
L_000001f1090b8990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f1090b2d70_0 .net/2u *"_ivl_170", 5 0, L_000001f1090b8990;  1 drivers
v000001f1090b2870_0 .net *"_ivl_172", 0 0, L_000001f109115000;  1 drivers
v000001f1090b3450_0 .net *"_ivl_175", 0 0, L_000001f109100d70;  1 drivers
L_000001f1090b89d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f1090b2cd0_0 .net/2u *"_ivl_176", 5 0, L_000001f1090b89d8;  1 drivers
v000001f1090b3f90_0 .net *"_ivl_178", 0 0, L_000001f1091146a0;  1 drivers
v000001f1090b3310_0 .net *"_ivl_181", 0 0, L_000001f109100e50;  1 drivers
L_000001f1090b8a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b3bd0_0 .net/2u *"_ivl_182", 15 0, L_000001f1090b8a20;  1 drivers
v000001f1090b3c70_0 .net *"_ivl_184", 31 0, L_000001f1091138e0;  1 drivers
v000001f1090b25f0_0 .net *"_ivl_187", 0 0, L_000001f109114c40;  1 drivers
v000001f1090b2c30_0 .net *"_ivl_188", 15 0, L_000001f109113200;  1 drivers
v000001f1090b2f50_0 .net *"_ivl_19", 4 0, L_000001f1090b7470;  1 drivers
v000001f1090b2af0_0 .net *"_ivl_190", 31 0, L_000001f109113c00;  1 drivers
v000001f1090b2b90_0 .net *"_ivl_194", 31 0, L_000001f109113340;  1 drivers
L_000001f1090b8a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b3630_0 .net *"_ivl_197", 25 0, L_000001f1090b8a68;  1 drivers
L_000001f1090b8ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b36d0_0 .net/2u *"_ivl_198", 31 0, L_000001f1090b8ab0;  1 drivers
L_000001f1090b80d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b2e10_0 .net/2u *"_ivl_2", 5 0, L_000001f1090b80d8;  1 drivers
v000001f1090b3d10_0 .net *"_ivl_20", 4 0, L_000001f1090b7790;  1 drivers
v000001f1090b38b0_0 .net *"_ivl_200", 0 0, L_000001f109113840;  1 drivers
L_000001f1090b8af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b3810_0 .net/2u *"_ivl_202", 5 0, L_000001f1090b8af8;  1 drivers
v000001f1090b22d0_0 .net *"_ivl_204", 0 0, L_000001f109114740;  1 drivers
L_000001f1090b8b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f1090b20f0_0 .net/2u *"_ivl_206", 5 0, L_000001f1090b8b40;  1 drivers
v000001f1090b3770_0 .net *"_ivl_208", 0 0, L_000001f109113520;  1 drivers
v000001f1090b2eb0_0 .net *"_ivl_211", 0 0, L_000001f1091006e0;  1 drivers
v000001f1090b24b0_0 .net *"_ivl_213", 0 0, L_000001f109101010;  1 drivers
L_000001f1090b8b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f1090b31d0_0 .net/2u *"_ivl_214", 5 0, L_000001f1090b8b88;  1 drivers
v000001f1090b34f0_0 .net *"_ivl_216", 0 0, L_000001f1091147e0;  1 drivers
L_000001f1090b8bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f1090b3090_0 .net/2u *"_ivl_218", 31 0, L_000001f1090b8bd0;  1 drivers
v000001f1090b3950_0 .net *"_ivl_220", 31 0, L_000001f1091141a0;  1 drivers
v000001f1090b2690_0 .net *"_ivl_224", 31 0, L_000001f109114560;  1 drivers
L_000001f1090b8c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b27d0_0 .net *"_ivl_227", 25 0, L_000001f1090b8c18;  1 drivers
L_000001f1090b8c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b3db0_0 .net/2u *"_ivl_228", 31 0, L_000001f1090b8c60;  1 drivers
v000001f1090b3e50_0 .net *"_ivl_230", 0 0, L_000001f109114ce0;  1 drivers
L_000001f1090b8ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b2ff0_0 .net/2u *"_ivl_232", 5 0, L_000001f1090b8ca8;  1 drivers
v000001f1090b39f0_0 .net *"_ivl_234", 0 0, L_000001f1091133e0;  1 drivers
L_000001f1090b8cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f1090b2730_0 .net/2u *"_ivl_236", 5 0, L_000001f1090b8cf0;  1 drivers
v000001f1090b3270_0 .net *"_ivl_238", 0 0, L_000001f109113fc0;  1 drivers
v000001f1090b3a90_0 .net *"_ivl_24", 0 0, L_000001f109100980;  1 drivers
v000001f1090b2190_0 .net *"_ivl_241", 0 0, L_000001f1091007c0;  1 drivers
v000001f1090b2230_0 .net *"_ivl_243", 0 0, L_000001f109100bb0;  1 drivers
L_000001f1090b8d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f1090b2370_0 .net/2u *"_ivl_244", 5 0, L_000001f1090b8d38;  1 drivers
v000001f1090b2a50_0 .net *"_ivl_246", 0 0, L_000001f109114060;  1 drivers
v000001f1090b33b0_0 .net *"_ivl_248", 31 0, L_000001f109113660;  1 drivers
L_000001f1090b81f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1090b2410_0 .net/2u *"_ivl_26", 4 0, L_000001f1090b81f8;  1 drivers
v000001f1090b3590_0 .net *"_ivl_29", 4 0, L_000001f1090b7bf0;  1 drivers
v000001f1090b2910_0 .net *"_ivl_32", 0 0, L_000001f109100520;  1 drivers
L_000001f1090b8240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1090b4740_0 .net/2u *"_ivl_34", 4 0, L_000001f1090b8240;  1 drivers
v000001f1090b5640_0 .net *"_ivl_37", 4 0, L_000001f1090b7330;  1 drivers
v000001f1090b50a0_0 .net *"_ivl_40", 0 0, L_000001f109100c90;  1 drivers
L_000001f1090b8288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b5500_0 .net/2u *"_ivl_42", 15 0, L_000001f1090b8288;  1 drivers
v000001f1090b56e0_0 .net *"_ivl_45", 15 0, L_000001f1090b70b0;  1 drivers
v000001f1090b5000_0 .net *"_ivl_48", 0 0, L_000001f109100830;  1 drivers
v000001f1090b4600_0 .net *"_ivl_5", 5 0, L_000001f1090b7b50;  1 drivers
L_000001f1090b82d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b5d20_0 .net/2u *"_ivl_50", 36 0, L_000001f1090b82d0;  1 drivers
L_000001f1090b8318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b4ec0_0 .net/2u *"_ivl_52", 31 0, L_000001f1090b8318;  1 drivers
v000001f1090b4920_0 .net *"_ivl_55", 4 0, L_000001f1090b6110;  1 drivers
v000001f1090b4f60_0 .net *"_ivl_56", 36 0, L_000001f1090b6c50;  1 drivers
v000001f1090b5a00_0 .net *"_ivl_58", 36 0, L_000001f1090b66b0;  1 drivers
v000001f1090b5be0_0 .net *"_ivl_62", 0 0, L_000001f109100590;  1 drivers
L_000001f1090b8360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b53c0_0 .net/2u *"_ivl_64", 5 0, L_000001f1090b8360;  1 drivers
v000001f1090b5820_0 .net *"_ivl_67", 5 0, L_000001f1090b6430;  1 drivers
v000001f1090b4b00_0 .net *"_ivl_70", 0 0, L_000001f109100b40;  1 drivers
L_000001f1090b83a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b5dc0_0 .net/2u *"_ivl_72", 57 0, L_000001f1090b83a8;  1 drivers
L_000001f1090b83f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1090b4240_0 .net/2u *"_ivl_74", 31 0, L_000001f1090b83f0;  1 drivers
v000001f1090b5c80_0 .net *"_ivl_77", 25 0, L_000001f1090b6ed0;  1 drivers
v000001f1090b5e60_0 .net *"_ivl_78", 57 0, L_000001f1090b7150;  1 drivers
v000001f1090b44c0_0 .net *"_ivl_8", 0 0, L_000001f109100280;  1 drivers
v000001f1090b4d80_0 .net *"_ivl_80", 57 0, L_000001f1090b7830;  1 drivers
L_000001f1090b8438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f1090b5460_0 .net/2u *"_ivl_84", 31 0, L_000001f1090b8438;  1 drivers
L_000001f1090b8480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f1090b5140_0 .net/2u *"_ivl_88", 5 0, L_000001f1090b8480;  1 drivers
v000001f1090b5f00_0 .net *"_ivl_90", 0 0, L_000001f1090b6f70;  1 drivers
L_000001f1090b84c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f1090b5b40_0 .net/2u *"_ivl_92", 5 0, L_000001f1090b84c8;  1 drivers
v000001f1090b4560_0 .net *"_ivl_94", 0 0, L_000001f1090b78d0;  1 drivers
v000001f1090b4e20_0 .net *"_ivl_97", 0 0, L_000001f109100600;  1 drivers
v000001f1090b4ba0_0 .net *"_ivl_98", 47 0, L_000001f1090b7dd0;  1 drivers
v000001f1090b55a0_0 .net "adderResult", 31 0, L_000001f1090b62f0;  1 drivers
v000001f1090b4880_0 .net "address", 31 0, L_000001f1090b69d0;  1 drivers
v000001f1090b4a60_0 .net "clk", 0 0, L_000001f1091008a0;  alias, 1 drivers
v000001f1090b49c0_0 .var "cycles_consumed", 31 0;
o000001f109081048 .functor BUFZ 1, C4<z>; HiZ drive
v000001f1090b5aa0_0 .net "excep_flag", 0 0, o000001f109081048;  0 drivers
v000001f1090b5fa0_0 .net "extImm", 31 0, L_000001f109114240;  1 drivers
v000001f1090b4100_0 .net "funct", 5 0, L_000001f1090b6d90;  1 drivers
v000001f1090b4380_0 .net "hlt", 0 0, v000001f109049530_0;  1 drivers
v000001f1090b51e0_0 .net "imm", 15 0, L_000001f1090b75b0;  1 drivers
v000001f1090b4c40_0 .net "immediate", 31 0, L_000001f1091132a0;  1 drivers
v000001f1090b4ce0_0 .net "input_clk", 0 0, v000001f1090b73d0_0;  1 drivers
v000001f1090b5280_0 .net "instruction", 31 0, L_000001f109114d80;  1 drivers
v000001f1090b5960_0 .net "memoryReadData", 31 0, v000001f10907a980_0;  1 drivers
v000001f1090b5320_0 .net "nextPC", 31 0, L_000001f109114b00;  1 drivers
v000001f1090b41a0_0 .net "opcode", 5 0, L_000001f1090b6e30;  1 drivers
v000001f1090b42e0_0 .net "rd", 4 0, L_000001f1090b7290;  1 drivers
v000001f1090b46a0_0 .net "readData1", 31 0, L_000001f109100360;  1 drivers
v000001f1090b47e0_0 .net "readData1_w", 31 0, L_000001f109113ca0;  1 drivers
v000001f1090b5780_0 .net "readData2", 31 0, L_000001f109100670;  1 drivers
v000001f1090b58c0_0 .net "rs", 4 0, L_000001f1090b7c90;  1 drivers
v000001f1090b4420_0 .net "rst", 0 0, v000001f1090b7a10_0;  1 drivers
v000001f1090b7510_0 .net "rt", 4 0, L_000001f1090b7e70;  1 drivers
v000001f1090b71f0_0 .net "shamt", 31 0, L_000001f1090b6750;  1 drivers
v000001f1090b7010_0 .net "wire_instruction", 31 0, L_000001f1091009f0;  1 drivers
v000001f1090b7ab0_0 .net "writeData", 31 0, L_000001f109113a20;  1 drivers
v000001f1090b67f0_0 .net "zero", 0 0, L_000001f109113980;  1 drivers
L_000001f1090b7b50 .part L_000001f109114d80, 26, 6;
L_000001f1090b6e30 .functor MUXZ 6, L_000001f1090b7b50, L_000001f1090b80d8, L_000001f109026700, C4<>;
L_000001f1090b6b10 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8168;
L_000001f1090b7470 .part L_000001f109114d80, 11, 5;
L_000001f1090b7790 .functor MUXZ 5, L_000001f1090b7470, L_000001f1090b81b0, L_000001f1090b6b10, C4<>;
L_000001f1090b7290 .functor MUXZ 5, L_000001f1090b7790, L_000001f1090b8120, L_000001f109100280, C4<>;
L_000001f1090b7bf0 .part L_000001f109114d80, 21, 5;
L_000001f1090b7c90 .functor MUXZ 5, L_000001f1090b7bf0, L_000001f1090b81f8, L_000001f109100980, C4<>;
L_000001f1090b7330 .part L_000001f109114d80, 16, 5;
L_000001f1090b7e70 .functor MUXZ 5, L_000001f1090b7330, L_000001f1090b8240, L_000001f109100520, C4<>;
L_000001f1090b70b0 .part L_000001f109114d80, 0, 16;
L_000001f1090b75b0 .functor MUXZ 16, L_000001f1090b70b0, L_000001f1090b8288, L_000001f109100c90, C4<>;
L_000001f1090b6110 .part L_000001f109114d80, 6, 5;
L_000001f1090b6c50 .concat [ 5 32 0 0], L_000001f1090b6110, L_000001f1090b8318;
L_000001f1090b66b0 .functor MUXZ 37, L_000001f1090b6c50, L_000001f1090b82d0, L_000001f109100830, C4<>;
L_000001f1090b6750 .part L_000001f1090b66b0, 0, 32;
L_000001f1090b6430 .part L_000001f109114d80, 0, 6;
L_000001f1090b6d90 .functor MUXZ 6, L_000001f1090b6430, L_000001f1090b8360, L_000001f109100590, C4<>;
L_000001f1090b6ed0 .part L_000001f109114d80, 0, 26;
L_000001f1090b7150 .concat [ 26 32 0 0], L_000001f1090b6ed0, L_000001f1090b83f0;
L_000001f1090b7830 .functor MUXZ 58, L_000001f1090b7150, L_000001f1090b83a8, L_000001f109100b40, C4<>;
L_000001f1090b69d0 .part L_000001f1090b7830, 0, 32;
L_000001f1090b61b0 .arith/sum 32, v000001f1090b0c20_0, L_000001f1090b8438;
L_000001f1090b6f70 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8480;
L_000001f1090b78d0 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b84c8;
L_000001f1090b7dd0 .concat [ 32 16 0 0], L_000001f1090b69d0, L_000001f1090b8510;
L_000001f1090b7970 .concat [ 6 26 0 0], L_000001f1090b6e30, L_000001f1090b8558;
L_000001f1090b6890 .cmp/eq 32, L_000001f1090b7970, L_000001f1090b85a0;
L_000001f1090b6930 .cmp/eq 6, L_000001f1090b6d90, L_000001f1090b85e8;
L_000001f1090b6cf0 .concat [ 32 16 0 0], L_000001f109100360, L_000001f1090b8630;
L_000001f1090b6250 .concat [ 32 16 0 0], v000001f1090b0c20_0, L_000001f1090b8678;
L_000001f1090b7d30 .part L_000001f1090b75b0, 15, 1;
LS_000001f1090b6a70_0_0 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_4 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_8 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_12 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_16 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_20 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_24 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_0_28 .concat [ 1 1 1 1], L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30, L_000001f1090b7d30;
LS_000001f1090b6a70_1_0 .concat [ 4 4 4 4], LS_000001f1090b6a70_0_0, LS_000001f1090b6a70_0_4, LS_000001f1090b6a70_0_8, LS_000001f1090b6a70_0_12;
LS_000001f1090b6a70_1_4 .concat [ 4 4 4 4], LS_000001f1090b6a70_0_16, LS_000001f1090b6a70_0_20, LS_000001f1090b6a70_0_24, LS_000001f1090b6a70_0_28;
L_000001f1090b6a70 .concat [ 16 16 0 0], LS_000001f1090b6a70_1_0, LS_000001f1090b6a70_1_4;
L_000001f1090b7f10 .concat [ 16 32 0 0], L_000001f1090b75b0, L_000001f1090b6a70;
L_000001f1090b64d0 .arith/sum 48, L_000001f1090b6250, L_000001f1090b7f10;
L_000001f1090b6bb0 .functor MUXZ 48, L_000001f1090b64d0, L_000001f1090b6cf0, L_000001f109100910, C4<>;
L_000001f1090b7fb0 .functor MUXZ 48, L_000001f1090b6bb0, L_000001f1090b7dd0, L_000001f109100600, C4<>;
L_000001f1090b62f0 .part L_000001f1090b7fb0, 0, 32;
L_000001f1090b6390 .cmp/eq 2, v000001f10907a020_0, L_000001f1090b86c0;
L_000001f1090b6570 .cmp/eq 2, v000001f10907a020_0, L_000001f1090b8708;
L_000001f109114420 .cmp/eq 2, v000001f10907a020_0, L_000001f1090b8750;
L_000001f109114e20 .functor MUXZ 32, L_000001f1090b87e0, L_000001f1090b8798, L_000001f109114420, C4<>;
L_000001f109114ec0 .functor MUXZ 32, L_000001f109114e20, L_000001f1090b62f0, L_000001f1090b6570, C4<>;
L_000001f109114b00 .functor MUXZ 32, L_000001f109114ec0, L_000001f1090b61b0, L_000001f1090b6390, C4<>;
L_000001f109114d80 .functor MUXZ 32, L_000001f1091009f0, L_000001f1090b8870, L_000001f109100a60, C4<>;
L_000001f109114ba0 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8948;
L_000001f109115000 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8990;
L_000001f1091146a0 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b89d8;
L_000001f1091138e0 .concat [ 16 16 0 0], L_000001f1090b75b0, L_000001f1090b8a20;
L_000001f109114c40 .part L_000001f1090b75b0, 15, 1;
LS_000001f109113200_0_0 .concat [ 1 1 1 1], L_000001f109114c40, L_000001f109114c40, L_000001f109114c40, L_000001f109114c40;
LS_000001f109113200_0_4 .concat [ 1 1 1 1], L_000001f109114c40, L_000001f109114c40, L_000001f109114c40, L_000001f109114c40;
LS_000001f109113200_0_8 .concat [ 1 1 1 1], L_000001f109114c40, L_000001f109114c40, L_000001f109114c40, L_000001f109114c40;
LS_000001f109113200_0_12 .concat [ 1 1 1 1], L_000001f109114c40, L_000001f109114c40, L_000001f109114c40, L_000001f109114c40;
L_000001f109113200 .concat [ 4 4 4 4], LS_000001f109113200_0_0, LS_000001f109113200_0_4, LS_000001f109113200_0_8, LS_000001f109113200_0_12;
L_000001f109113c00 .concat [ 16 16 0 0], L_000001f1090b75b0, L_000001f109113200;
L_000001f109114240 .functor MUXZ 32, L_000001f109113c00, L_000001f1091138e0, L_000001f109100e50, C4<>;
L_000001f109113340 .concat [ 6 26 0 0], L_000001f1090b6e30, L_000001f1090b8a68;
L_000001f109113840 .cmp/eq 32, L_000001f109113340, L_000001f1090b8ab0;
L_000001f109114740 .cmp/eq 6, L_000001f1090b6d90, L_000001f1090b8af8;
L_000001f109113520 .cmp/eq 6, L_000001f1090b6d90, L_000001f1090b8b40;
L_000001f1091147e0 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8b88;
L_000001f1091141a0 .functor MUXZ 32, L_000001f109114240, L_000001f1090b8bd0, L_000001f1091147e0, C4<>;
L_000001f1091132a0 .functor MUXZ 32, L_000001f1091141a0, L_000001f1090b6750, L_000001f109101010, C4<>;
L_000001f109114560 .concat [ 6 26 0 0], L_000001f1090b6e30, L_000001f1090b8c18;
L_000001f109114ce0 .cmp/eq 32, L_000001f109114560, L_000001f1090b8c60;
L_000001f1091133e0 .cmp/eq 6, L_000001f1090b6d90, L_000001f1090b8ca8;
L_000001f109113fc0 .cmp/eq 6, L_000001f1090b6d90, L_000001f1090b8cf0;
L_000001f109114060 .cmp/eq 6, L_000001f1090b6e30, L_000001f1090b8d38;
L_000001f109113660 .functor MUXZ 32, L_000001f109100360, v000001f1090b0c20_0, L_000001f109114060, C4<>;
L_000001f109113ca0 .functor MUXZ 32, L_000001f109113660, L_000001f109100670, L_000001f109100bb0, C4<>;
S_000001f108fe6710 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f109033370 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f109100750 .functor NOT 1, v000001f1090490d0_0, C4<0>, C4<0>, C4<0>;
v000001f1090493f0_0 .net *"_ivl_0", 0 0, L_000001f109100750;  1 drivers
v000001f1090483b0_0 .net "in1", 31 0, L_000001f109100670;  alias, 1 drivers
v000001f109048bd0_0 .net "in2", 31 0, L_000001f1091132a0;  alias, 1 drivers
v000001f1090495d0_0 .net "out", 31 0, L_000001f109114380;  alias, 1 drivers
v000001f109048270_0 .net "s", 0 0, v000001f1090490d0_0;  alias, 1 drivers
L_000001f109114380 .functor MUXZ 32, L_000001f1091132a0, L_000001f109100670, L_000001f109100750, C4<>;
S_000001f108f929c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f109078b10 .param/l "RType" 0 4 2, C4<000000>;
P_000001f109078b48 .param/l "add" 0 4 5, C4<100000>;
P_000001f109078b80 .param/l "addi" 0 4 8, C4<001000>;
P_000001f109078bb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f109078bf0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f109078c28 .param/l "andi" 0 4 8, C4<001100>;
P_000001f109078c60 .param/l "beq" 0 4 10, C4<000100>;
P_000001f109078c98 .param/l "bne" 0 4 10, C4<000101>;
P_000001f109078cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f109078d08 .param/l "j" 0 4 12, C4<000010>;
P_000001f109078d40 .param/l "jal" 0 4 12, C4<000011>;
P_000001f109078d78 .param/l "jr" 0 4 6, C4<001000>;
P_000001f109078db0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f109078de8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f109078e20 .param/l "or_" 0 4 5, C4<100101>;
P_000001f109078e58 .param/l "ori" 0 4 8, C4<001101>;
P_000001f109078e90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f109078ec8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f109078f00 .param/l "slt" 0 4 5, C4<101010>;
P_000001f109078f38 .param/l "slti" 0 4 8, C4<101010>;
P_000001f109078f70 .param/l "srl" 0 4 6, C4<000010>;
P_000001f109078fa8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f109078fe0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f109079018 .param/l "sw" 0 4 8, C4<101011>;
P_000001f109079050 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f109079088 .param/l "xori" 0 4 8, C4<001110>;
v000001f109048450_0 .var "ALUOp", 3 0;
v000001f1090490d0_0 .var "ALUSrc", 0 0;
v000001f109048630_0 .var "MemReadEn", 0 0;
v000001f109048c70_0 .var "MemWriteEn", 0 0;
v000001f109048db0_0 .var "MemtoReg", 0 0;
v000001f109048ef0_0 .var "RegDst", 0 0;
v000001f1090492b0_0 .var "RegWriteEn", 0 0;
v000001f109049490_0 .net "funct", 5 0, L_000001f1090b6d90;  alias, 1 drivers
v000001f109049530_0 .var "hlt", 0 0;
v000001f109049670_0 .net "opcode", 5 0, L_000001f1090b6e30;  alias, 1 drivers
v000001f109049710_0 .net "rst", 0 0, v000001f1090b7a10_0;  alias, 1 drivers
E_000001f109032c70 .event anyedge, v000001f109049710_0, v000001f109049670_0, v000001f109049490_0;
S_000001f108f92b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f109032a30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f1091009f0 .functor BUFZ 32, L_000001f109113160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f109047870_0 .net "Data_Out", 31 0, L_000001f1091009f0;  alias, 1 drivers
v000001f109047910 .array "InstMem", 0 1023, 31 0;
v000001f109047af0_0 .net *"_ivl_0", 31 0, L_000001f109113160;  1 drivers
v000001f109047b90_0 .net *"_ivl_3", 9 0, L_000001f109113480;  1 drivers
v000001f109047cd0_0 .net *"_ivl_4", 11 0, L_000001f109113de0;  1 drivers
L_000001f1090b8828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f109025ca0_0 .net *"_ivl_7", 1 0, L_000001f1090b8828;  1 drivers
v000001f109024760_0 .net "addr", 31 0, v000001f1090b0c20_0;  alias, 1 drivers
v000001f1090794e0_0 .var/i "i", 31 0;
L_000001f109113160 .array/port v000001f109047910, L_000001f109113de0;
L_000001f109113480 .part v000001f1090b0c20_0, 0, 10;
L_000001f109113de0 .concat [ 10 2 0 0], L_000001f109113480, L_000001f1090b8828;
S_000001f108fe4c30 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f109100360 .functor BUFZ 32, L_000001f109114600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f109100670 .functor BUFZ 32, L_000001f1091144c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f10907ab60_0 .net *"_ivl_0", 31 0, L_000001f109114600;  1 drivers
v000001f10907a200_0 .net *"_ivl_10", 6 0, L_000001f109114f60;  1 drivers
L_000001f1090b8900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1090798a0_0 .net *"_ivl_13", 1 0, L_000001f1090b8900;  1 drivers
v000001f109079d00_0 .net *"_ivl_2", 6 0, L_000001f1091142e0;  1 drivers
L_000001f1090b88b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f10907afc0_0 .net *"_ivl_5", 1 0, L_000001f1090b88b8;  1 drivers
v000001f10907ac00_0 .net *"_ivl_8", 31 0, L_000001f1091144c0;  1 drivers
v000001f10907aca0_0 .net "clk", 0 0, L_000001f1091008a0;  alias, 1 drivers
v000001f10907a660_0 .var/i "i", 31 0;
v000001f10907ade0_0 .net "readData1", 31 0, L_000001f109100360;  alias, 1 drivers
v000001f109079f80_0 .net "readData2", 31 0, L_000001f109100670;  alias, 1 drivers
v000001f109079b20_0 .net "readRegister1", 4 0, L_000001f1090b7c90;  alias, 1 drivers
v000001f109079bc0_0 .net "readRegister2", 4 0, L_000001f1090b7e70;  alias, 1 drivers
v000001f10907a700 .array "registers", 31 0, 31 0;
v000001f10907a8e0_0 .net "rst", 0 0, v000001f1090b7a10_0;  alias, 1 drivers
v000001f10907ad40_0 .net "we", 0 0, v000001f1090492b0_0;  alias, 1 drivers
v000001f109079da0_0 .net "writeData", 31 0, L_000001f109113a20;  alias, 1 drivers
v000001f10907ae80_0 .net "writeRegister", 4 0, L_000001f109113f20;  alias, 1 drivers
E_000001f109032db0/0 .event negedge, v000001f109049710_0;
E_000001f109032db0/1 .event posedge, v000001f10907aca0_0;
E_000001f109032db0 .event/or E_000001f109032db0/0, E_000001f109032db0/1;
L_000001f109114600 .array/port v000001f10907a700, L_000001f1091142e0;
L_000001f1091142e0 .concat [ 5 2 0 0], L_000001f1090b7c90, L_000001f1090b88b8;
L_000001f1091144c0 .array/port v000001f10907a700, L_000001f109114f60;
L_000001f109114f60 .concat [ 5 2 0 0], L_000001f1090b7e70, L_000001f1090b8900;
S_000001f108fe4dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f108fe4c30;
 .timescale 0 0;
v000001f109079a80_0 .var/i "i", 31 0;
S_000001f108fcede0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f109032ab0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f109100210 .functor NOT 1, v000001f109048ef0_0, C4<0>, C4<0>, C4<0>;
v000001f10907a3e0_0 .net *"_ivl_0", 0 0, L_000001f109100210;  1 drivers
v000001f109079c60_0 .net "in1", 4 0, L_000001f1090b7e70;  alias, 1 drivers
v000001f109079620_0 .net "in2", 4 0, L_000001f1090b7290;  alias, 1 drivers
v000001f10907a0c0_0 .net "out", 4 0, L_000001f109113f20;  alias, 1 drivers
v000001f10907aa20_0 .net "s", 0 0, v000001f109048ef0_0;  alias, 1 drivers
L_000001f109113f20 .functor MUXZ 5, L_000001f1090b7290, L_000001f1090b7e70, L_000001f109100210, C4<>;
S_000001f108fcef70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f109032b30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f109100fa0 .functor NOT 1, v000001f109048db0_0, C4<0>, C4<0>, C4<0>;
v000001f10907af20_0 .net *"_ivl_0", 0 0, L_000001f109100fa0;  1 drivers
v000001f109079120_0 .net "in1", 31 0, v000001f109079940_0;  alias, 1 drivers
v000001f1090796c0_0 .net "in2", 31 0, v000001f10907a980_0;  alias, 1 drivers
v000001f10907a7a0_0 .net "out", 31 0, L_000001f109113a20;  alias, 1 drivers
v000001f1090791c0_0 .net "s", 0 0, v000001f109048db0_0;  alias, 1 drivers
L_000001f109113a20 .functor MUXZ 32, v000001f10907a980_0, v000001f109079940_0, L_000001f109100fa0, C4<>;
S_000001f109012a60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f109012bf0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f109012c28 .param/l "AND" 0 9 12, C4<0010>;
P_000001f109012c60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f109012c98 .param/l "OR" 0 9 12, C4<0011>;
P_000001f109012cd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f109012d08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f109012d40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f109012d78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f109012db0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f109012de8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f109012e20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f109012e58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f1090b8d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f109079260_0 .net/2u *"_ivl_0", 31 0, L_000001f1090b8d80;  1 drivers
v000001f109079300_0 .net "opSel", 3 0, v000001f109048450_0;  alias, 1 drivers
v000001f109079e40_0 .net "operand1", 31 0, L_000001f109113ca0;  alias, 1 drivers
v000001f1090793a0_0 .net "operand2", 31 0, L_000001f109114380;  alias, 1 drivers
v000001f109079940_0 .var "result", 31 0;
v000001f109079ee0_0 .net "zero", 0 0, L_000001f109113980;  alias, 1 drivers
E_000001f1090334f0 .event anyedge, v000001f109048450_0, v000001f109079e40_0, v000001f1090495d0_0;
L_000001f109113980 .cmp/eq 32, v000001f109079940_0, L_000001f1090b8d80;
S_000001f108ffb070 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001f10907d0f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f10907d128 .param/l "add" 0 4 5, C4<100000>;
P_000001f10907d160 .param/l "addi" 0 4 8, C4<001000>;
P_000001f10907d198 .param/l "addu" 0 4 5, C4<100001>;
P_000001f10907d1d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f10907d208 .param/l "andi" 0 4 8, C4<001100>;
P_000001f10907d240 .param/l "beq" 0 4 10, C4<000100>;
P_000001f10907d278 .param/l "bne" 0 4 10, C4<000101>;
P_000001f10907d2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f10907d2e8 .param/l "j" 0 4 12, C4<000010>;
P_000001f10907d320 .param/l "jal" 0 4 12, C4<000011>;
P_000001f10907d358 .param/l "jr" 0 4 6, C4<001000>;
P_000001f10907d390 .param/l "lw" 0 4 8, C4<100011>;
P_000001f10907d3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f10907d400 .param/l "or_" 0 4 5, C4<100101>;
P_000001f10907d438 .param/l "ori" 0 4 8, C4<001101>;
P_000001f10907d470 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f10907d4a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f10907d4e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f10907d518 .param/l "slti" 0 4 8, C4<101010>;
P_000001f10907d550 .param/l "srl" 0 4 6, C4<000010>;
P_000001f10907d588 .param/l "sub" 0 4 5, C4<100010>;
P_000001f10907d5c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f10907d5f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f10907d630 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f10907d668 .param/l "xori" 0 4 8, C4<001110>;
v000001f10907a020_0 .var "PCsrc", 1 0;
v000001f109079440_0 .net "excep_flag", 0 0, o000001f109081048;  alias, 0 drivers
v000001f10907a5c0_0 .net "funct", 5 0, L_000001f1090b6d90;  alias, 1 drivers
v000001f10907a160_0 .net "opcode", 5 0, L_000001f1090b6e30;  alias, 1 drivers
v000001f109079760_0 .net "operand1", 31 0, L_000001f109100360;  alias, 1 drivers
v000001f109079800_0 .net "operand2", 31 0, L_000001f109114380;  alias, 1 drivers
v000001f1090799e0_0 .net "rst", 0 0, v000001f1090b7a10_0;  alias, 1 drivers
E_000001f109033530/0 .event anyedge, v000001f109049710_0, v000001f109079440_0, v000001f109049670_0, v000001f10907ade0_0;
E_000001f109033530/1 .event anyedge, v000001f1090495d0_0, v000001f109049490_0;
E_000001f109033530 .event/or E_000001f109033530/0, E_000001f109033530/1;
S_000001f108ffb200 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f10907a2a0 .array "DataMem", 0 1023, 31 0;
v000001f10907a340_0 .net "address", 31 0, v000001f109079940_0;  alias, 1 drivers
v000001f10907a480_0 .net "clock", 0 0, L_000001f109100f30;  1 drivers
v000001f10907a520_0 .net "data", 31 0, L_000001f109100670;  alias, 1 drivers
v000001f10907a840_0 .var/i "i", 31 0;
v000001f10907a980_0 .var "q", 31 0;
v000001f10907aac0_0 .net "rden", 0 0, v000001f109048630_0;  alias, 1 drivers
v000001f1090b00e0_0 .net "wren", 0 0, v000001f109048c70_0;  alias, 1 drivers
E_000001f109033570 .event posedge, v000001f10907a480_0;
S_000001f108fc6ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001f108fe6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f109032f70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f1090b0b80_0 .net "PCin", 31 0, L_000001f109114b00;  alias, 1 drivers
v000001f1090b0c20_0 .var "PCout", 31 0;
v000001f1090b1a80_0 .net "clk", 0 0, L_000001f1091008a0;  alias, 1 drivers
v000001f1090b0180_0 .net "rst", 0 0, v000001f1090b7a10_0;  alias, 1 drivers
    .scope S_000001f108ffb070;
T_0 ;
    %wait E_000001f109033530;
    %load/vec4 v000001f1090799e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f10907a020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f109079440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f10907a020_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f10907a160_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001f109079760_0;
    %load/vec4 v000001f109079800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001f10907a160_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001f109079760_0;
    %load/vec4 v000001f109079800_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001f10907a160_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001f10907a160_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001f10907a160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001f10907a5c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f10907a020_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f10907a020_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f108fc6ab0;
T_1 ;
    %wait E_000001f109032db0;
    %load/vec4 v000001f1090b0180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f1090b0c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f1090b0b80_0;
    %assign/vec4 v000001f1090b0c20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f108f92b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f1090794e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f1090794e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f1090794e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %load/vec4 v000001f1090794e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f1090794e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f109047910, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f108f929c0;
T_3 ;
    %wait E_000001f109032c70;
    %load/vec4 v000001f109049710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f109049530_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f109048450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f109048c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f109048db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f109048630_0, 0;
    %assign/vec4 v000001f109048ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f109049530_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f109048450_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f1090490d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f1090492b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f109048c70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f109048db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f109048630_0, 0, 1;
    %store/vec4 v000001f109048ef0_0, 0, 1;
    %load/vec4 v000001f109049670_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109049530_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109048ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %load/vec4 v000001f109049490_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109048ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f109048ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109048630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090492b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109048db0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f109048c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f1090490d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f109048450_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f108fe4c30;
T_4 ;
    %wait E_000001f109032db0;
    %fork t_1, S_000001f108fe4dc0;
    %jmp t_0;
    .scope S_000001f108fe4dc0;
t_1 ;
    %load/vec4 v000001f10907a8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f109079a80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f109079a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f109079a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f10907a700, 0, 4;
    %load/vec4 v000001f109079a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f109079a80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f10907ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f109079da0_0;
    %load/vec4 v000001f10907ae80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f10907a700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f10907a700, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f108fe4c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f108fe4c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f10907a660_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f10907a660_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f10907a660_0;
    %ix/getv/s 4, v000001f10907a660_0;
    %load/vec4a v000001f10907a700, 4;
    %ix/getv/s 4, v000001f10907a660_0;
    %load/vec4a v000001f10907a700, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f10907a660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f10907a660_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f109012a60;
T_6 ;
    %wait E_000001f1090334f0;
    %load/vec4 v000001f109079300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %add;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %sub;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %and;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %or;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %xor;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %or;
    %inv;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f109079e40_0;
    %load/vec4 v000001f1090793a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f1090793a0_0;
    %load/vec4 v000001f109079e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f109079e40_0;
    %ix/getv 4, v000001f1090793a0_0;
    %shiftl 4;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f109079e40_0;
    %ix/getv 4, v000001f1090793a0_0;
    %shiftr 4;
    %assign/vec4 v000001f109079940_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f108ffb200;
T_7 ;
    %wait E_000001f109033570;
    %load/vec4 v000001f10907aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f10907a340_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f10907a2a0, 4;
    %assign/vec4 v000001f10907a980_0, 0;
T_7.0 ;
    %load/vec4 v000001f1090b00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f10907a520_0;
    %ix/getv 3, v000001f10907a340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f10907a2a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f108ffb200;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001f108ffb200;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f10907a840_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f10907a840_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f10907a840_0;
    %load/vec4a v000001f10907a2a0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001f10907a840_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f10907a840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f10907a840_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f108fe6580;
T_10 ;
    %wait E_000001f109032db0;
    %load/vec4 v000001f1090b4420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f1090b49c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f1090b49c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f1090b49c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f109044f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1090b73d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1090b7a10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f109044f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f1090b73d0_0;
    %inv;
    %assign/vec4 v000001f1090b73d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f109044f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1090b7a10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1090b7a10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f1090b7650_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
