// Seed: 818270739
module module_0 (
    input tri0 id_0
);
  always begin
    assume (1);
    repeat (1) begin
      $display();
    end
  end
  wire id_2;
  tri1 id_3;
  module_2();
  assign id_3 = 1;
  always_ff id_2 = 1;
  wire id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    output wand id_3,
    input wor id_4
);
  module_0(
      id_4
  );
  assign id_0 = id_4;
  assign id_3 = 1;
endmodule
module module_2;
  assign id_1 = id_1 == id_1;
endmodule
