#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Wed Mar 09 10:45:40 2016
# Process ID: 3988
# Log file: D:/cern/xilinx/dtcTester/bramTry/bramTry_1/planAhead_run_4/planAhead.log
# Journal file: D:/cern/xilinx/dtcTester/bramTry/bramTry_1/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/cern/xilinx/dtcTester/bramTry/bramTry_1/pa.fromNetlist.tcl
# create_project -name bramTry_1 -dir "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/planAhead_run_4" -part xc6vlx240tff1156-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/cern/xilinx/dtcTester/bramTry/bramTry_1} {ipcore_dir} }
# add_files [list {ipcore_dir/blk_mem_gen_v7_3.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/bram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/bram2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/bram_2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dtc_1_mpabram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dtc_buff.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ila.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sram_doubleBuffered_tx2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_2_bram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_2_vio.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_bram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_bram_tx.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_buff.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_ila.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/sr_doubleBuffered_vio.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/vio.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "dtc_2.ucf" [current_fileset -constrset]
Adding file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf' to fileset 'constrs_1'
# add_files [list {dtc_2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6vlx240tff1156-1
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_2.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_2.edif ...
ngc2edif: Total memory usage is 120016 kilobytes

Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_2_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_2_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_1_mpabram.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_1_mpabram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_1_mpabram.edif ...
ngc2edif: Total memory usage is 120016 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ngc' for (cell view 'dtc_1_mpabram', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_1_mpabram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_1_mpabram_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dtc_buff.ngc ...
WARNING:NetListWriters:298 - No output is written to dtc_buff.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dtc_buff.edif ...
ngc2edif: Total memory usage is 120016 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ngc' for (cell view 'dtc_buff', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_buff_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/dtc_buff_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_icon.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_icon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   sr_doubleBuffered_icon is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_icon.edif ...
ngc2edif: Total memory usage is 120016 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.ngc' for (cell view 'sr_doubleBuffered_icon', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_icon_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_icon_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_ila.ngc ...
WARNING:NetListWriters:298 - No output is written to sr_doubleBuffered_ila.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block
   sr_doubleBuffered_ila is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_ila.edif ...
ngc2edif: Total memory usage is 184784 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.ngc' for (cell view 'sr_doubleBuffered_ila', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_ila_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_ila_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_vio.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_vio.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_vio.edif ...
ngc2edif: Total memory usage is 152400 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.ngc' for (cell view 'sr_doubleBuffered_2_vio', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_2_vio_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_2_vio_ngc_zx.edif]
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design sr_doubleBuffered_2_bram.ngc ...
WARNING:NetListWriters:298 - No output is written to
   sr_doubleBuffered_2_bram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file sr_doubleBuffered_2_bram.edif ...
ngc2edif: Total memory usage is 120016 kilobytes

Reading core file 'D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.ngc' for (cell view 'sr_doubleBuffered_2_bram', library 'dtc_2_lib', file 'dtc_2.ngc')
Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_2_bram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/bramTry_1.data/cache/sr_doubleBuffered_2_bram_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/virtex6/drc.xml
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_1_mpabram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/dtc_buff.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_bram.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_2_vio.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_icon.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.ncf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/ipcore_dir/sr_doubleBuffered_ila.ncf]
Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf]
Finished Parsing UCF File [D:/cern/xilinx/dtcTester/bramTry/bramTry_1/dtc_2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0be8d0dc
link_design: Time (s): elapsed = 00:00:41 . Memory (MB): peak = 767.613 ; gain = 323.879
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/cern/xilinx/dtcTester/bramTry/bramTry_1\planAhead_pid3988.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 09 11:33:36 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
