// Seed: 1547904289
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  assign id_4 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input wire id_6,
    input supply0 id_7,
    output wand id_8,
    output tri0 id_9
);
  assign id_4 = id_7;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5,
      id_1,
      id_9,
      id_8
  );
endmodule
