USE ieee.std_logic_1164.all;

entity ContadorDescM10 is 
	port(
		clk : in std_logic;
		reset_n : in std_logic;
		en : in std_logic;
		carga : in std_logic;
		e_p : in std_logic_vector(3 downto 0);
		co : out std_logic;
		s : out std_logic_vector(3 downto 0)
		);
	end ContadorDescM10;
	
	architecture behavioural of ContadorDescM10 is 
	
	SIGNAL contador : unsigned(3 downto 0);
	
		process(clk, reset_n)
		
			begin
			
				if reset_n = '0' then
					contador <= "1001";
				elsif clk' event and clk = '1' then
					if en = '1' then
						if contador = "0000" then 
							contador <= "1001";
						else 
							contador <= contador - 1;
						end if;
					end if;
				end if;
		end process;
	
		s <= std_logic_vector(contador);
	end behavioural;