

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_64u_128u_s'
================================================================
* Date:           Thu May 29 09:37:19 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1   |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        ?|        ?|  28 ~ 268|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    207|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     152|    174|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    449|    -|
|Register         |        -|    -|     213|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     365|    830|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1   |        0|   0|  78|  87|    0|
    |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15  |        0|   0|  74|  87|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                           |                                                      |        0|   0| 152| 174|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_153_p2   |         +|   0|  0|  71|          64|          64|
    |rep_6_fu_188_p2       |         +|   0|  0|  39|          32|           5|
    |rep_7_fu_178_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln187_fu_123_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln189_fu_132_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state10      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io    |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         167|         109|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  81|         17|    1|         17|
    |ap_done                 |   9|          2|    1|          2|
    |hostmem_blk_n_AW        |   9|          2|    1|          2|
    |hostmem_blk_n_B         |   9|          2|    1|          2|
    |m_axi_hostmem_AWADDR    |  20|          4|   64|        256|
    |m_axi_hostmem_AWBURST   |  14|          3|    2|          6|
    |m_axi_hostmem_AWCACHE   |  14|          3|    4|         12|
    |m_axi_hostmem_AWID      |  14|          3|    1|          3|
    |m_axi_hostmem_AWLEN     |  25|          5|   32|        160|
    |m_axi_hostmem_AWLOCK    |  14|          3|    2|          6|
    |m_axi_hostmem_AWPROT    |  14|          3|    3|          9|
    |m_axi_hostmem_AWQOS     |  14|          3|    4|         12|
    |m_axi_hostmem_AWREGION  |  14|          3|    4|         12|
    |m_axi_hostmem_AWSIZE    |  14|          3|    3|          9|
    |m_axi_hostmem_AWUSER    |  14|          3|    1|          3|
    |m_axi_hostmem_AWVALID   |  20|          4|    1|          4|
    |m_axi_hostmem_BREADY    |  20|          4|    1|          4|
    |m_axi_hostmem_WDATA     |  14|          3|   64|        192|
    |m_axi_hostmem_WID       |  14|          3|    1|          3|
    |m_axi_hostmem_WLAST     |  14|          3|    1|          3|
    |m_axi_hostmem_WSTRB     |  14|          3|    8|         24|
    |m_axi_hostmem_WUSER     |  14|          3|    1|          3|
    |m_axi_hostmem_WVALID    |  14|          3|    1|          3|
    |memOutStrm34_read       |  14|          3|    1|          3|
    |numReps_blk_n           |   9|          2|    1|          2|
    |out_r_blk_n             |   9|          2|    1|          2|
    |rep_fu_68               |  14|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 449|         95|  237|        850|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  16|   0|   16|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |empty_reg_216                                                                |   4|   0|    4|          0|
    |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93_ap_start_reg  |   1|   0|    1|          0|
    |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln189_reg_227                                                           |   1|   0|    1|          0|
    |numReps_3_reg_206                                                            |  32|   0|   32|          0|
    |out_1_reg_211                                                                |  64|   0|   64|          0|
    |rep_fu_68                                                                    |  32|   0|   32|          0|
    |trunc_ln1_reg_231                                                            |  61|   0|   61|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 213|   0|  213|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Stream2Mem_Batch<64u, 128u>|  return value|
|memOutStrm34_dout            |   in|   64|     ap_fifo|                 memOutStrm34|       pointer|
|memOutStrm34_num_data_valid  |   in|    3|     ap_fifo|                 memOutStrm34|       pointer|
|memOutStrm34_fifo_cap        |   in|    3|     ap_fifo|                 memOutStrm34|       pointer|
|memOutStrm34_empty_n         |   in|    1|     ap_fifo|                 memOutStrm34|       pointer|
|memOutStrm34_read            |  out|    1|     ap_fifo|                 memOutStrm34|       pointer|
|m_axi_hostmem_AWVALID        |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWREADY        |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWADDR         |  out|   64|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWID           |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWLEN          |  out|   32|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWSIZE         |  out|    3|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWBURST        |  out|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWLOCK         |  out|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWCACHE        |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWPROT         |  out|    3|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWQOS          |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWREGION       |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_AWUSER         |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WVALID         |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WREADY         |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WDATA          |  out|   64|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WSTRB          |  out|    8|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WLAST          |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WID            |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_WUSER          |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARVALID        |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARREADY        |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARADDR         |  out|   64|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARID           |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARLEN          |  out|   32|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARSIZE         |  out|    3|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARBURST        |  out|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARLOCK         |  out|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARCACHE        |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARPROT         |  out|    3|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARQOS          |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARREGION       |  out|    4|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_ARUSER         |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RVALID         |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RREADY         |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RDATA          |   in|   64|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RLAST          |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RID            |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RFIFONUM       |   in|    9|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RUSER          |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_RRESP          |   in|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_BVALID         |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_BREADY         |  out|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_BRESP          |   in|    2|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_BID            |   in|    1|       m_axi|                      hostmem|       pointer|
|m_axi_hostmem_BUSER          |   in|    1|       m_axi|                      hostmem|       pointer|
|out_r_dout                   |   in|   64|     ap_fifo|                        out_r|       pointer|
|out_r_num_data_valid         |   in|    7|     ap_fifo|                        out_r|       pointer|
|out_r_fifo_cap               |   in|    7|     ap_fifo|                        out_r|       pointer|
|out_r_empty_n                |   in|    1|     ap_fifo|                        out_r|       pointer|
|out_r_read                   |  out|    1|     ap_fifo|                        out_r|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                      numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                      numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                      numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                      numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                      numReps|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------+--------------+

