{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-528,-83",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_MC_CONFIG -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port S_AXI_SF_CTL -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port S_AXI_SHIM_CTL -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port AXIS_TX0 -pg 1 -lvl 6 -x 2140 -y 300 -defaultsOSRD
preplace port AXIS_TX1 -pg 1 -lvl 6 -x 2140 -y 320 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_eth0_tx_clk -pg 1 -lvl 6 -x 2140 -y 360 -defaultsOSRD -right
preplace port port-id_eth1_tx_clk -pg 1 -lvl 6 -x 2140 -y 340 -defaultsOSRD -right
preplace port port-id_resetn_out -pg 1 -lvl 6 -x 2140 -y 630 -defaultsOSRD
preplace inst mindy_core -pg 1 -lvl 5 -x 1950 -y 300 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 33 32 28 29 27 22 23 24 25 26 31 30 21 20} -defaultsOSRD -pinDir AXIS_FD_IN left -pinY AXIS_FD_IN 20L -pinDir AXIS_MD_IN left -pinY AXIS_MD_IN 0L -pinDir AXIS_TX0 right -pinY AXIS_TX0 0R -pinDir AXIS_TX1 right -pinY AXIS_TX1 20R -pinDir clk left -pinY clk 280L -pinDir resetn left -pinY resetn 260L -pinBusDir PACKET_SIZE left -pinBusY PACKET_SIZE 200L -pinBusDir PACKETS_PER_GROUP left -pinBusY PACKETS_PER_GROUP 220L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 180L -pinBusDir FD_RING_ADDR left -pinBusY FD_RING_ADDR 80L -pinBusDir FD_RING_SIZE left -pinBusY FD_RING_SIZE 100L -pinBusDir MD_RING_ADDR left -pinBusY MD_RING_ADDR 120L -pinBusDir MD_RING_SIZE left -pinBusY MD_RING_SIZE 140L -pinBusDir FC_ADDR left -pinBusY FC_ADDR 160L -pinDir eth0_tx_clk right -pinY eth0_tx_clk 60R -pinDir eth1_tx_clk right -pinY eth1_tx_clk 40R -pinBusDir FRAME_COUNT_0 left -pinBusY FRAME_COUNT_0 60L -pinBusDir FRAME_COUNT_1 left -pinBusY FRAME_COUNT_1 40L
preplace inst metadata_gen -pg 1 -lvl 4 -x 1400 -y 300 -swap {0 1 2 3 5 6 7 4} -defaultsOSRD -pinDir AXIS_MD right -pinY AXIS_MD 0R -pinDir clk left -pinY clk 160L -pinDir resetn left -pinY resetn 180L -pinDir generate_md left -pinY generate_md 200L -pinBusDir MD_FIXED left -pinBusY MD_FIXED 60L
preplace inst rate_limiter -pg 1 -lvl 4 -x 1400 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 14 12} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinBusDir BYTES_PER_USEC left -pinBusY BYTES_PER_USEC 20L
preplace inst simframe_config -pg 1 -lvl 3 -x 1020 -y 360 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir METADATA right -pinBusY METADATA 0R -pinBusDir BYTES_PER_USEC right -pinBusY BYTES_PER_USEC 40R
preplace inst simframe_gen -pg 1 -lvl 2 -x 590 -y 480 -swap {0 1 2 3 4 5 6 7 8 10 11 9 12} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 80R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 100L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 20L -pinDir start_of_frame right -pinY start_of_frame 100R
preplace inst simframe_ctl -pg 1 -lvl 1 -x 220 -y 480 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir resetn_out right -pinY resetn_out 100R
preplace inst stamp_sensor_hdr -pg 1 -lvl 3 -x 1020 -y 560 -swap {0 1 2 3 4 5 6 7 11 13 10 9 8 12} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 80R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 120L -pinDir enable left -pinY enable 60L -pinBusDir frame_header left -pinBusY frame_header 40L -pinBusDir frame_size left -pinBusY frame_size 20L -pinDir start_of_frame left -pinY start_of_frame 100L
preplace inst mindy_core_config -pg 1 -lvl 1 -x 220 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22 24 25 26 27 28 33 29 30 31 32} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 220L -pinDir resetn left -pinY resetn 240L -pinBusDir FRAME_COUNT_0 right -pinBusY FRAME_COUNT_0 20R -pinBusDir FRAME_COUNT_1 right -pinBusY FRAME_COUNT_1 0R -pinBusDir RFD_ADDR right -pinBusY RFD_ADDR 40R -pinBusDir RFD_SIZE right -pinBusY RFD_SIZE 60R -pinBusDir RMD_ADDR right -pinBusY RMD_ADDR 80R -pinBusDir RMD_SIZE right -pinBusY RMD_SIZE 100R -pinBusDir RFC_ADDR right -pinBusY RFC_ADDR 120R -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 240R -pinBusDir PACKET_SIZE right -pinBusY PACKET_SIZE 160R -pinBusDir PACKETS_PER_GROUP right -pinBusY PACKETS_PER_GROUP 180R -pinBusDir SENSOR_HDR right -pinBusY SENSOR_HDR 200R -pinDir SENSOR_HDR_ENABLE right -pinY SENSOR_HDR_ENABLE 220R
preplace netloc FC_ADDR_1 1 1 4 NJ 180 NJ 180 NJ 180 1640
preplace netloc FD_RING_ADDR_1 1 1 4 NJ 100 NJ 100 NJ 100 1740
preplace netloc FD_RING_SIZE_1 1 1 4 NJ 120 NJ 120 NJ 120 1720
preplace netloc MD_RING_ADDR_1 1 1 4 NJ 140 NJ 140 NJ 140 1700
preplace netloc MD_RING_SIZE_1 1 1 4 NJ 160 NJ 160 NJ 160 1660
preplace netloc PACKETS_PER_GROUP_1 1 1 4 NJ 240 NJ 240 NJ 240 1580
preplace netloc PACKET_SIZE_1 1 1 4 NJ 220 NJ 220 NJ 220 1600
preplace netloc clk_1 1 0 5 40 420 420 380 800 460 1220 580 N
preplace netloc eth0_tx_clk_1 1 5 1 NJ 360
preplace netloc eth1_tx_clk_1 1 5 1 NJ 340
preplace netloc mindy_core_config_FRAME_SIZE 1 1 4 400 200 860J 200 NJ 200 1620
preplace netloc mindy_core_config_SENSOR_HDR 1 1 2 NJ 260 820
preplace netloc mindy_core_config_SENSOR_HDR_ENABLE 1 1 2 NJ 280 760
preplace netloc mindy_core_reset_external_resetn 1 1 5 400 640 780 480 1180 560 1760 630 N
preplace netloc resetn_1 1 0 3 20 400 NJ 400 N
preplace netloc simframe_config_BYTES_PER_USEC 1 3 1 1200 400n
preplace netloc simframe_config_METADATA 1 3 1 N 360
preplace netloc simframe_gen_start_of_frame 1 2 2 840 500 N
preplace netloc mindy_core_FRAME_COUNT_0 1 1 4 NJ 80 NJ 80 NJ 80 1760J
preplace netloc mindy_core_FRAME_COUNT_1 1 1 4 NJ 60 NJ 60 NJ 60 1780J
preplace netloc S_AXI_MC_CONFIG_1 1 0 1 NJ 60
preplace netloc S_AXI_SF_CTL_1 1 0 1 NJ 480
preplace netloc S_AXI_SHIM_CTL_1 1 0 3 NJ 360 NJ 360 NJ
preplace netloc metadata_gen_AXIS_MD 1 4 1 N 300
preplace netloc mindy_core_AXIS_TX0 1 5 1 NJ 300
preplace netloc mindy_core_AXIS_TX1 1 5 1 NJ 320
preplace netloc rate_limiter_AXIS_OUT 1 4 1 1680 320n
preplace netloc simframe_ctl_AXIS_OUT 1 1 1 N 480
preplace netloc simframe_gen_AXIS_OUT 1 2 1 N 560
preplace netloc stamp_sensor_hdr_AXIS_OUT 1 3 1 N 640
levelinfo -pg 1 0 220 590 1020 1400 1950 2140
pagesize -pg 1 -db -bbox -sgen -190 0 2270 760
",
   "No Loops_ScaleFactor":"0.550796",
   "No Loops_TopLeft":"-182,-256",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst mindy_core_ctl_0 -pg 1 -lvl 1 -x 170 -y 120 -defaultsOSRD
preplace inst simframe_ctl_0 -pg 1 -lvl 1 -x 170 -y 450 -defaultsOSRD
preplace inst mindy_core_reset_0 -pg 1 -lvl 1 -x 170 -y 310 -defaultsOSRD
levelinfo -pg 1 0 170 340
pagesize -pg 1 -db -bbox -sgen 0 0 340 520
"
}
0
