ISim log file
Running: C:\GitRepos\XilinxDDRBurst\SPItest_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/GitRepos/XilinxDDRBurst/SPItest_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 10us
# run 10us
# run 10us
# run 10us
# run 10us
# run 100us
# run 100us
# run 100us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 10us
# run 10us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 1us
# run 1us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 1us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 1us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 2us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 2us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 2us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 10us
# run 10us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 14us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 24us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 29us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 29us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 29us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 29us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 22us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 21.5us
# run 21.5us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 30us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 30us
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information. (/spitest/uut/fifoInstance/U0/gconvfifo/inst_conv_fifo/).
Finished circuit initialization process.
# run 30us
