library IEEE; 
use IEEE.STD_LOGIC_1164.all;

entity AccN is
	generic( N : positive := 8);
	port(clk : in std_logic; 
		reset : in std_logic;
		enable : in std_logic;
		dataIn : in std_logic_vector(N-1 downto 0);
		dataOut : out std_logic_vector(N-1 downto 0)); 
end AccN;