{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701206303704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701206303704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 18:18:23 2023 " "Processing started: Tue Nov 28 18:18:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701206303704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701206303704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vhdl1 -c Vhdl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vhdl1 -c Vhdl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701206303704 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701206304389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SwitchCounter-Behavioral " "Found design unit 1: SwitchCounter-Behavioral" {  } { { "SwitchCounter.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/SwitchCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304873 ""} { "Info" "ISGN_ENTITY_NAME" "1 SwitchCounter " "Found entity 1: SwitchCounter" {  } { { "SwitchCounter.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/SwitchCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdl1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Vhdl1 " "Found entity 1: Vhdl1" {  } { { "Vhdl1.bdf" "" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDisplay-Behavioral " "Found design unit 1: SevenSegmentDisplay-Behavioral" {  } { { "SevenSegmentDisplay.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/SevenSegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304889 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/SevenSegmentDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304889 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/contadorSel.vhd " "Can't analyze file -- file output_files/contadorSel.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701206304904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorsel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorSel-Behavioral " "Found design unit 1: contadorSel-Behavioral" {  } { { "contadorSel.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/contadorSel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorSel " "Found entity 1: contadorSel" {  } { { "contadorSel.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/contadorSel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/Timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "1hzclk.vhd " "Can't analyze file -- file 1hzclk.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1701206304936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1hz-Behavioural " "Found design unit 1: clk_1hz-Behavioural" {  } { { "clk_1hz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/clk_1hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Found entity 1: clk_1hz" {  } { { "clk_1hz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/clk_1hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signalselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/signalselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalSelector-Behavioral " "Found design unit 1: signalSelector-Behavioral" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalSelector " "Found entity 1: signalSelector" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sixteenbinarytosegments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sixteenbinarytosegments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBinaryToSegments-Behavioral " "Found design unit 1: sixteenBinaryToSegments-Behavioral" {  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304967 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBinaryToSegments " "Found entity 1: sixteenBinaryToSegments" {  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206304967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206304967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/leddisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/leddisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledDisplay-Behavioral " "Found design unit 1: ledDisplay-Behavioral" {  } { { "output_files/ledDisplay.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/ledDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305326 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledDisplay " "Found entity 1: ledDisplay" {  } { { "output_files/ledDisplay.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/ledDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contadorvel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/contadorvel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorVel-Behavioral " "Found design unit 1: contadorVel-Behavioral" {  } { { "output_files/contadorVel.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/contadorVel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305342 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorVel " "Found entity 1: contadorVel" {  } { { "output_files/contadorVel.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/contadorVel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clk1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk1Mhz-Behavioral " "Found design unit 1: clk1Mhz-Behavioral" {  } { { "output_files/clk1Mhz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/clk1Mhz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk1Mhz " "Found entity 1: clk1Mhz" {  } { { "output_files/clk1Mhz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/clk1Mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alarma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/alarma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarma-Behavioral " "Found design unit 1: alarma-Behavioral" {  } { { "output_files/alarma.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/alarma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarma " "Found entity 1: alarma" {  } { { "output_files/alarma.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/alarma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk5hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clk5hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "output_files/clk5hz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/clk5hz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "output_files/clk5hz.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/clk5hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ignitealarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ignitealarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igniteAlarm-Behavioural " "Found design unit 1: igniteAlarm-Behavioural" {  } { { "igniteAlarm.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/igniteAlarm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""} { "Info" "ISGN_ENTITY_NAME" "1 igniteAlarm " "Found entity 1: igniteAlarm" {  } { { "igniteAlarm.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/igniteAlarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fewleftalarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fewleftalarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fewLeftAlarm-Behavioural " "Found design unit 1: fewLeftAlarm-Behavioural" {  } { { "output_files/fewLeftAlarm.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/fewLeftAlarm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""} { "Info" "ISGN_ENTITY_NAME" "1 fewLeftAlarm " "Found entity 1: fewLeftAlarm" {  } { { "output_files/fewLeftAlarm.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/fewLeftAlarm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resetbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resetBox-Behavioral " "Found design unit 1: resetBox-Behavioral" {  } { { "resetBox.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/resetBox.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305405 ""} { "Info" "ISGN_ENTITY_NAME" "1 resetBox " "Found entity 1: resetBox" {  } { { "resetBox.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/resetBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/buzzer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/buzzer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer_Controller-Behavioral " "Found design unit 1: Buzzer_Controller-Behavioral" {  } { { "output_files/Buzzer_Controller.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/Buzzer_Controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_Controller " "Found entity 1: Buzzer_Controller" {  } { { "output_files/Buzzer_Controller.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/Buzzer_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206305420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206305420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl1 " "Elaborating entity \"Vhdl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701206305514 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk igniteAlarm inst23 " "Port \"clk\" of type igniteAlarm and instance \"inst23\" is missing source signal" {  } { { "Vhdl1.bdf" "" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 512 992 1160 624 "inst23" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1701206305514 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk SevenSegmentDisplay inst1 " "Port \"clk\" of type SevenSegmentDisplay and instance \"inst1\" is missing source signal" {  } { { "Vhdl1.bdf" "" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 136 704 960 248 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1701206305514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_Controller Buzzer_Controller:inst24 " "Elaborating entity \"Buzzer_Controller\" for hierarchy \"Buzzer_Controller:inst24\"" {  } { { "Vhdl1.bdf" "inst24" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 272 1168 1312 352 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm Buzzer_Controller.vhd(22) " "VHDL Process Statement warning at Buzzer_Controller.vhd(22): signal \"alarm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Buzzer_Controller.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/Buzzer_Controller.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305561 "|Vhdl1|Buzzer_Controller:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst4 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst4\"" {  } { { "Vhdl1.bdf" "inst4" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 560 80 296 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:inst6 " "Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:inst6\"" {  } { { "Vhdl1.bdf" "inst6" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 568 -360 -224 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetBox resetBox:inst21 " "Elaborating entity \"resetBox\" for hierarchy \"resetBox:inst21\"" {  } { { "Vhdl1.bdf" "inst21" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 272 736 888 352 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk1Mhz clk1Mhz:inst22 " "Elaborating entity \"clk1Mhz\" for hierarchy \"clk1Mhz:inst22\"" {  } { { "Vhdl1.bdf" "inst22" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 1072 840 1000 1152 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarma alarma:inst26 " "Elaborating entity \"alarma\" for hierarchy \"alarma:inst26\"" {  } { { "Vhdl1.bdf" "inst26" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 1200 1024 1192 1312 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:inst29 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:inst29\"" {  } { { "Vhdl1.bdf" "inst29" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 1368 952 1128 1448 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fewLeftAlarm fewLeftAlarm:inst1234124 " "Elaborating entity \"fewLeftAlarm\" for hierarchy \"fewLeftAlarm:inst1234124\"" {  } { { "Vhdl1.bdf" "inst1234124" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 512 352 512 592 "inst1234124" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchCounter SwitchCounter:inst1242154215215215215 " "Elaborating entity \"SwitchCounter\" for hierarchy \"SwitchCounter:inst1242154215215215215\"" {  } { { "Vhdl1.bdf" "inst1242154215215215215" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 168 416 616 280 "inst1242154215215215215" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledDisplay ledDisplay:inst19 " "Elaborating entity \"ledDisplay\" for hierarchy \"ledDisplay:inst19\"" {  } { { "Vhdl1.bdf" "inst19" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 424 728 960 536 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorSel contadorSel:inst3 " "Elaborating entity \"contadorSel\" for hierarchy \"contadorSel:inst3\"" {  } { { "Vhdl1.bdf" "inst3" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 456 104 264 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igniteAlarm igniteAlarm:inst23 " "Elaborating entity \"igniteAlarm\" for hierarchy \"igniteAlarm:inst23\"" {  } { { "Vhdl1.bdf" "inst23" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 512 992 1160 624 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBinaryToSegments sixteenBinaryToSegments:inst17 " "Elaborating entity \"sixteenBinaryToSegments\" for hierarchy \"sixteenBinaryToSegments:inst17\"" {  } { { "Vhdl1.bdf" "inst17" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 624 1296 1536 736 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalSelector signalSelector:inst16 " "Elaborating entity \"signalSelector\" for hierarchy \"signalSelector:inst16\"" {  } { { "Vhdl1.bdf" "inst16" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 640 864 1096 912 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305623 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inZero signalSelector.vhd(29) " "VHDL Process Statement warning at signalSelector.vhd(29): signal \"data_inZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inOne signalSelector.vhd(30) " "VHDL Process Statement warning at signalSelector.vhd(30): signal \"data_inOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inTwo signalSelector.vhd(31) " "VHDL Process Statement warning at signalSelector.vhd(31): signal \"data_inTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inTres signalSelector.vhd(32) " "VHDL Process Statement warning at signalSelector.vhd(32): signal \"data_inTres\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inFour signalSelector.vhd(33) " "VHDL Process Statement warning at signalSelector.vhd(33): signal \"data_inFour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inFive signalSelector.vhd(34) " "VHDL Process Statement warning at signalSelector.vhd(34): signal \"data_inFive\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inSix signalSelector.vhd(35) " "VHDL Process Statement warning at signalSelector.vhd(35): signal \"data_inSix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inSeven signalSelector.vhd(36) " "VHDL Process Statement warning at signalSelector.vhd(36): signal \"data_inSeven\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inOcho signalSelector.vhd(37) " "VHDL Process Statement warning at signalSelector.vhd(37): signal \"data_inOcho\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inNine signalSelector.vhd(38) " "VHDL Process Statement warning at signalSelector.vhd(38): signal \"data_inNine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inTen signalSelector.vhd(39) " "VHDL Process Statement warning at signalSelector.vhd(39): signal \"data_inTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_inEleven signalSelector.vhd(40) " "VHDL Process Statement warning at signalSelector.vhd(40): signal \"data_inEleven\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/signalSelector.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/signalSelector.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701206305623 "|Vhdl1|signalSelector:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorVel contadorVel:inst " "Elaborating entity \"contadorVel\" for hierarchy \"contadorVel:inst\"" {  } { { "Vhdl1.bdf" "inst" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 1048 1128 1320 1160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:inst1 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:inst1\"" {  } { { "Vhdl1.bdf" "inst1" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 136 704 960 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206305623 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sixteenBinaryToSegments:inst17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sixteenBinaryToSegments:inst17\|Mod0\"" {  } { { "output_files/sixteenBinaryToSegments.vhd" "Mod0" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701206306315 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sixteenBinaryToSegments:inst17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sixteenBinaryToSegments:inst17\|Div0\"" {  } { { "output_files/sixteenBinaryToSegments.vhd" "Div0" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701206306315 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1701206306315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sixteenBinaryToSegments:inst17\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sixteenBinaryToSegments:inst17\|lpm_divide:Mod0\"" {  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701206306518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sixteenBinaryToSegments:inst17\|lpm_divide:Mod0 " "Instantiated megafunction \"sixteenBinaryToSegments:inst17\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306518 ""}  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701206306518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sixteenBinaryToSegments:inst17\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sixteenBinaryToSegments:inst17\|lpm_divide:Div0\"" {  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701206306878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sixteenBinaryToSegments:inst17\|lpm_divide:Div0 " "Instantiated megafunction \"sixteenBinaryToSegments:inst17\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701206306878 ""}  } { { "output_files/sixteenBinaryToSegments.vhd" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/output_files/sixteenBinaryToSegments.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701206306878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206306956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206306956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206307003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206307003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "J:/ssc2/ssc/ProyectoNegado/switches/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701206307034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701206307034 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidaAlarma\[1\] VCC " "Pin \"salidaAlarma\[1\]\" is stuck at VCC" {  } { { "Vhdl1.bdf" "" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 536 1224 1400 552 "salidaAlarma\[3..0 \]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701206308003 "|Vhdl1|salidaAlarma[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaAlarma\[0\] VCC " "Pin \"salidaAlarma\[0\]\" is stuck at VCC" {  } { { "Vhdl1.bdf" "" { Schematic "J:/ssc2/ssc/ProyectoNegado/switches/Vhdl1.bdf" { { 536 1224 1400 552 "salidaAlarma\[3..0 \]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701206308003 "|Vhdl1|salidaAlarma[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701206308003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701206308143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1701206308596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701206309414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701206309414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701206309961 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701206309961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "973 " "Implemented 973 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701206309961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701206309961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701206310399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 18:18:30 2023 " "Processing ended: Tue Nov 28 18:18:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701206310399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701206310399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701206310399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701206310399 ""}
