
Tweezer_dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  0800a278  0800a278  0001a278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a820  0800a820  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a820  0800a820  0001a820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a828  0800a828  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a828  0800a828  0001a828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a82c  0800a82c  0001a82c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800a830  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d50  200000d0  0800a900  000200d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e20  0800a900  00020e20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017803  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000297c  00000000  00000000  00037903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  0003a280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  0003b500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e7c  00000000  00000000  0003c688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a91  00000000  00000000  00062504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec72a  00000000  00000000  00076f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001636bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d60  00000000  00000000  00163714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d0 	.word	0x200000d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a25c 	.word	0x0800a25c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	0800a25c 	.word	0x0800a25c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b96e 	b.w	8000e8c <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468c      	mov	ip, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	f040 8083 	bne.w	8000cde <__udivmoddi4+0x116>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d947      	bls.n	8000c6e <__udivmoddi4+0xa6>
 8000bde:	fab2 f282 	clz	r2, r2
 8000be2:	b142      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be4:	f1c2 0020 	rsb	r0, r2, #32
 8000be8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bec:	4091      	lsls	r1, r2
 8000bee:	4097      	lsls	r7, r2
 8000bf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000c00:	fa1f fe87 	uxth.w	lr, r7
 8000c04:	fb08 c116 	mls	r1, r8, r6, ip
 8000c08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18fb      	adds	r3, r7, r3
 8000c16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1a:	f080 8119 	bcs.w	8000e50 <__udivmoddi4+0x288>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8116 	bls.w	8000e50 <__udivmoddi4+0x288>
 8000c24:	3e02      	subs	r6, #2
 8000c26:	443b      	add	r3, r7
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c30:	fb08 3310 	mls	r3, r8, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	193c      	adds	r4, r7, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	f080 8105 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f240 8102 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c50:	3802      	subs	r0, #2
 8000c52:	443c      	add	r4, r7
 8000c54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c58:	eba4 040e 	sub.w	r4, r4, lr
 8000c5c:	2600      	movs	r6, #0
 8000c5e:	b11d      	cbz	r5, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c5 4300 	strd	r4, r3, [r5]
 8000c68:	4631      	mov	r1, r6
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	b902      	cbnz	r2, 8000c72 <__udivmoddi4+0xaa>
 8000c70:	deff      	udf	#255	; 0xff
 8000c72:	fab2 f282 	clz	r2, r2
 8000c76:	2a00      	cmp	r2, #0
 8000c78:	d150      	bne.n	8000d1c <__udivmoddi4+0x154>
 8000c7a:	1bcb      	subs	r3, r1, r7
 8000c7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c80:	fa1f f887 	uxth.w	r8, r7
 8000c84:	2601      	movs	r6, #1
 8000c86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c8a:	0c21      	lsrs	r1, r4, #16
 8000c8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c94:	fb08 f30c 	mul.w	r3, r8, ip
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d907      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000c9c:	1879      	adds	r1, r7, r1
 8000c9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0xe2>
 8000ca4:	428b      	cmp	r3, r1
 8000ca6:	f200 80e9 	bhi.w	8000e7c <__udivmoddi4+0x2b4>
 8000caa:	4684      	mov	ip, r0
 8000cac:	1ac9      	subs	r1, r1, r3
 8000cae:	b2a3      	uxth	r3, r4
 8000cb0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cb4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cbc:	fb08 f800 	mul.w	r8, r8, r0
 8000cc0:	45a0      	cmp	r8, r4
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0x10c>
 8000cc4:	193c      	adds	r4, r7, r4
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x10a>
 8000ccc:	45a0      	cmp	r8, r4
 8000cce:	f200 80d9 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	eba4 0408 	sub.w	r4, r4, r8
 8000cd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cdc:	e7bf      	b.n	8000c5e <__udivmoddi4+0x96>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0x12e>
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	f000 80b1 	beq.w	8000e4a <__udivmoddi4+0x282>
 8000ce8:	2600      	movs	r6, #0
 8000cea:	e9c5 0100 	strd	r0, r1, [r5]
 8000cee:	4630      	mov	r0, r6
 8000cf0:	4631      	mov	r1, r6
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fab3 f683 	clz	r6, r3
 8000cfa:	2e00      	cmp	r6, #0
 8000cfc:	d14a      	bne.n	8000d94 <__udivmoddi4+0x1cc>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d302      	bcc.n	8000d08 <__udivmoddi4+0x140>
 8000d02:	4282      	cmp	r2, r0
 8000d04:	f200 80b8 	bhi.w	8000e78 <__udivmoddi4+0x2b0>
 8000d08:	1a84      	subs	r4, r0, r2
 8000d0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d0e:	2001      	movs	r0, #1
 8000d10:	468c      	mov	ip, r1
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	d0a8      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000d16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d1a:	e7a5      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000d1c:	f1c2 0320 	rsb	r3, r2, #32
 8000d20:	fa20 f603 	lsr.w	r6, r0, r3
 8000d24:	4097      	lsls	r7, r2
 8000d26:	fa01 f002 	lsl.w	r0, r1, r2
 8000d2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2e:	40d9      	lsrs	r1, r3
 8000d30:	4330      	orrs	r0, r6
 8000d32:	0c03      	lsrs	r3, r0, #16
 8000d34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d38:	fa1f f887 	uxth.w	r8, r7
 8000d3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d44:	fb06 f108 	mul.w	r1, r6, r8
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x19c>
 8000d50:	18fb      	adds	r3, r7, r3
 8000d52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d56:	f080 808d 	bcs.w	8000e74 <__udivmoddi4+0x2ac>
 8000d5a:	4299      	cmp	r1, r3
 8000d5c:	f240 808a 	bls.w	8000e74 <__udivmoddi4+0x2ac>
 8000d60:	3e02      	subs	r6, #2
 8000d62:	443b      	add	r3, r7
 8000d64:	1a5b      	subs	r3, r3, r1
 8000d66:	b281      	uxth	r1, r0
 8000d68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d74:	fb00 f308 	mul.w	r3, r0, r8
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x1c4>
 8000d7c:	1879      	adds	r1, r7, r1
 8000d7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d82:	d273      	bcs.n	8000e6c <__udivmoddi4+0x2a4>
 8000d84:	428b      	cmp	r3, r1
 8000d86:	d971      	bls.n	8000e6c <__udivmoddi4+0x2a4>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	4439      	add	r1, r7
 8000d8c:	1acb      	subs	r3, r1, r3
 8000d8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d92:	e778      	b.n	8000c86 <__udivmoddi4+0xbe>
 8000d94:	f1c6 0c20 	rsb	ip, r6, #32
 8000d98:	fa03 f406 	lsl.w	r4, r3, r6
 8000d9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000da0:	431c      	orrs	r4, r3
 8000da2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000da6:	fa01 f306 	lsl.w	r3, r1, r6
 8000daa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000db2:	431f      	orrs	r7, r3
 8000db4:	0c3b      	lsrs	r3, r7, #16
 8000db6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dba:	fa1f f884 	uxth.w	r8, r4
 8000dbe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dc2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dc6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dca:	458a      	cmp	sl, r1
 8000dcc:	fa02 f206 	lsl.w	r2, r2, r6
 8000dd0:	fa00 f306 	lsl.w	r3, r0, r6
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x220>
 8000dd6:	1861      	adds	r1, r4, r1
 8000dd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ddc:	d248      	bcs.n	8000e70 <__udivmoddi4+0x2a8>
 8000dde:	458a      	cmp	sl, r1
 8000de0:	d946      	bls.n	8000e70 <__udivmoddi4+0x2a8>
 8000de2:	f1a9 0902 	sub.w	r9, r9, #2
 8000de6:	4421      	add	r1, r4
 8000de8:	eba1 010a 	sub.w	r1, r1, sl
 8000dec:	b2bf      	uxth	r7, r7
 8000dee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000df6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dfa:	fb00 f808 	mul.w	r8, r0, r8
 8000dfe:	45b8      	cmp	r8, r7
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x24a>
 8000e02:	19e7      	adds	r7, r4, r7
 8000e04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e08:	d22e      	bcs.n	8000e68 <__udivmoddi4+0x2a0>
 8000e0a:	45b8      	cmp	r8, r7
 8000e0c:	d92c      	bls.n	8000e68 <__udivmoddi4+0x2a0>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	4427      	add	r7, r4
 8000e12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e16:	eba7 0708 	sub.w	r7, r7, r8
 8000e1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e1e:	454f      	cmp	r7, r9
 8000e20:	46c6      	mov	lr, r8
 8000e22:	4649      	mov	r1, r9
 8000e24:	d31a      	bcc.n	8000e5c <__udivmoddi4+0x294>
 8000e26:	d017      	beq.n	8000e58 <__udivmoddi4+0x290>
 8000e28:	b15d      	cbz	r5, 8000e42 <__udivmoddi4+0x27a>
 8000e2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e36:	40f2      	lsrs	r2, r6
 8000e38:	ea4c 0202 	orr.w	r2, ip, r2
 8000e3c:	40f7      	lsrs	r7, r6
 8000e3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e42:	2600      	movs	r6, #0
 8000e44:	4631      	mov	r1, r6
 8000e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e4a:	462e      	mov	r6, r5
 8000e4c:	4628      	mov	r0, r5
 8000e4e:	e70b      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e50:	4606      	mov	r6, r0
 8000e52:	e6e9      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e54:	4618      	mov	r0, r3
 8000e56:	e6fd      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e58:	4543      	cmp	r3, r8
 8000e5a:	d2e5      	bcs.n	8000e28 <__udivmoddi4+0x260>
 8000e5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e60:	eb69 0104 	sbc.w	r1, r9, r4
 8000e64:	3801      	subs	r0, #1
 8000e66:	e7df      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e68:	4608      	mov	r0, r1
 8000e6a:	e7d2      	b.n	8000e12 <__udivmoddi4+0x24a>
 8000e6c:	4660      	mov	r0, ip
 8000e6e:	e78d      	b.n	8000d8c <__udivmoddi4+0x1c4>
 8000e70:	4681      	mov	r9, r0
 8000e72:	e7b9      	b.n	8000de8 <__udivmoddi4+0x220>
 8000e74:	4666      	mov	r6, ip
 8000e76:	e775      	b.n	8000d64 <__udivmoddi4+0x19c>
 8000e78:	4630      	mov	r0, r6
 8000e7a:	e74a      	b.n	8000d12 <__udivmoddi4+0x14a>
 8000e7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e80:	4439      	add	r1, r7
 8000e82:	e713      	b.n	8000cac <__udivmoddi4+0xe4>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	e724      	b.n	8000cd4 <__udivmoddi4+0x10c>
 8000e8a:	bf00      	nop

08000e8c <__aeabi_idiv0>:
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop

08000e90 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e98:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e9c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d013      	beq.n	8000ed0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ea8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000eb0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d00b      	beq.n	8000ed0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000eb8:	e000      	b.n	8000ebc <ITM_SendChar+0x2c>
    {
      __NOP();
 8000eba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ebc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d0f9      	beq.n	8000eba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ec6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <configure>:
static void MX_USART1_UART_Init(void);
static void MX_DMA_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */
// configures data into an array of 4 individual values
void configure(int* ptr, int D){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
      //int dec = D*100;
		int dec = D;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	613b      	str	r3, [r7, #16]
      ptr += 3;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	330c      	adds	r3, #12
 8000ef2:	607b      	str	r3, [r7, #4]
      for(int i = 0; i < 4; i++){
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e029      	b.n	8000f4e <configure+0x6e>
            int x = pow(10,i);
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff fb0a 	bl	8000514 <__aeabi_i2d>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	ec43 2b11 	vmov	d1, r2, r3
 8000f08:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8000f60 <configure+0x80>
 8000f0c:	f006 fffe 	bl	8007f0c <pow>
 8000f10:	ec53 2b10 	vmov	r2, r3, d0
 8000f14:	4610      	mov	r0, r2
 8000f16:	4619      	mov	r1, r3
 8000f18:	f7ff fe16 	bl	8000b48 <__aeabi_d2iz>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	60fb      	str	r3, [r7, #12]
            *ptr = (dec/x)%10;
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	fb92 f1f3 	sdiv	r1, r2, r3
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <configure+0x88>)
 8000f2a:	fb83 2301 	smull	r2, r3, r3, r1
 8000f2e:	109a      	asrs	r2, r3, #2
 8000f30:	17cb      	asrs	r3, r1, #31
 8000f32:	1ad2      	subs	r2, r2, r3
 8000f34:	4613      	mov	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	1aca      	subs	r2, r1, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
            ptr--;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	3b04      	subs	r3, #4
 8000f46:	607b      	str	r3, [r7, #4]
      for(int i = 0; i < 4; i++){
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	ddd2      	ble.n	8000efa <configure+0x1a>
      }
}
 8000f54:	bf00      	nop
 8000f56:	bf00      	nop
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40240000 	.word	0x40240000
 8000f68:	66666667 	.word	0x66666667

08000f6c <DisplayUpdate>:
void DisplayUpdate(uint16_t* displayptr, int* dataptr){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b090      	sub	sp, #64	; 0x40
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
      int LS = 3;
 8000f76:	2303      	movs	r3, #3
 8000f78:	63fb      	str	r3, [r7, #60]	; 0x3c
      uint16_t *originaldisplayptr = displayptr;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	60fb      	str	r3, [r7, #12]

      for(int j = 2; j < 6; j++){
 8000f7e:	2302      	movs	r3, #2
 8000f80:	63bb      	str	r3, [r7, #56]	; 0x38
 8000f82:	e192      	b.n	80012aa <DisplayUpdate+0x33e>
            displayptr = originaldisplayptr;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	607b      	str	r3, [r7, #4]
            switch (*dataptr){
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b09      	cmp	r3, #9
 8000f8e:	f200 8182 	bhi.w	8001296 <DisplayUpdate+0x32a>
 8000f92:	a201      	add	r2, pc, #4	; (adr r2, 8000f98 <DisplayUpdate+0x2c>)
 8000f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f98:	08000fc1 	.word	0x08000fc1
 8000f9c:	08001001 	.word	0x08001001
 8000fa0:	08001065 	.word	0x08001065
 8000fa4:	080010a5 	.word	0x080010a5
 8000fa8:	080010e5 	.word	0x080010e5
 8000fac:	08001125 	.word	0x08001125
 8000fb0:	08001165 	.word	0x08001165
 8000fb4:	080011a5 	.word	0x080011a5
 8000fb8:	080011e5 	.word	0x080011e5
 8000fbc:	08001225 	.word	0x08001225
                  case 0:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8000fc4:	e018      	b.n	8000ff8 <DisplayUpdate+0x8c>
                              *displayptr = Display[i] ^ (X0[i] << LS);
 8000fc6:	4a99      	ldr	r2, [pc, #612]	; (800122c <DisplayUpdate+0x2c0>)
 8000fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fce:	b21a      	sxth	r2, r3
 8000fd0:	4997      	ldr	r1, [pc, #604]	; (8001230 <DisplayUpdate+0x2c4>)
 8000fd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4053      	eors	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3302      	adds	r3, #2
 8000ff0:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8000ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	637b      	str	r3, [r7, #52]	; 0x34
 8000ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d9e3      	bls.n	8000fc6 <DisplayUpdate+0x5a>
                        }
                        break;
 8000ffe:	e14a      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 1:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001000:	2300      	movs	r3, #0
 8001002:	633b      	str	r3, [r7, #48]	; 0x30
 8001004:	e02a      	b.n	800105c <DisplayUpdate+0xf0>
                              *displayptr = Display[i] ^ (X1[i] << LS);
 8001006:	4a89      	ldr	r2, [pc, #548]	; (800122c <DisplayUpdate+0x2c0>)
 8001008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800100a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800100e:	b21a      	sxth	r2, r3
 8001010:	4988      	ldr	r1, [pc, #544]	; (8001234 <DisplayUpdate+0x2c8>)
 8001012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001014:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001018:	4619      	mov	r1, r3
 800101a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800101c:	fa01 f303 	lsl.w	r3, r1, r3
 8001020:	b21b      	sxth	r3, r3
 8001022:	4053      	eors	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	b29a      	uxth	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	801a      	strh	r2, [r3, #0]
                              printf("LS = %i\n", X1[i] << LS);
 800102c:	4a81      	ldr	r2, [pc, #516]	; (8001234 <DisplayUpdate+0x2c8>)
 800102e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001034:	461a      	mov	r2, r3
 8001036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	4619      	mov	r1, r3
 800103e:	487e      	ldr	r0, [pc, #504]	; (8001238 <DisplayUpdate+0x2cc>)
 8001040:	f005 ff1e 	bl	8006e80 <iprintf>
                              printf("display ptr = %i\n", *displayptr);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	4619      	mov	r1, r3
 800104a:	487c      	ldr	r0, [pc, #496]	; (800123c <DisplayUpdate+0x2d0>)
 800104c:	f005 ff18 	bl	8006e80 <iprintf>
                              displayptr++;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3302      	adds	r3, #2
 8001054:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001058:	3301      	adds	r3, #1
 800105a:	633b      	str	r3, [r7, #48]	; 0x30
 800105c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800105e:	2b03      	cmp	r3, #3
 8001060:	d9d1      	bls.n	8001006 <DisplayUpdate+0x9a>
                        }
                        break;
 8001062:	e118      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 2:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001064:	2300      	movs	r3, #0
 8001066:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001068:	e018      	b.n	800109c <DisplayUpdate+0x130>
                              *displayptr = Display[i] ^ (X2[i] << LS);
 800106a:	4a70      	ldr	r2, [pc, #448]	; (800122c <DisplayUpdate+0x2c0>)
 800106c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800106e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001072:	b21a      	sxth	r2, r3
 8001074:	4972      	ldr	r1, [pc, #456]	; (8001240 <DisplayUpdate+0x2d4>)
 8001076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001078:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800107c:	4619      	mov	r1, r3
 800107e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001080:	fa01 f303 	lsl.w	r3, r1, r3
 8001084:	b21b      	sxth	r3, r3
 8001086:	4053      	eors	r3, r2
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29a      	uxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3302      	adds	r3, #2
 8001094:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001098:	3301      	adds	r3, #1
 800109a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800109c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d9e3      	bls.n	800106a <DisplayUpdate+0xfe>
                        }
                        break;
 80010a2:	e0f8      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 3:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80010a4:	2300      	movs	r3, #0
 80010a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80010a8:	e018      	b.n	80010dc <DisplayUpdate+0x170>
                              *displayptr = Display[i] ^ (X3[i] << LS);
 80010aa:	4a60      	ldr	r2, [pc, #384]	; (800122c <DisplayUpdate+0x2c0>)
 80010ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	4963      	ldr	r1, [pc, #396]	; (8001244 <DisplayUpdate+0x2d8>)
 80010b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80010bc:	4619      	mov	r1, r3
 80010be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010c0:	fa01 f303 	lsl.w	r3, r1, r3
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	4053      	eors	r3, r2
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	3302      	adds	r3, #2
 80010d4:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80010d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d8:	3301      	adds	r3, #1
 80010da:	62bb      	str	r3, [r7, #40]	; 0x28
 80010dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010de:	2b03      	cmp	r3, #3
 80010e0:	d9e3      	bls.n	80010aa <DisplayUpdate+0x13e>
                        }
                        break;
 80010e2:	e0d8      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 4:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
 80010e8:	e018      	b.n	800111c <DisplayUpdate+0x1b0>
                              *displayptr = Display[i] ^ (X4[i] << LS);
 80010ea:	4a50      	ldr	r2, [pc, #320]	; (800122c <DisplayUpdate+0x2c0>)
 80010ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	4954      	ldr	r1, [pc, #336]	; (8001248 <DisplayUpdate+0x2dc>)
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80010fc:	4619      	mov	r1, r3
 80010fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	4053      	eors	r3, r2
 8001108:	b21b      	sxth	r3, r3
 800110a:	b29a      	uxth	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3302      	adds	r3, #2
 8001114:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	3301      	adds	r3, #1
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	2b03      	cmp	r3, #3
 8001120:	d9e3      	bls.n	80010ea <DisplayUpdate+0x17e>
                        }
                        break;
 8001122:	e0b8      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 5:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001124:	2300      	movs	r3, #0
 8001126:	623b      	str	r3, [r7, #32]
 8001128:	e018      	b.n	800115c <DisplayUpdate+0x1f0>
                              *displayptr = Display[i] ^ (X5[i] << LS);
 800112a:	4a40      	ldr	r2, [pc, #256]	; (800122c <DisplayUpdate+0x2c0>)
 800112c:	6a3b      	ldr	r3, [r7, #32]
 800112e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001132:	b21a      	sxth	r2, r3
 8001134:	4945      	ldr	r1, [pc, #276]	; (800124c <DisplayUpdate+0x2e0>)
 8001136:	6a3b      	ldr	r3, [r7, #32]
 8001138:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800113c:	4619      	mov	r1, r3
 800113e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001140:	fa01 f303 	lsl.w	r3, r1, r3
 8001144:	b21b      	sxth	r3, r3
 8001146:	4053      	eors	r3, r2
 8001148:	b21b      	sxth	r3, r3
 800114a:	b29a      	uxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3302      	adds	r3, #2
 8001154:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001156:	6a3b      	ldr	r3, [r7, #32]
 8001158:	3301      	adds	r3, #1
 800115a:	623b      	str	r3, [r7, #32]
 800115c:	6a3b      	ldr	r3, [r7, #32]
 800115e:	2b03      	cmp	r3, #3
 8001160:	d9e3      	bls.n	800112a <DisplayUpdate+0x1be>
                        }
                        break;
 8001162:	e098      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 6:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001164:	2300      	movs	r3, #0
 8001166:	61fb      	str	r3, [r7, #28]
 8001168:	e018      	b.n	800119c <DisplayUpdate+0x230>
                              *displayptr = Display[i] ^ (X6[i] << LS);
 800116a:	4a30      	ldr	r2, [pc, #192]	; (800122c <DisplayUpdate+0x2c0>)
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001172:	b21a      	sxth	r2, r3
 8001174:	4936      	ldr	r1, [pc, #216]	; (8001250 <DisplayUpdate+0x2e4>)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800117c:	4619      	mov	r1, r3
 800117e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001180:	fa01 f303 	lsl.w	r3, r1, r3
 8001184:	b21b      	sxth	r3, r3
 8001186:	4053      	eors	r3, r2
 8001188:	b21b      	sxth	r3, r3
 800118a:	b29a      	uxth	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3302      	adds	r3, #2
 8001194:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	3301      	adds	r3, #1
 800119a:	61fb      	str	r3, [r7, #28]
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d9e3      	bls.n	800116a <DisplayUpdate+0x1fe>
                        }
                        break;
 80011a2:	e078      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 7:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80011a4:	2300      	movs	r3, #0
 80011a6:	61bb      	str	r3, [r7, #24]
 80011a8:	e018      	b.n	80011dc <DisplayUpdate+0x270>
                              *displayptr = Display[i] ^ (X7[i] << LS);
 80011aa:	4a20      	ldr	r2, [pc, #128]	; (800122c <DisplayUpdate+0x2c0>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4927      	ldr	r1, [pc, #156]	; (8001254 <DisplayUpdate+0x2e8>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011bc:	4619      	mov	r1, r3
 80011be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011c0:	fa01 f303 	lsl.w	r3, r1, r3
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	4053      	eors	r3, r2
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3302      	adds	r3, #2
 80011d4:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	3301      	adds	r3, #1
 80011da:	61bb      	str	r3, [r7, #24]
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d9e3      	bls.n	80011aa <DisplayUpdate+0x23e>
                        }
                        break;
 80011e2:	e058      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 8:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	e018      	b.n	800121c <DisplayUpdate+0x2b0>
                              *displayptr = Display[i] ^ (X8[i] << LS);
 80011ea:	4a10      	ldr	r2, [pc, #64]	; (800122c <DisplayUpdate+0x2c0>)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	4918      	ldr	r1, [pc, #96]	; (8001258 <DisplayUpdate+0x2ec>)
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011fc:	4619      	mov	r1, r3
 80011fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001200:	fa01 f303 	lsl.w	r3, r1, r3
 8001204:	b21b      	sxth	r3, r3
 8001206:	4053      	eors	r3, r2
 8001208:	b21b      	sxth	r3, r3
 800120a:	b29a      	uxth	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3302      	adds	r3, #2
 8001214:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	3301      	adds	r3, #1
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	2b03      	cmp	r3, #3
 8001220:	d9e3      	bls.n	80011ea <DisplayUpdate+0x27e>
                        }
                        break;
 8001222:	e038      	b.n	8001296 <DisplayUpdate+0x32a>
                  case 9:
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	e031      	b.n	800128e <DisplayUpdate+0x322>
 800122a:	bf00      	nop
 800122c:	200000f0 	.word	0x200000f0
 8001230:	20000000 	.word	0x20000000
 8001234:	20000008 	.word	0x20000008
 8001238:	0800a278 	.word	0x0800a278
 800123c:	0800a284 	.word	0x0800a284
 8001240:	20000010 	.word	0x20000010
 8001244:	20000018 	.word	0x20000018
 8001248:	20000020 	.word	0x20000020
 800124c:	20000028 	.word	0x20000028
 8001250:	20000030 	.word	0x20000030
 8001254:	20000038 	.word	0x20000038
 8001258:	20000040 	.word	0x20000040
                              *displayptr = Display[i] ^ (X9[i] << LS);
 800125c:	4a17      	ldr	r2, [pc, #92]	; (80012bc <DisplayUpdate+0x350>)
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001264:	b21a      	sxth	r2, r3
 8001266:	4916      	ldr	r1, [pc, #88]	; (80012c0 <DisplayUpdate+0x354>)
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800126e:	4619      	mov	r1, r3
 8001270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001272:	fa01 f303 	lsl.w	r3, r1, r3
 8001276:	b21b      	sxth	r3, r3
 8001278:	4053      	eors	r3, r2
 800127a:	b21b      	sxth	r3, r3
 800127c:	b29a      	uxth	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	801a      	strh	r2, [r3, #0]
                              displayptr++;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	3302      	adds	r3, #2
 8001286:	607b      	str	r3, [r7, #4]
                        for(int i = 0; i < sizeof(data)/sizeof(data[0]); i++){
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	3301      	adds	r3, #1
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	2b03      	cmp	r3, #3
 8001292:	d9e3      	bls.n	800125c <DisplayUpdate+0x2f0>
                        }
                        break;
 8001294:	bf00      	nop
            }
            LS =  LS + j;
 8001296:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800129a:	4413      	add	r3, r2
 800129c:	63fb      	str	r3, [r7, #60]	; 0x3c
            dataptr++;
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	3304      	adds	r3, #4
 80012a2:	603b      	str	r3, [r7, #0]
      for(int j = 2; j < 6; j++){
 80012a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012a6:	3301      	adds	r3, #1
 80012a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80012aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012ac:	2b05      	cmp	r3, #5
 80012ae:	f77f ae69 	ble.w	8000f84 <DisplayUpdate+0x18>
      }
}
 80012b2:	bf00      	nop
 80012b4:	bf00      	nop
 80012b6:	3740      	adds	r7, #64	; 0x40
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200000f0 	.word	0x200000f0
 80012c0:	20000048 	.word	0x20000048

080012c4 <_write>:
//DISPLAYYYYYY^^^^^^^
int _write(int file, char *ptr, int len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e009      	b.n	80012ee <_write+0x2a>
    ITM_SendChar((*ptr++));
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	1c5a      	adds	r2, r3, #1
 80012de:	60ba      	str	r2, [r7, #8]
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fdd4 	bl	8000e90 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	3301      	adds	r3, #1
 80012ec:	617b      	str	r3, [r7, #20]
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	dbf1      	blt.n	80012da <_write+0x16>
  return len;
 80012f6:	687b      	ldr	r3, [r7, #4]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <generateLuts>:
void generateLuts()
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
    for (int i = 0; i < 32; i++)
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	e03c      	b.n	8001386 <generateLuts+0x86>
    {
        double angle = (2 * M_PI * (double)i * k) / 32;
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f7ff f901 	bl	8000514 <__aeabi_i2d>
 8001312:	a325      	add	r3, pc, #148	; (adr r3, 80013a8 <generateLuts+0xa8>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	f7ff f966 	bl	80005e8 <__aeabi_dmul>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	4b1c      	ldr	r3, [pc, #112]	; (8001398 <generateLuts+0x98>)
 8001326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132a:	f7ff f95d 	bl	80005e8 <__aeabi_dmul>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	4610      	mov	r0, r2
 8001334:	4619      	mov	r1, r3
 8001336:	f04f 0200 	mov.w	r2, #0
 800133a:	4b18      	ldr	r3, [pc, #96]	; (800139c <generateLuts+0x9c>)
 800133c:	f7ff fa7e 	bl	800083c <__aeabi_ddiv>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	e9c7 2300 	strd	r2, r3, [r7]

        cosAngLut[i] = cos(angle);
 8001348:	ed97 0b00 	vldr	d0, [r7]
 800134c:	f006 fcf0 	bl	8007d30 <cos>
 8001350:	eeb0 7a40 	vmov.f32	s14, s0
 8001354:	eef0 7a60 	vmov.f32	s15, s1
 8001358:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <generateLuts+0xa0>)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	4413      	add	r3, r2
 8001360:	ed83 7b00 	vstr	d7, [r3]
        sinAngLut[i] = sin(angle);
 8001364:	ed97 0b00 	vldr	d0, [r7]
 8001368:	f006 fd7a 	bl	8007e60 <sin>
 800136c:	eeb0 7a40 	vmov.f32	s14, s0
 8001370:	eef0 7a60 	vmov.f32	s15, s1
 8001374:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <generateLuts+0xa4>)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4413      	add	r3, r2
 800137c:	ed83 7b00 	vstr	d7, [r3]
    for (int i = 0; i < 32; i++)
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3301      	adds	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b1f      	cmp	r3, #31
 800138a:	ddbf      	ble.n	800130c <generateLuts+0xc>
    }
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000050 	.word	0x20000050
 800139c:	40400000 	.word	0x40400000
 80013a0:	20000678 	.word	0x20000678
 80013a4:	20000778 	.word	0x20000778
 80013a8:	54442d18 	.word	0x54442d18
 80013ac:	401921fb 	.word	0x401921fb

080013b0 <calcBuffLoc>:
uint32_t calcBuffLoc(uint32_t startPos, uint32_t offSet, uint32_t buffSize)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
    uint32_t newLoc = startPos + offSet;
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	4413      	add	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]

    if (newLoc < buffSize)
 80013c4:	697a      	ldr	r2, [r7, #20]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d201      	bcs.n	80013d0 <calcBuffLoc+0x20>
    {
        return newLoc;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	e002      	b.n	80013d6 <calcBuffLoc+0x26>
    }
    else
    {
        return newLoc - buffSize; // Loop Around
 80013d0:	697a      	ldr	r2, [r7, #20]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	1ad3      	subs	r3, r2, r3
    }
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	371c      	adds	r7, #28
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
	...

080013e4 <generate_ODR_Buff>:
void generate_ODR_Buff()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 80013ea:	af00      	add	r7, sp, #0
	const uint8_t singlePhaseBuff[TX_BUFF_SIZE] = {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0};
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	4aa6      	ldr	r2, [pc, #664]	; (800168c <generate_ODR_Buff+0x2a8>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	4611      	mov	r1, r2
 80013f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013fa:	461a      	mov	r2, r3
 80013fc:	f005 fd2a 	bl	8006e54 <memcpy>
	//const uint8_t biasBuff[BIAS_BUFF_SIZE] = {0, 0, 0, 1, 1, 1, 1, 1};
	const uint8_t biasBuff[BIAS_BUFF_SIZE] = {1, 1, 1, 0, 0, 0, 0, 0};
 8001400:	463b      	mov	r3, r7
 8001402:	4aa3      	ldr	r2, [pc, #652]	; (8001690 <generate_ODR_Buff+0x2ac>)
 8001404:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001408:	e883 0003 	stmia.w	r3, {r0, r1}

	uint32_t tx0Loc, tx1Loc, tx2Loc, tx3Loc, tx4Loc, tx5Loc, tx6Loc, tx7Loc = 0; // 0 ... 512-1: TX buffer locations
 800140c:	2300      	movs	r3, #0
 800140e:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
	uint32_t biasLoc = 0;                                                        // 0 ... 8-1: Bias buffer location
 8001412:	2300      	movs	r3, #0
 8001414:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
	uint32_t period = 0;                                                         // Period signal current output pin state
 8001418:	2300      	movs	r3, #0
 800141a:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	uint32_t timeBase = 0;                                                       // Timebase signal current output pin state
 800141e:	2300      	movs	r3, #0
 8001420:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
	uint32_t adcTrig = 0;                                                        // ADC external trigger signal current output pin state
 8001424:	2300      	movs	r3, #0
 8001426:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	uint32_t ODRVal = 0;                                                        // Output data register state for all signals combined
 800142a:	2300      	movs	r3, #0
 800142c:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

	for (uint32_t i = 0; i < TX_BUFF_SIZE; i++)
 8001430:	2300      	movs	r3, #0
 8001432:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001436:	e11d      	b.n	8001674 <generate_ODR_Buff+0x290>
	{
		tx0Loc = i;
 8001438:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800143c:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		/* Calculate other TX signals LUT location 45 degrees phase shifted */
		tx1Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 1, TX_BUFF_SIZE);
 8001440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001444:	2140      	movs	r1, #64	; 0x40
 8001446:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 800144a:	f7ff ffb1 	bl	80013b0 <calcBuffLoc>
 800144e:	f8c7 021c 	str.w	r0, [r7, #540]	; 0x21c
		tx2Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 2, TX_BUFF_SIZE);
 8001452:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001456:	2180      	movs	r1, #128	; 0x80
 8001458:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 800145c:	f7ff ffa8 	bl	80013b0 <calcBuffLoc>
 8001460:	f8c7 0218 	str.w	r0, [r7, #536]	; 0x218
		tx3Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 3, TX_BUFF_SIZE);
 8001464:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001468:	21c0      	movs	r1, #192	; 0xc0
 800146a:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 800146e:	f7ff ff9f 	bl	80013b0 <calcBuffLoc>
 8001472:	f8c7 0214 	str.w	r0, [r7, #532]	; 0x214
		tx4Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 4, TX_BUFF_SIZE);
 8001476:	f44f 7200 	mov.w	r2, #512	; 0x200
 800147a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800147e:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 8001482:	f7ff ff95 	bl	80013b0 <calcBuffLoc>
 8001486:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
		tx5Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 5, TX_BUFF_SIZE);
 800148a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800148e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001492:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 8001496:	f7ff ff8b 	bl	80013b0 <calcBuffLoc>
 800149a:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
		tx6Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 6, TX_BUFF_SIZE);
 800149e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014a2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80014a6:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 80014aa:	f7ff ff81 	bl	80013b0 <calcBuffLoc>
 80014ae:	f8c7 0208 	str.w	r0, [r7, #520]	; 0x208
		tx7Loc = calcBuffLoc(tx0Loc, TX_BUFF_SIZE / 8 * 7, TX_BUFF_SIZE);
 80014b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014b6:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80014ba:	f8d7 0220 	ldr.w	r0, [r7, #544]	; 0x220
 80014be:	f7ff ff77 	bl	80013b0 <calcBuffLoc>
 80014c2:	f8c7 0230 	str.w	r0, [r7, #560]	; 0x230

		/* calculate debug signals */
		period = (tx0Loc < TX_BUFF_SIZE / 2) ? 0 : 1;
 80014c6:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80014ca:	2bff      	cmp	r3, #255	; 0xff
 80014cc:	bf8c      	ite	hi
 80014ce:	2301      	movhi	r3, #1
 80014d0:	2300      	movls	r3, #0
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		timeBase = (tx0Loc % 2) ? 0 : 1; //flips every sample, timebase for debugging
 80014d8:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	bf0c      	ite	eq
 80014e4:	2301      	moveq	r3, #1
 80014e6:	2300      	movne	r3, #0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228

		/* Calculate ADC external trigger signal */
		adcTrig = ((tx0Loc + 7) % 8) ? 0 : 1; //ADC trigger signal every 8T, Offset by 6 to align ADC trigger (rising edge) on second period when the bias is low.
 80014ee:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80014f2:	3307      	adds	r3, #7
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bf0c      	ite	eq
 80014fc:	2301      	moveq	r3, #1
 80014fe:	2300      	movne	r3, #0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
		//adcTrig = ((tx0Loc) % 8) ? 0 : 1;
		/* building the OCTL value */
		ODRVal = 0; //Set all pins low default
 8001506:	2300      	movs	r3, #0
 8001508:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

		if (singlePhaseBuff[tx0Loc])
 800150c:	f107 0208 	add.w	r2, r7, #8
 8001510:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8001514:	4413      	add	r3, r2
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d005      	beq.n	8001528 <generate_ODR_Buff+0x144>
			ODRVal |= PWM0_Pin;
 800151c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx1Loc])
 8001528:	f107 0208 	add.w	r2, r7, #8
 800152c:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d005      	beq.n	8001544 <generate_ODR_Buff+0x160>
			ODRVal |= PWM45_Pin;
 8001538:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx2Loc])
 8001544:	f107 0208 	add.w	r2, r7, #8
 8001548:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800154c:	4413      	add	r3, r2
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <generate_ODR_Buff+0x17c>
			ODRVal |= PWM90_Pin;
 8001554:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx3Loc])
 8001560:	f107 0208 	add.w	r2, r7, #8
 8001564:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001568:	4413      	add	r3, r2
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d005      	beq.n	800157c <generate_ODR_Buff+0x198>
			ODRVal |= PWM135_Pin;
 8001570:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001574:	f043 0308 	orr.w	r3, r3, #8
 8001578:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx4Loc])
 800157c:	f107 0208 	add.w	r2, r7, #8
 8001580:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001584:	4413      	add	r3, r2
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d005      	beq.n	8001598 <generate_ODR_Buff+0x1b4>
			ODRVal |= PWM180_Pin;
 800158c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001590:	f043 0310 	orr.w	r3, r3, #16
 8001594:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx5Loc])
 8001598:	f107 0208 	add.w	r2, r7, #8
 800159c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80015a0:	4413      	add	r3, r2
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <generate_ODR_Buff+0x1d0>
			ODRVal |= PWM225_Pin; //STM32l433RCTxP does not have Port C Pin 5
 80015a8:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80015ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015b0:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx6Loc])
 80015b4:	f107 0208 	add.w	r2, r7, #8
 80015b8:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80015bc:	4413      	add	r3, r2
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <generate_ODR_Buff+0x1ec>
			ODRVal |= PWM270_Pin;
 80015c4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80015c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015cc:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (singlePhaseBuff[tx7Loc])
 80015d0:	f107 0208 	add.w	r2, r7, #8
 80015d4:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 80015d8:	4413      	add	r3, r2
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <generate_ODR_Buff+0x208>
			ODRVal |= PWM315_Pin;
 80015e0:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80015e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e8:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (biasBuff[biasLoc])
 80015ec:	463a      	mov	r2, r7
 80015ee:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80015f2:	4413      	add	r3, r2
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d005      	beq.n	8001606 <generate_ODR_Buff+0x222>
			ODRVal |= BIAS_Pin; // Bias signal: 8T Period 3T LOW 5T HIGH
 80015fa:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80015fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001602:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (adcTrig)
 8001606:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800160a:	2b00      	cmp	r3, #0
 800160c:	d005      	beq.n	800161a <generate_ODR_Buff+0x236>
			ODRVal |= ADC_TRIG_OUT_Pin; // ADC external trigger signal: 8T Period
 800160e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001612:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001616:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (timeBase)
 800161a:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 800161e:	2b00      	cmp	r3, #0
 8001620:	d005      	beq.n	800162e <generate_ODR_Buff+0x24a>
			ODRVal |= TIMEBASE_Pin;     // DBG signal: TimeBase smallest period 1T
 8001622:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001626:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800162a:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
		if (period)
 800162e:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001632:	2b00      	cmp	r3, #0
 8001634:	d005      	beq.n	8001642 <generate_ODR_Buff+0x25e>
			ODRVal |= PERIOD_Pin; // DBG signal: Period is the modulated Sine period. 512/2=256, 256T HIGH followed by 256T LOW
 8001636:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800163a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800163e:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

		/* Store OCTL value in buffer */
		ODR_Buff[i] = ODRVal;
 8001642:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8001646:	b299      	uxth	r1, r3
 8001648:	4a12      	ldr	r2, [pc, #72]	; (8001694 <generate_ODR_Buff+0x2b0>)
 800164a:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800164e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		/* Loop over bias signal template buffer when end is reached*/
		biasLoc++;
 8001652:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8001656:	3301      	adds	r3, #1
 8001658:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
		if (biasLoc >= BIAS_BUFF_SIZE)
 800165c:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8001660:	2b07      	cmp	r3, #7
 8001662:	d902      	bls.n	800166a <generate_ODR_Buff+0x286>
			biasLoc = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
	for (uint32_t i = 0; i < TX_BUFF_SIZE; i++)
 800166a:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 800166e:	3301      	adds	r3, #1
 8001670:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001674:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800167c:	f4ff aedc 	bcc.w	8001438 <generate_ODR_Buff+0x54>
	}
}
 8001680:	bf00      	nop
 8001682:	bf00      	nop
 8001684:	f507 7710 	add.w	r7, r7, #576	; 0x240
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	0800a298 	.word	0x0800a298
 8001690:	0800a498 	.word	0x0800a498
 8001694:	200000f8 	.word	0x200000f8

08001698 <sensor_signalProcessing>:
void sensor_signalProcessing()
{
 8001698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800169c:	b08a      	sub	sp, #40	; 0x28
 800169e:	af00      	add	r7, sp, #0
    /*Split even and odd samples */
    int eLoc = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
    int oLoc = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	623b      	str	r3, [r7, #32]
    for (uint32_t i = 0; i < 64; i++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	e02c      	b.n	8001708 <sensor_signalProcessing+0x70>
    {
        if (i % 2)
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d012      	beq.n	80016de <sensor_signalProcessing+0x46>
        {
            even[eLoc] = (double)processBuff[i];
 80016b8:	4a9f      	ldr	r2, [pc, #636]	; (8001938 <sensor_signalProcessing+0x2a0>)
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe ff17 	bl	80004f4 <__aeabi_ui2d>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	489c      	ldr	r0, [pc, #624]	; (800193c <sensor_signalProcessing+0x2a4>)
 80016cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80016ce:	00c9      	lsls	r1, r1, #3
 80016d0:	4401      	add	r1, r0
 80016d2:	e9c1 2300 	strd	r2, r3, [r1]
            eLoc++;
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	3301      	adds	r3, #1
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
 80016dc:	e011      	b.n	8001702 <sensor_signalProcessing+0x6a>
        }
        else
        {
            odd[oLoc] = (double)processBuff[i];
 80016de:	4a96      	ldr	r2, [pc, #600]	; (8001938 <sensor_signalProcessing+0x2a0>)
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe ff04 	bl	80004f4 <__aeabi_ui2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4893      	ldr	r0, [pc, #588]	; (8001940 <sensor_signalProcessing+0x2a8>)
 80016f2:	6a39      	ldr	r1, [r7, #32]
 80016f4:	00c9      	lsls	r1, r1, #3
 80016f6:	4401      	add	r1, r0
 80016f8:	e9c1 2300 	strd	r2, r3, [r1]
            oLoc++;
 80016fc:	6a3b      	ldr	r3, [r7, #32]
 80016fe:	3301      	adds	r3, #1
 8001700:	623b      	str	r3, [r7, #32]
    for (uint32_t i = 0; i < 64; i++)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3301      	adds	r3, #1
 8001706:	61fb      	str	r3, [r7, #28]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	2b3f      	cmp	r3, #63	; 0x3f
 800170c:	d9cf      	bls.n	80016ae <sensor_signalProcessing+0x16>
        }
    }

    /* demodulate: convert sampled signal to sine*/
    for (uint32_t i = 0; i < 32; i++)
 800170e:	2300      	movs	r3, #0
 8001710:	61bb      	str	r3, [r7, #24]
 8001712:	e018      	b.n	8001746 <sensor_signalProcessing+0xae>
    {
        demol[i] = even[i] - odd[i];
 8001714:	4a89      	ldr	r2, [pc, #548]	; (800193c <sensor_signalProcessing+0x2a4>)
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	4413      	add	r3, r2
 800171c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001720:	4a87      	ldr	r2, [pc, #540]	; (8001940 <sensor_signalProcessing+0x2a8>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4413      	add	r3, r2
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	f7fe fda4 	bl	8000278 <__aeabi_dsub>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4883      	ldr	r0, [pc, #524]	; (8001944 <sensor_signalProcessing+0x2ac>)
 8001736:	69b9      	ldr	r1, [r7, #24]
 8001738:	00c9      	lsls	r1, r1, #3
 800173a:	4401      	add	r1, r0
 800173c:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint32_t i = 0; i < 32; i++)
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	3301      	adds	r3, #1
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b1f      	cmp	r3, #31
 800174a:	d9e3      	bls.n	8001714 <sensor_signalProcessing+0x7c>
    //     sumrealTemp += (double)demolLp[i] * cos(angle);
    //     sumimagTemp += -(double)demolLp[i] * sin(angle);
    // }

    /* Fast dft using precomputed lookup tables for cos and sine part*/
    double sumrealTemp = 0;
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double sumimagTemp = 0;
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	f04f 0300 	mov.w	r3, #0
 8001760:	e9c7 2302 	strd	r2, r3, [r7, #8]

    for (uint32_t i = 0; i < 32; i++)
 8001764:	2300      	movs	r3, #0
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	e037      	b.n	80017da <sensor_signalProcessing+0x142>
    {
        sumrealTemp += (double)demol[i] * cosAngLut[i];
 800176a:	4a76      	ldr	r2, [pc, #472]	; (8001944 <sensor_signalProcessing+0x2ac>)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4413      	add	r3, r2
 8001772:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001776:	4a74      	ldr	r2, [pc, #464]	; (8001948 <sensor_signalProcessing+0x2b0>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	00db      	lsls	r3, r3, #3
 800177c:	4413      	add	r3, r2
 800177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001782:	f7fe ff31 	bl	80005e8 <__aeabi_dmul>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800178e:	f7fe fd75 	bl	800027c <__adddf3>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	e9c7 2304 	strd	r2, r3, [r7, #16]
        sumimagTemp += -(double)demol[i] * sinAngLut[i];
 800179a:	4a6a      	ldr	r2, [pc, #424]	; (8001944 <sensor_signalProcessing+0x2ac>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4413      	add	r3, r2
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	4692      	mov	sl, r2
 80017a8:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80017ac:	4a67      	ldr	r2, [pc, #412]	; (800194c <sensor_signalProcessing+0x2b4>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b8:	4650      	mov	r0, sl
 80017ba:	4659      	mov	r1, fp
 80017bc:	f7fe ff14 	bl	80005e8 <__aeabi_dmul>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017c8:	f7fe fd58 	bl	800027c <__adddf3>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    for (uint32_t i = 0; i < 32; i++)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3301      	adds	r3, #1
 80017d8:	607b      	str	r3, [r7, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b1f      	cmp	r3, #31
 80017de:	d9c4      	bls.n	800176a <sensor_signalProcessing+0xd2>
    }

    // dft coefficients at the frequency bin of interest (1hz) in complex form
    real = sumrealTemp; //X-axis
 80017e0:	495b      	ldr	r1, [pc, #364]	; (8001950 <sensor_signalProcessing+0x2b8>)
 80017e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80017e6:	e9c1 2300 	strd	r2, r3, [r1]
    imag = sumimagTemp; //Y-axis
 80017ea:	495a      	ldr	r1, [pc, #360]	; (8001954 <sensor_signalProcessing+0x2bc>)
 80017ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017f0:	e9c1 2300 	strd	r2, r3, [r1]

    // Calculate phase
    if (real >= 0 && imag >= 0)
 80017f4:	4b56      	ldr	r3, [pc, #344]	; (8001950 <sensor_signalProcessing+0x2b8>)
 80017f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	f7ff f977 	bl	8000af4 <__aeabi_dcmpge>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d026      	beq.n	800185a <sensor_signalProcessing+0x1c2>
 800180c:	4b51      	ldr	r3, [pc, #324]	; (8001954 <sensor_signalProcessing+0x2bc>)
 800180e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	f7ff f96b 	bl	8000af4 <__aeabi_dcmpge>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d01a      	beq.n	800185a <sensor_signalProcessing+0x1c2>
    {
        //1-Quadrant (top right) [+, +]
        phaseRad = atan2(imag, real);
 8001824:	4b4b      	ldr	r3, [pc, #300]	; (8001954 <sensor_signalProcessing+0x2bc>)
 8001826:	ed93 7b00 	vldr	d7, [r3]
 800182a:	4b49      	ldr	r3, [pc, #292]	; (8001950 <sensor_signalProcessing+0x2b8>)
 800182c:	ed93 6b00 	vldr	d6, [r3]
 8001830:	eeb0 1a46 	vmov.f32	s2, s12
 8001834:	eef0 1a66 	vmov.f32	s3, s13
 8001838:	eeb0 0a47 	vmov.f32	s0, s14
 800183c:	eef0 0a67 	vmov.f32	s1, s15
 8001840:	f006 fb62 	bl	8007f08 <atan2>
 8001844:	eeb0 7a40 	vmov.f32	s14, s0
 8001848:	eef0 7a60 	vmov.f32	s15, s1
 800184c:	4b42      	ldr	r3, [pc, #264]	; (8001958 <sensor_signalProcessing+0x2c0>)
 800184e:	ed83 7b00 	vstr	d7, [r3]
        quadrant = 1;
 8001852:	4b42      	ldr	r3, [pc, #264]	; (800195c <sensor_signalProcessing+0x2c4>)
 8001854:	2201      	movs	r2, #1
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e0b9      	b.n	80019ce <sensor_signalProcessing+0x336>
    }
    else if (real < 0 && imag >= 0)
 800185a:	4b3d      	ldr	r3, [pc, #244]	; (8001950 <sensor_signalProcessing+0x2b8>)
 800185c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	f7ff f930 	bl	8000acc <__aeabi_dcmplt>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d026      	beq.n	80018c0 <sensor_signalProcessing+0x228>
 8001872:	4b38      	ldr	r3, [pc, #224]	; (8001954 <sensor_signalProcessing+0x2bc>)
 8001874:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001878:	f04f 0200 	mov.w	r2, #0
 800187c:	f04f 0300 	mov.w	r3, #0
 8001880:	f7ff f938 	bl	8000af4 <__aeabi_dcmpge>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d01a      	beq.n	80018c0 <sensor_signalProcessing+0x228>
    {
        //2-Quadrant (top left) [-, +]
        phaseRad = atan2(imag, real);
 800188a:	4b32      	ldr	r3, [pc, #200]	; (8001954 <sensor_signalProcessing+0x2bc>)
 800188c:	ed93 7b00 	vldr	d7, [r3]
 8001890:	4b2f      	ldr	r3, [pc, #188]	; (8001950 <sensor_signalProcessing+0x2b8>)
 8001892:	ed93 6b00 	vldr	d6, [r3]
 8001896:	eeb0 1a46 	vmov.f32	s2, s12
 800189a:	eef0 1a66 	vmov.f32	s3, s13
 800189e:	eeb0 0a47 	vmov.f32	s0, s14
 80018a2:	eef0 0a67 	vmov.f32	s1, s15
 80018a6:	f006 fb2f 	bl	8007f08 <atan2>
 80018aa:	eeb0 7a40 	vmov.f32	s14, s0
 80018ae:	eef0 7a60 	vmov.f32	s15, s1
 80018b2:	4b29      	ldr	r3, [pc, #164]	; (8001958 <sensor_signalProcessing+0x2c0>)
 80018b4:	ed83 7b00 	vstr	d7, [r3]
        quadrant = 2;
 80018b8:	4b28      	ldr	r3, [pc, #160]	; (800195c <sensor_signalProcessing+0x2c4>)
 80018ba:	2202      	movs	r2, #2
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	e086      	b.n	80019ce <sensor_signalProcessing+0x336>
    }
    else if (real < 0 && imag < 0)
 80018c0:	4b23      	ldr	r3, [pc, #140]	; (8001950 <sensor_signalProcessing+0x2b8>)
 80018c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	f04f 0300 	mov.w	r3, #0
 80018ce:	f7ff f8fd 	bl	8000acc <__aeabi_dcmplt>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d043      	beq.n	8001960 <sensor_signalProcessing+0x2c8>
 80018d8:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <sensor_signalProcessing+0x2bc>)
 80018da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	f7ff f8f1 	bl	8000acc <__aeabi_dcmplt>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d037      	beq.n	8001960 <sensor_signalProcessing+0x2c8>
    {
        //3-Quadrant (bottom left) [-, -]
        phaseRad = 2 * M_PI + atan2(imag, real);
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <sensor_signalProcessing+0x2bc>)
 80018f2:	ed93 7b00 	vldr	d7, [r3]
 80018f6:	4b16      	ldr	r3, [pc, #88]	; (8001950 <sensor_signalProcessing+0x2b8>)
 80018f8:	ed93 6b00 	vldr	d6, [r3]
 80018fc:	eeb0 1a46 	vmov.f32	s2, s12
 8001900:	eef0 1a66 	vmov.f32	s3, s13
 8001904:	eeb0 0a47 	vmov.f32	s0, s14
 8001908:	eef0 0a67 	vmov.f32	s1, s15
 800190c:	f006 fafc 	bl	8007f08 <atan2>
 8001910:	ec51 0b10 	vmov	r0, r1, d0
 8001914:	a306      	add	r3, pc, #24	; (adr r3, 8001930 <sensor_signalProcessing+0x298>)
 8001916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191a:	f7fe fcaf 	bl	800027c <__adddf3>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	490d      	ldr	r1, [pc, #52]	; (8001958 <sensor_signalProcessing+0x2c0>)
 8001924:	e9c1 2300 	strd	r2, r3, [r1]
        quadrant = 3;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <sensor_signalProcessing+0x2c4>)
 800192a:	2203      	movs	r2, #3
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	e04e      	b.n	80019ce <sensor_signalProcessing+0x336>
 8001930:	54442d18 	.word	0x54442d18
 8001934:	401921fb 	.word	0x401921fb
 8001938:	200005f8 	.word	0x200005f8
 800193c:	20000878 	.word	0x20000878
 8001940:	20000978 	.word	0x20000978
 8001944:	20000a78 	.word	0x20000a78
 8001948:	20000678 	.word	0x20000678
 800194c:	20000778 	.word	0x20000778
 8001950:	20000b78 	.word	0x20000b78
 8001954:	20000b80 	.word	0x20000b80
 8001958:	20000b90 	.word	0x20000b90
 800195c:	20000058 	.word	0x20000058
    }
    else if (real >= 0 && imag < 0)
 8001960:	4b45      	ldr	r3, [pc, #276]	; (8001a78 <sensor_signalProcessing+0x3e0>)
 8001962:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	f7ff f8c1 	bl	8000af4 <__aeabi_dcmpge>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d02a      	beq.n	80019ce <sensor_signalProcessing+0x336>
 8001978:	4b40      	ldr	r3, [pc, #256]	; (8001a7c <sensor_signalProcessing+0x3e4>)
 800197a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	f7ff f8a1 	bl	8000acc <__aeabi_dcmplt>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d01e      	beq.n	80019ce <sensor_signalProcessing+0x336>
    {
        //4-Quadrant (bottom right) [+, -] #Optimization: do not check last quadrant just use else
        phaseRad = 2 * M_PI + atan2(imag, real);
 8001990:	4b3a      	ldr	r3, [pc, #232]	; (8001a7c <sensor_signalProcessing+0x3e4>)
 8001992:	ed93 7b00 	vldr	d7, [r3]
 8001996:	4b38      	ldr	r3, [pc, #224]	; (8001a78 <sensor_signalProcessing+0x3e0>)
 8001998:	ed93 6b00 	vldr	d6, [r3]
 800199c:	eeb0 1a46 	vmov.f32	s2, s12
 80019a0:	eef0 1a66 	vmov.f32	s3, s13
 80019a4:	eeb0 0a47 	vmov.f32	s0, s14
 80019a8:	eef0 0a67 	vmov.f32	s1, s15
 80019ac:	f006 faac 	bl	8007f08 <atan2>
 80019b0:	ec51 0b10 	vmov	r0, r1, d0
 80019b4:	a32c      	add	r3, pc, #176	; (adr r3, 8001a68 <sensor_signalProcessing+0x3d0>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	f7fe fc5f 	bl	800027c <__adddf3>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	492f      	ldr	r1, [pc, #188]	; (8001a80 <sensor_signalProcessing+0x3e8>)
 80019c4:	e9c1 2300 	strd	r2, r3, [r1]
        quadrant = 4;
 80019c8:	4b2e      	ldr	r3, [pc, #184]	; (8001a84 <sensor_signalProcessing+0x3ec>)
 80019ca:	2204      	movs	r2, #4
 80019cc:	601a      	str	r2, [r3, #0]
    }

    // phaseDeg = (phaseRad * 180) / M_PI; // 0 to 360 degrees
    phaseDeg = round((phaseRad * 180) / M_PI);
 80019ce:	4b2c      	ldr	r3, [pc, #176]	; (8001a80 <sensor_signalProcessing+0x3e8>)
 80019d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <sensor_signalProcessing+0x3f0>)
 80019da:	f7fe fe05 	bl	80005e8 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	a322      	add	r3, pc, #136	; (adr r3, 8001a70 <sensor_signalProcessing+0x3d8>)
 80019e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ec:	f7fe ff26 	bl	800083c <__aeabi_ddiv>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	ec43 2b17 	vmov	d7, r2, r3
 80019f8:	eeb0 0a47 	vmov.f32	s0, s14
 80019fc:	eef0 0a67 	vmov.f32	s1, s15
 8001a00:	f006 f9e6 	bl	8007dd0 <round>
 8001a04:	eeb0 7a40 	vmov.f32	s14, s0
 8001a08:	eef0 7a60 	vmov.f32	s15, s1
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <sensor_signalProcessing+0x3f4>)
 8001a0e:	ed83 7b00 	vstr	d7, [r3]

    // Calculate magnitude
    magnitude = sqrt(fabs(real) + fabs(imag));
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <sensor_signalProcessing+0x3e0>)
 8001a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a18:	4614      	mov	r4, r2
 8001a1a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001a1e:	4b17      	ldr	r3, [pc, #92]	; (8001a7c <sensor_signalProcessing+0x3e4>)
 8001a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a24:	4690      	mov	r8, r2
 8001a26:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001a2a:	4642      	mov	r2, r8
 8001a2c:	464b      	mov	r3, r9
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4629      	mov	r1, r5
 8001a32:	f7fe fc23 	bl	800027c <__adddf3>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	ec43 2b17 	vmov	d7, r2, r3
 8001a3e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a42:	eef0 0a67 	vmov.f32	s1, s15
 8001a46:	f006 fb0f 	bl	8008068 <sqrt>
 8001a4a:	eeb0 7a40 	vmov.f32	s14, s0
 8001a4e:	eef0 7a60 	vmov.f32	s15, s1
 8001a52:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <sensor_signalProcessing+0x3f8>)
 8001a54:	ed83 7b00 	vstr	d7, [r3]
}
 8001a58:	bf00      	nop
 8001a5a:	3728      	adds	r7, #40	; 0x28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a62:	bf00      	nop
 8001a64:	f3af 8000 	nop.w
 8001a68:	54442d18 	.word	0x54442d18
 8001a6c:	401921fb 	.word	0x401921fb
 8001a70:	54442d18 	.word	0x54442d18
 8001a74:	400921fb 	.word	0x400921fb
 8001a78:	20000b78 	.word	0x20000b78
 8001a7c:	20000b80 	.word	0x20000b80
 8001a80:	20000b90 	.word	0x20000b90
 8001a84:	20000058 	.word	0x20000058
 8001a88:	40668000 	.word	0x40668000
 8001a8c:	20000b98 	.word	0x20000b98
 8001a90:	20000b88 	.word	0x20000b88

08001a94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a9a:	f000 fea7 	bl	80027ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a9e:	f000 f8ad 	bl	8001bfc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_DMA_Init();
 8001aa2:	f000 fa8d 	bl	8001fc0 <MX_DMA_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa6:	f000 fabd 	bl	8002024 <MX_GPIO_Init>
  MX_LCD_Init();
 8001aaa:	f000 f961 	bl	8001d70 <MX_LCD_Init>
  MX_ADC1_Init();
 8001aae:	f000 f8f9 	bl	8001ca4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001ab2:	f000 f9a3 	bl	8001dfc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001ab6:	f000 fa53 	bl	8001f60 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001aba:	f000 fa81 	bl	8001fc0 <MX_DMA_Init>
  MX_TIM6_Init();
 8001abe:	f000 fa19 	bl	8001ef4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  generate_ODR_Buff();
 8001ac2:	f7ff fc8f 	bl	80013e4 <generate_ODR_Buff>
  generateLuts();
 8001ac6:	f7ff fc1b 	bl	8001300 <generateLuts>
  HAL_DMA_Start(&hdma_tim6_up, (uint32_t)&ODR_Buff, (uint32_t)&GPIOC->ODR, TX_BUFF_SIZE);
 8001aca:	493e      	ldr	r1, [pc, #248]	; (8001bc4 <main+0x130>)
 8001acc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad0:	4a3d      	ldr	r2, [pc, #244]	; (8001bc8 <main+0x134>)
 8001ad2:	483e      	ldr	r0, [pc, #248]	; (8001bcc <main+0x138>)
 8001ad4:	f002 f968 	bl	8003da8 <HAL_DMA_Start>
  __HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 8001ad8:	4b3d      	ldr	r3, [pc, #244]	; (8001bd0 <main+0x13c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	4b3c      	ldr	r3, [pc, #240]	; (8001bd0 <main+0x13c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ae6:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start(&htim6);
 8001ae8:	4839      	ldr	r0, [pc, #228]	; (8001bd0 <main+0x13c>)
 8001aea:	f004 f857 	bl	8005b9c <HAL_TIM_Base_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)samples, SAMPLE_BUFF_SIZE);
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	4938      	ldr	r1, [pc, #224]	; (8001bd4 <main+0x140>)
 8001af2:	4839      	ldr	r0, [pc, #228]	; (8001bd8 <main+0x144>)
 8001af4:	f001 fa2a 	bl	8002f4c <HAL_ADC_Start_DMA>
	for(int i=size-1; i>=0; ){
		  reverse[k++] = data[i--];
	}*/


	for(int i = 0; i < 4; i++){
 8001af8:	2300      	movs	r3, #0
 8001afa:	607b      	str	r3, [r7, #4]
 8001afc:	e00a      	b.n	8001b14 <main+0x80>
		  printf("Display = %d \n", Display[i]);
 8001afe:	4a37      	ldr	r2, [pc, #220]	; (8001bdc <main+0x148>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b06:	4619      	mov	r1, r3
 8001b08:	4835      	ldr	r0, [pc, #212]	; (8001be0 <main+0x14c>)
 8001b0a:	f005 f9b9 	bl	8006e80 <iprintf>
	for(int i = 0; i < 4; i++){
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3301      	adds	r3, #1
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	ddf1      	ble.n	8001afe <main+0x6a>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  memset(Display, 0x00, 8);
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	482f      	ldr	r0, [pc, #188]	; (8001bdc <main+0x148>)
 8001b20:	f005 f9a6 	bl	8006e70 <memset>
	  configure(data, D);
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <main+0x150>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	482f      	ldr	r0, [pc, #188]	; (8001be8 <main+0x154>)
 8001b2c:	f7ff f9d8 	bl	8000ee0 <configure>
	  DisplayUpdate(Display, data);
 8001b30:	492d      	ldr	r1, [pc, #180]	; (8001be8 <main+0x154>)
 8001b32:	482a      	ldr	r0, [pc, #168]	; (8001bdc <main+0x148>)
 8001b34:	f7ff fa1a 	bl	8000f6c <DisplayUpdate>
	  HAL_LCD_Clear(&hlcd);
 8001b38:	482c      	ldr	r0, [pc, #176]	; (8001bec <main+0x158>)
 8001b3a:	f002 fd64 	bl	8004606 <HAL_LCD_Clear>
	  HAL_LCD_Write(&hlcd, LCD_RAM_REGISTER0, 0xffff, Display[0]);
 8001b3e:	4b27      	ldr	r3, [pc, #156]	; (8001bdc <main+0x148>)
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b46:	2100      	movs	r1, #0
 8001b48:	4828      	ldr	r0, [pc, #160]	; (8001bec <main+0x158>)
 8001b4a:	f002 fd01 	bl	8004550 <HAL_LCD_Write>
	  HAL_LCD_Write(&hlcd, LCD_RAM_REGISTER2, 0xffff, Display[1]);
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <main+0x148>)
 8001b50:	885b      	ldrh	r3, [r3, #2]
 8001b52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b56:	2102      	movs	r1, #2
 8001b58:	4824      	ldr	r0, [pc, #144]	; (8001bec <main+0x158>)
 8001b5a:	f002 fcf9 	bl	8004550 <HAL_LCD_Write>
	  HAL_LCD_Write(&hlcd, LCD_RAM_REGISTER4, 0xffff, Display[2]);
 8001b5e:	4b1f      	ldr	r3, [pc, #124]	; (8001bdc <main+0x148>)
 8001b60:	889b      	ldrh	r3, [r3, #4]
 8001b62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b66:	2104      	movs	r1, #4
 8001b68:	4820      	ldr	r0, [pc, #128]	; (8001bec <main+0x158>)
 8001b6a:	f002 fcf1 	bl	8004550 <HAL_LCD_Write>
	  HAL_LCD_Write(&hlcd, LCD_RAM_REGISTER6, 0xffff, Display[3]);
 8001b6e:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <main+0x148>)
 8001b70:	88db      	ldrh	r3, [r3, #6]
 8001b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b76:	2106      	movs	r1, #6
 8001b78:	481c      	ldr	r0, [pc, #112]	; (8001bec <main+0x158>)
 8001b7a:	f002 fce9 	bl	8004550 <HAL_LCD_Write>
	  HAL_LCD_UpdateDisplayRequest(&hlcd);
 8001b7e:	481b      	ldr	r0, [pc, #108]	; (8001bec <main+0x158>)
 8001b80:	f002 fd97 	bl	80046b2 <HAL_LCD_UpdateDisplayRequest>
	  D++;
 8001b84:	4b17      	ldr	r3, [pc, #92]	; (8001be4 <main+0x150>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	4a16      	ldr	r2, [pc, #88]	; (8001be4 <main+0x150>)
 8001b8c:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1000);
 8001b8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b92:	f000 fea7 	bl	80028e4 <HAL_Delay>
	  HAL_LCD_UpdateDisplayRequest(&hlcd);
	  HAL_Delay(500);
	  HAL_LCD_Clear(&hlcd);
	  HAL_LCD_UpdateDisplayRequest(&hlcd);
	  HAL_Delay(500);*/
	  if(dataRdyFlag)
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <main+0x15c>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0bd      	beq.n	8001b1a <main+0x86>
	  {
		  dataRdyFlag = 0;
 8001b9e:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <main+0x15c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
		  sensor_signalProcessing();
 8001ba4:	f7ff fd78 	bl	8001698 <sensor_signalProcessing>
		  printf("%i\n\r", (int)phaseDeg);
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <main+0x160>)
 8001baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f7fe ffc9 	bl	8000b48 <__aeabi_d2iz>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4619      	mov	r1, r3
 8001bba:	480f      	ldr	r0, [pc, #60]	; (8001bf8 <main+0x164>)
 8001bbc:	f005 f960 	bl	8006e80 <iprintf>
  {
 8001bc0:	e7ab      	b.n	8001b1a <main+0x86>
 8001bc2:	bf00      	nop
 8001bc4:	200000f8 	.word	0x200000f8
 8001bc8:	48000814 	.word	0x48000814
 8001bcc:	20000c98 	.word	0x20000c98
 8001bd0:	20000d38 	.word	0x20000d38
 8001bd4:	200004f8 	.word	0x200004f8
 8001bd8:	20000bb0 	.word	0x20000bb0
 8001bdc:	200000f0 	.word	0x200000f0
 8001be0:	0800a4a0 	.word	0x0800a4a0
 8001be4:	200000ec 	.word	0x200000ec
 8001be8:	20000d28 	.word	0x20000d28
 8001bec:	20000d84 	.word	0x20000d84
 8001bf0:	20000ba0 	.word	0x20000ba0
 8001bf4:	20000b98 	.word	0x20000b98
 8001bf8:	0800a4b0 	.word	0x0800a4b0

08001bfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b096      	sub	sp, #88	; 0x58
 8001c00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	2244      	movs	r2, #68	; 0x44
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f005 f930 	bl	8006e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c10:	463b      	mov	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001c1e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c22:	f002 fdaf 	bl	8004784 <HAL_PWREx_ControlVoltageScaling>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001c2c:	f000 fa96 	bl	800215c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001c30:	230a      	movs	r3, #10
 8001c32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c38:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c3a:	2310      	movs	r3, #16
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c42:	2302      	movs	r3, #2
 8001c44:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c46:	2302      	movs	r3, #2
 8001c48:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001c4e:	2308      	movs	r3, #8
 8001c50:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c52:	2307      	movs	r3, #7
 8001c54:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c56:	2302      	movs	r3, #2
 8001c58:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4618      	mov	r0, r3
 8001c64:	f002 fde4 	bl	8004830 <HAL_RCC_OscConfig>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001c6e:	f000 fa75 	bl	800215c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c72:	230f      	movs	r3, #15
 8001c74:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c76:	2303      	movs	r3, #3
 8001c78:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c86:	463b      	mov	r3, r7
 8001c88:	2103      	movs	r1, #3
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f003 f9f0 	bl	8005070 <HAL_RCC_ClockConfig>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001c96:	f000 fa61 	bl	800215c <Error_Handler>
  }
}
 8001c9a:	bf00      	nop
 8001c9c:	3758      	adds	r7, #88	; 0x58
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001caa:	463b      	mov	r3, r7
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
 8001cb8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001cba:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cbc:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <MX_ADC1_Init+0xc4>)
 8001cbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001cc0:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cc6:	4b27      	ldr	r3, [pc, #156]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ccc:	4b25      	ldr	r3, [pc, #148]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cd2:	4b24      	ldr	r3, [pc, #144]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cd8:	4b22      	ldr	r3, [pc, #136]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cda:	2204      	movs	r2, #4
 8001cdc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001cde:	4b21      	ldr	r3, [pc, #132]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001cea:	4b1e      	ldr	r3, [pc, #120]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cf0:	4b1c      	ldr	r3, [pc, #112]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001cfa:	f44f 62b0 	mov.w	r2, #1408	; 0x580
 8001cfe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001d00:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001d10:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d1e:	4811      	ldr	r0, [pc, #68]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d20:	f000 ffcc 	bl	8002cbc <HAL_ADC_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001d2a:	f000 fa17 	bl	800215c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <MX_ADC1_Init+0xc8>)
 8001d30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d32:	2306      	movs	r3, #6
 8001d34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d3a:	237f      	movs	r3, #127	; 0x7f
 8001d3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d3e:	2304      	movs	r3, #4
 8001d40:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4806      	ldr	r0, [pc, #24]	; (8001d64 <MX_ADC1_Init+0xc0>)
 8001d4c:	f001 f98c 	bl	8003068 <HAL_ADC_ConfigChannel>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001d56:	f000 fa01 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000bb0 	.word	0x20000bb0
 8001d68:	50040000 	.word	0x50040000
 8001d6c:	21800100 	.word	0x21800100

08001d70 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001d74:	4b1f      	ldr	r3, [pc, #124]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d76:	4a20      	ldr	r2, [pc, #128]	; (8001df8 <MX_LCD_Init+0x88>)
 8001d78:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001d7a:	4b1e      	ldr	r3, [pc, #120]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_31;
 8001d80:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d82:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d86:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001d88:	4b1a      	ldr	r3, [pc, #104]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_3;
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d90:	2240      	movs	r2, #64	; 0x40
 8001d92:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001d94:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_3;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <MX_LCD_Init+0x84>)
 8001d9c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001da0:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_3;
 8001da2:	4b14      	ldr	r3, [pc, #80]	; (8001df4 <MX_LCD_Init+0x84>)
 8001da4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001da8:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_1;
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dac:	2210      	movs	r2, #16
 8001dae:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_ENABLE;
 8001db0:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <MX_LCD_Init+0x84>)
 8001db2:	2280      	movs	r2, #128	; 0x80
 8001db4:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <MX_LCD_Init+0x84>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001dbc:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_ENABLE;
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001dc8:	480a      	ldr	r0, [pc, #40]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dca:	f002 fb01 	bl	80043d0 <HAL_LCD_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_LCD_Init+0x68>
  {
    Error_Handler();
 8001dd4:	f000 f9c2 	bl	800215c <Error_Handler>
  }
  /** Enable the High Driver
  */
  __HAL_LCD_HIGHDRIVER_ENABLE(&hlcd);
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <MX_LCD_Init+0x84>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	4802      	ldr	r0, [pc, #8]	; (8001df4 <MX_LCD_Init+0x84>)
 8001dea:	f002 fc9b 	bl	8004724 <LCD_WaitForSynchro>
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000d84 	.word	0x20000d84
 8001df8:	40002400 	.word	0x40002400

08001dfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e02:	f107 031c 	add.w	r3, r7, #28
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e0e:	463b      	mov	r3, r7
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
 8001e1c:	615a      	str	r2, [r3, #20]
 8001e1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e20:	4b32      	ldr	r3, [pc, #200]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e26:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e28:	4b30      	ldr	r3, [pc, #192]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b2f      	ldr	r3, [pc, #188]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8001e34:	4b2d      	ldr	r3, [pc, #180]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e36:	4a2e      	ldr	r2, [pc, #184]	; (8001ef0 <MX_TIM2_Init+0xf4>)
 8001e38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3a:	4b2c      	ldr	r3, [pc, #176]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e40:	4b2a      	ldr	r3, [pc, #168]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e42:	2280      	movs	r2, #128	; 0x80
 8001e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e46:	4829      	ldr	r0, [pc, #164]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e48:	f003 fef4 	bl	8005c34 <HAL_TIM_PWM_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001e52:	f000 f983 	bl	800215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e56:	2320      	movs	r3, #32
 8001e58:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e5e:	f107 031c 	add.w	r3, r7, #28
 8001e62:	4619      	mov	r1, r3
 8001e64:	4821      	ldr	r0, [pc, #132]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e66:	f004 fb33 	bl	80064d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001e70:	f000 f974 	bl	800215c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e74:	2360      	movs	r3, #96	; 0x60
 8001e76:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e80:	2300      	movs	r3, #0
 8001e82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e84:	463b      	mov	r3, r7
 8001e86:	2200      	movs	r2, #0
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4818      	ldr	r0, [pc, #96]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001e8c:	f003 ff2a 	bl	8005ce4 <HAL_TIM_PWM_ConfigChannel>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001e96:	f000 f961 	bl	800215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e9a:	463b      	mov	r3, r7
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4812      	ldr	r0, [pc, #72]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001ea2:	f003 ff1f 	bl	8005ce4 <HAL_TIM_PWM_ConfigChannel>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001eac:	f000 f956 	bl	800215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2208      	movs	r2, #8
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480d      	ldr	r0, [pc, #52]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001eb8:	f003 ff14 	bl	8005ce4 <HAL_TIM_PWM_ConfigChannel>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001ec2:	f000 f94b 	bl	800215c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	220c      	movs	r2, #12
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4807      	ldr	r0, [pc, #28]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001ece:	f003 ff09 	bl	8005ce4 <HAL_TIM_PWM_ConfigChannel>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001ed8:	f000 f940 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001edc:	4803      	ldr	r0, [pc, #12]	; (8001eec <MX_TIM2_Init+0xf0>)
 8001ede:	f000 fad5 	bl	800248c <HAL_TIM_MspPostInit>

}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	; 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000dc0 	.word	0x20000dc0
 8001ef0:	000f4240 	.word	0x000f4240

08001ef4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001efa:	1d3b      	adds	r3, r7, #4
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f04:	4b14      	ldr	r3, [pc, #80]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f06:	4a15      	ldr	r2, [pc, #84]	; (8001f5c <MX_TIM6_Init+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1-1;
 8001f0a:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 246-1;
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f18:	22f5      	movs	r2, #245	; 0xf5
 8001f1a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f22:	480d      	ldr	r0, [pc, #52]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f24:	f003 fde2 	bl	8005aec <HAL_TIM_Base_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001f2e:	f000 f915 	bl	800215c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f32:	2320      	movs	r3, #32
 8001f34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4806      	ldr	r0, [pc, #24]	; (8001f58 <MX_TIM6_Init+0x64>)
 8001f40:	f004 fac6 	bl	80064d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001f4a:	f000 f907 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000d38 	.word	0x20000d38
 8001f5c:	40001000 	.word	0x40001000

08001f60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f64:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f66:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <MX_USART1_UART_Init+0x5c>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f6a:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f84:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f86:	220c      	movs	r2, #12
 8001f88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f96:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fa2:	4805      	ldr	r0, [pc, #20]	; (8001fb8 <MX_USART1_UART_Init+0x58>)
 8001fa4:	f004 fafa 	bl	800659c <HAL_UART_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001fae:	f000 f8d5 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000c14 	.word	0x20000c14
 8001fbc:	40013800 	.word	0x40013800

08001fc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fc6:	4b16      	ldr	r3, [pc, #88]	; (8002020 <MX_DMA_Init+0x60>)
 8001fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fca:	4a15      	ldr	r2, [pc, #84]	; (8002020 <MX_DMA_Init+0x60>)
 8001fcc:	f043 0302 	orr.w	r3, r3, #2
 8001fd0:	6493      	str	r3, [r2, #72]	; 0x48
 8001fd2:	4b13      	ldr	r3, [pc, #76]	; (8002020 <MX_DMA_Init+0x60>)
 8001fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	607b      	str	r3, [r7, #4]
 8001fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <MX_DMA_Init+0x60>)
 8001fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe2:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <MX_DMA_Init+0x60>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6493      	str	r3, [r2, #72]	; 0x48
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <MX_DMA_Init+0x60>)
 8001fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	603b      	str	r3, [r7, #0]
 8001ff4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	200b      	movs	r0, #11
 8001ffc:	f001 fde5 	bl	8003bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002000:	200b      	movs	r0, #11
 8002002:	f001 fdfe 	bl	8003c02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 0, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2100      	movs	r1, #0
 800200a:	203b      	movs	r0, #59	; 0x3b
 800200c:	f001 fddd 	bl	8003bca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002010:	203b      	movs	r0, #59	; 0x3b
 8002012:	f001 fdf6 	bl	8003c02 <HAL_NVIC_EnableIRQ>

}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000

08002024 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202a:	f107 030c 	add.w	r3, r7, #12
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
 8002038:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <MX_GPIO_Init+0xcc>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4a2c      	ldr	r2, [pc, #176]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002040:	f043 0304 	orr.w	r3, r3, #4
 8002044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002046:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002052:	4b27      	ldr	r3, [pc, #156]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	4a26      	ldr	r2, [pc, #152]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800205e:	4b24      	ldr	r3, [pc, #144]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	607b      	str	r3, [r7, #4]
 8002068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800206a:	4b21      	ldr	r3, [pc, #132]	; (80020f0 <MX_GPIO_Init+0xcc>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206e:	4a20      	ldr	r2, [pc, #128]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002070:	f043 0302 	orr.w	r3, r3, #2
 8002074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002076:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <MX_GPIO_Init+0xcc>)
 8002078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	603b      	str	r3, [r7, #0]
 8002080:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PWM0_Pin|PWM45_Pin|PWM90_Pin|PWM135_Pin
 8002082:	2200      	movs	r2, #0
 8002084:	f641 71df 	movw	r1, #8159	; 0x1fdf
 8002088:	481a      	ldr	r0, [pc, #104]	; (80020f4 <MX_GPIO_Init+0xd0>)
 800208a:	f002 f989 	bl	80043a0 <HAL_GPIO_WritePin>
                          |BIAS_Pin|ADC_TRIG_OUT_Pin|PERIOD_Pin|TIMEBASE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PWM0_Pin PWM45_Pin PWM90_Pin PWM135_Pin
                           PWM180_Pin PWM225_Pin PWM270_Pin PWM315_Pin
                           ADC_TRIG_OUT_Pin PERIOD_Pin TIMEBASE_Pin */
  GPIO_InitStruct.Pin = PWM0_Pin|PWM45_Pin|PWM90_Pin|PWM135_Pin
 800208e:	f641 53df 	movw	r3, #7647	; 0x1ddf
 8002092:	60fb      	str	r3, [r7, #12]
                          |PWM180_Pin|PWM225_Pin|PWM270_Pin|PWM315_Pin
                          |ADC_TRIG_OUT_Pin|PERIOD_Pin|TIMEBASE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002094:	2301      	movs	r3, #1
 8002096:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209c:	2300      	movs	r3, #0
 800209e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020a0:	f107 030c 	add.w	r3, r7, #12
 80020a4:	4619      	mov	r1, r3
 80020a6:	4813      	ldr	r0, [pc, #76]	; (80020f4 <MX_GPIO_Init+0xd0>)
 80020a8:	f002 f800 	bl	80040ac <HAL_GPIO_Init>

  /*Configure GPIO pin : BIAS_Pin */
  GPIO_InitStruct.Pin = BIAS_Pin;
 80020ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80020b2:	2311      	movs	r3, #17
 80020b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BIAS_GPIO_Port, &GPIO_InitStruct);
 80020be:	f107 030c 	add.w	r3, r7, #12
 80020c2:	4619      	mov	r1, r3
 80020c4:	480b      	ldr	r0, [pc, #44]	; (80020f4 <MX_GPIO_Init+0xd0>)
 80020c6:	f001 fff1 	bl	80040ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80020ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80020ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020d0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80020d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020da:	f107 030c 	add.w	r3, r7, #12
 80020de:	4619      	mov	r1, r3
 80020e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020e4:	f001 ffe2 	bl	80040ac <HAL_GPIO_Init>

}
 80020e8:	bf00      	nop
 80020ea:	3720      	adds	r7, #32
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40021000 	.word	0x40021000
 80020f4:	48000800 	.word	0x48000800

080020f8 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
	memcpy(processBuff, samples, 128);
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	461a      	mov	r2, r3
 800210c:	f004 fea2 	bl	8006e54 <memcpy>
	dataRdyFlag = 1;
 8002110:	4b05      	ldr	r3, [pc, #20]	; (8002128 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8002112:	2201      	movs	r2, #1
 8002114:	701a      	strb	r2, [r3, #0]
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200005f8 	.word	0x200005f8
 8002124:	200004f8 	.word	0x200004f8
 8002128:	20000ba0 	.word	0x20000ba0

0800212c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	memcpy(processBuff, samples+64, 128);
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <HAL_ADC_ConvCpltCallback+0x24>)
 8002136:	2280      	movs	r2, #128	; 0x80
 8002138:	4619      	mov	r1, r3
 800213a:	4806      	ldr	r0, [pc, #24]	; (8002154 <HAL_ADC_ConvCpltCallback+0x28>)
 800213c:	f004 fe8a 	bl	8006e54 <memcpy>
	dataRdyFlag = 1;
 8002140:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_ADC_ConvCpltCallback+0x2c>)
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000578 	.word	0x20000578
 8002154:	200005f8 	.word	0x200005f8
 8002158:	20000ba0 	.word	0x20000ba0

0800215c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002160:	b672      	cpsid	i
}
 8002162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002164:	e7fe      	b.n	8002164 <Error_Handler+0x8>
	...

08002168 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <HAL_MspInit+0x44>)
 8002170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002172:	4a0e      	ldr	r2, [pc, #56]	; (80021ac <HAL_MspInit+0x44>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6613      	str	r3, [r2, #96]	; 0x60
 800217a:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <HAL_MspInit+0x44>)
 800217c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <HAL_MspInit+0x44>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	4a08      	ldr	r2, [pc, #32]	; (80021ac <HAL_MspInit+0x44>)
 800218c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002190:	6593      	str	r3, [r2, #88]	; 0x58
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_MspInit+0x44>)
 8002194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000

080021b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b0a2      	sub	sp, #136	; 0x88
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	2260      	movs	r2, #96	; 0x60
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f004 fe4d 	bl	8006e70 <memset>
  if(hadc->Instance==ADC1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a33      	ldr	r2, [pc, #204]	; (80022a8 <HAL_ADC_MspInit+0xf8>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d15f      	bne.n	80022a0 <HAL_ADC_MspInit+0xf0>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80021e0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021e4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80021e6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80021ea:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	4618      	mov	r0, r3
 80021f2:	f003 f943 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80021fc:	f7ff ffae 	bl	800215c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002200:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002204:	4a29      	ldr	r2, [pc, #164]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 8002206:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800220a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 800220e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002210:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002218:	4b24      	ldr	r3, [pc, #144]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 800221a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800221c:	4a23      	ldr	r2, [pc, #140]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002224:	4b21      	ldr	r3, [pc, #132]	; (80022ac <HAL_ADC_MspInit+0xfc>)
 8002226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002230:	2308      	movs	r3, #8
 8002232:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002234:	230b      	movs	r3, #11
 8002236:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002240:	4619      	mov	r1, r3
 8002242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002246:	f001 ff31 	bl	80040ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800224a:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 800224c:	4a19      	ldr	r2, [pc, #100]	; (80022b4 <HAL_ADC_MspInit+0x104>)
 800224e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002250:	4b17      	ldr	r3, [pc, #92]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002252:	2200      	movs	r2, #0
 8002254:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002256:	4b16      	ldr	r3, [pc, #88]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002258:	2200      	movs	r2, #0
 800225a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800225c:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 800225e:	2200      	movs	r2, #0
 8002260:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002262:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002264:	2280      	movs	r2, #128	; 0x80
 8002266:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002268:	4b11      	ldr	r3, [pc, #68]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 800226a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800226e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002276:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002278:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 800227a:	2220      	movs	r2, #32
 800227c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800227e:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002280:	2200      	movs	r2, #0
 8002282:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002284:	480a      	ldr	r0, [pc, #40]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002286:	f001 fcd7 	bl	8003c38 <HAL_DMA_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8002290:	f7ff ff64 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a06      	ldr	r2, [pc, #24]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 8002298:	64da      	str	r2, [r3, #76]	; 0x4c
 800229a:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <HAL_ADC_MspInit+0x100>)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80022a0:	bf00      	nop
 80022a2:	3788      	adds	r7, #136	; 0x88
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	50040000 	.word	0x50040000
 80022ac:	40021000 	.word	0x40021000
 80022b0:	20000ce0 	.word	0x20000ce0
 80022b4:	40020008 	.word	0x40020008

080022b8 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0a2      	sub	sp, #136	; 0x88
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	2260      	movs	r2, #96	; 0x60
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f004 fdc9 	bl	8006e70 <memset>
  if(hlcd->Instance==LCD)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a31      	ldr	r2, [pc, #196]	; (80023a8 <HAL_LCD_MspInit+0xf0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d15a      	bne.n	800239e <HAL_LCD_MspInit+0xe6>
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80022e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022ec:	617b      	str	r3, [r7, #20]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80022ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022f2:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f4:	f107 0314 	add.w	r3, r7, #20
 80022f8:	4618      	mov	r0, r3
 80022fa:	f003 f8bf 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <HAL_LCD_MspInit+0x50>
    {
      Error_Handler();
 8002304:	f7ff ff2a 	bl	800215c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002308:	4b28      	ldr	r3, [pc, #160]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 800230a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230c:	4a27      	ldr	r2, [pc, #156]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002312:	6593      	str	r3, [r2, #88]	; 0x58
 8002314:	4b25      	ldr	r3, [pc, #148]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 8002316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002318:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002320:	4b22      	ldr	r3, [pc, #136]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 8002322:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002324:	4a21      	ldr	r2, [pc, #132]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 8002326:	f043 0301 	orr.w	r3, r3, #1
 800232a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800232c:	4b1f      	ldr	r3, [pc, #124]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002338:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 800233a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233c:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 800233e:	f043 0302 	orr.w	r3, r3, #2
 8002342:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002344:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_LCD_MspInit+0xf4>)
 8002346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]
    PA10     ------> LCD_COM2
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002350:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8002354:	677b      	str	r3, [r7, #116]	; 0x74
                          |GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235e:	2300      	movs	r3, #0
 8002360:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002364:	230b      	movs	r3, #11
 8002366:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800236e:	4619      	mov	r1, r3
 8002370:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002374:	f001 fe9a 	bl	80040ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8002378:	f243 2337 	movw	r3, #12855	; 0x3237
 800237c:	677b      	str	r3, [r7, #116]	; 0x74
                          |GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800238c:	230b      	movs	r3, #11
 800238e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002392:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002396:	4619      	mov	r1, r3
 8002398:	4805      	ldr	r0, [pc, #20]	; (80023b0 <HAL_LCD_MspInit+0xf8>)
 800239a:	f001 fe87 	bl	80040ac <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800239e:	bf00      	nop
 80023a0:	3788      	adds	r7, #136	; 0x88
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40002400 	.word	0x40002400
 80023ac:	40021000 	.word	0x40021000
 80023b0:	48000400 	.word	0x48000400

080023b4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c4:	d10b      	bne.n	80023de <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_TIM_PWM_MspInit+0x38>)
 80023c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ca:	4a08      	ldr	r2, [pc, #32]	; (80023ec <HAL_TIM_PWM_MspInit+0x38>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6593      	str	r3, [r2, #88]	; 0x58
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_TIM_PWM_MspInit+0x38>)
 80023d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40021000 	.word	0x40021000

080023f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a1f      	ldr	r2, [pc, #124]	; (800247c <HAL_TIM_Base_MspInit+0x8c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d137      	bne.n	8002472 <HAL_TIM_Base_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002402:	4b1f      	ldr	r3, [pc, #124]	; (8002480 <HAL_TIM_Base_MspInit+0x90>)
 8002404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002406:	4a1e      	ldr	r2, [pc, #120]	; (8002480 <HAL_TIM_Base_MspInit+0x90>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	6593      	str	r3, [r2, #88]	; 0x58
 800240e:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <HAL_TIM_Base_MspInit+0x90>)
 8002410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 DMA Init */
    /* TIM6_UP Init */
    hdma_tim6_up.Instance = DMA2_Channel4;
 800241a:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800241c:	4a1a      	ldr	r2, [pc, #104]	; (8002488 <HAL_TIM_Base_MspInit+0x98>)
 800241e:	601a      	str	r2, [r3, #0]
    hdma_tim6_up.Init.Request = DMA_REQUEST_3;
 8002420:	4b18      	ldr	r3, [pc, #96]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002422:	2203      	movs	r2, #3
 8002424:	605a      	str	r2, [r3, #4]
    hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002426:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002428:	2210      	movs	r2, #16
 800242a:	609a      	str	r2, [r3, #8]
    hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800242c:	4b15      	ldr	r3, [pc, #84]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800242e:	2200      	movs	r2, #0
 8002430:	60da      	str	r2, [r3, #12]
    hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 8002432:	4b14      	ldr	r3, [pc, #80]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002434:	2280      	movs	r2, #128	; 0x80
 8002436:	611a      	str	r2, [r3, #16]
    hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002438:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800243a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800243e:	615a      	str	r2, [r3, #20]
    hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002440:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002442:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002446:	619a      	str	r2, [r3, #24]
    hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 8002448:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800244a:	2220      	movs	r2, #32
 800244c:	61da      	str	r2, [r3, #28]
    hdma_tim6_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002450:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002454:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim6_up) != HAL_OK)
 8002456:	480b      	ldr	r0, [pc, #44]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 8002458:	f001 fbee 	bl	8003c38 <HAL_DMA_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8002462:	f7ff fe7b 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a06      	ldr	r2, [pc, #24]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800246a:	621a      	str	r2, [r3, #32]
 800246c:	4a05      	ldr	r2, [pc, #20]	; (8002484 <HAL_TIM_Base_MspInit+0x94>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002472:	bf00      	nop
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40001000 	.word	0x40001000
 8002480:	40021000 	.word	0x40021000
 8002484:	20000c98 	.word	0x20000c98
 8002488:	40020444 	.word	0x40020444

0800248c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ac:	d139      	bne.n	8002522 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ae:	4b1f      	ldr	r3, [pc, #124]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b2:	4a1e      	ldr	r2, [pc, #120]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ba:	4b1c      	ldr	r3, [pc, #112]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c6:	4b19      	ldr	r3, [pc, #100]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ca:	4a18      	ldr	r2, [pc, #96]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d2:	4b16      	ldr	r3, [pc, #88]	; (800252c <HAL_TIM_MspPostInit+0xa0>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024de:	2303      	movs	r3, #3
 80024e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e2:	2302      	movs	r3, #2
 80024e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024ee:	2301      	movs	r3, #1
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f2:	f107 0314 	add.w	r3, r7, #20
 80024f6:	4619      	mov	r1, r3
 80024f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fc:	f001 fdd6 	bl	80040ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002500:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002506:	2302      	movs	r3, #2
 8002508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250e:	2300      	movs	r3, #0
 8002510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002512:	2301      	movs	r3, #1
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002516:	f107 0314 	add.w	r3, r7, #20
 800251a:	4619      	mov	r1, r3
 800251c:	4804      	ldr	r0, [pc, #16]	; (8002530 <HAL_TIM_MspPostInit+0xa4>)
 800251e:	f001 fdc5 	bl	80040ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002522:	bf00      	nop
 8002524:	3728      	adds	r7, #40	; 0x28
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	48000400 	.word	0x48000400

08002534 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b0a2      	sub	sp, #136	; 0x88
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	2260      	movs	r2, #96	; 0x60
 8002552:	2100      	movs	r1, #0
 8002554:	4618      	mov	r0, r3
 8002556:	f004 fc8b 	bl	8006e70 <memset>
  if(huart->Instance==USART1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a1f      	ldr	r2, [pc, #124]	; (80025dc <HAL_UART_MspInit+0xa8>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d137      	bne.n	80025d4 <HAL_UART_MspInit+0xa0>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002564:	2301      	movs	r3, #1
 8002566:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002568:	2300      	movs	r3, #0
 800256a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4618      	mov	r0, r3
 8002572:	f002 ff83 	bl	800547c <HAL_RCCEx_PeriphCLKConfig>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800257c:	f7ff fdee 	bl	800215c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002580:	4b17      	ldr	r3, [pc, #92]	; (80025e0 <HAL_UART_MspInit+0xac>)
 8002582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002584:	4a16      	ldr	r2, [pc, #88]	; (80025e0 <HAL_UART_MspInit+0xac>)
 8002586:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800258a:	6613      	str	r3, [r2, #96]	; 0x60
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <HAL_UART_MspInit+0xac>)
 800258e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002590:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002598:	4b11      	ldr	r3, [pc, #68]	; (80025e0 <HAL_UART_MspInit+0xac>)
 800259a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259c:	4a10      	ldr	r2, [pc, #64]	; (80025e0 <HAL_UART_MspInit+0xac>)
 800259e:	f043 0302 	orr.w	r3, r3, #2
 80025a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025a4:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <HAL_UART_MspInit+0xac>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025b0:	23c0      	movs	r3, #192	; 0xc0
 80025b2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b4:	2302      	movs	r3, #2
 80025b6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2303      	movs	r3, #3
 80025be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025c2:	2307      	movs	r3, #7
 80025c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025cc:	4619      	mov	r1, r3
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <HAL_UART_MspInit+0xb0>)
 80025d0:	f001 fd6c 	bl	80040ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80025d4:	bf00      	nop
 80025d6:	3788      	adds	r7, #136	; 0x88
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40013800 	.word	0x40013800
 80025e0:	40021000 	.word	0x40021000
 80025e4:	48000400 	.word	0x48000400

080025e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025ec:	e7fe      	b.n	80025ec <NMI_Handler+0x4>

080025ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ee:	b480      	push	{r7}
 80025f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f2:	e7fe      	b.n	80025f2 <HardFault_Handler+0x4>

080025f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f8:	e7fe      	b.n	80025f8 <MemManage_Handler+0x4>

080025fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025fa:	b480      	push	{r7}
 80025fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fe:	e7fe      	b.n	80025fe <BusFault_Handler+0x4>

08002600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002604:	e7fe      	b.n	8002604 <UsageFault_Handler+0x4>

08002606 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002606:	b480      	push	{r7}
 8002608:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002634:	f000 f936 	bl	80028a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	bd80      	pop	{r7, pc}

0800263c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002640:	4802      	ldr	r0, [pc, #8]	; (800264c <DMA1_Channel1_IRQHandler+0x10>)
 8002642:	f001 fc54 	bl	8003eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	20000ce0 	.word	0x20000ce0

08002650 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim6_up);
 8002654:	4802      	ldr	r0, [pc, #8]	; (8002660 <DMA2_Channel4_IRQHandler+0x10>)
 8002656:	f001 fc4a 	bl	8003eee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000c98 	.word	0x20000c98

08002664 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e00a      	b.n	800268c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002676:	f3af 8000 	nop.w
 800267a:	4601      	mov	r1, r0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	60ba      	str	r2, [r7, #8]
 8002682:	b2ca      	uxtb	r2, r1
 8002684:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	429a      	cmp	r2, r3
 8002692:	dbf0      	blt.n	8002676 <_read+0x12>
	}

return len;
 8002694:	687b      	ldr	r3, [r7, #4]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <_close>:
	}
	return len;
}

int _close(int file)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
	return -1;
 80026a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026c6:	605a      	str	r2, [r3, #4]
	return 0;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <_isatty>:

int _isatty(int file)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
	return 1;
 80026de:	2301      	movs	r3, #1
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
	return 0;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002710:	4a14      	ldr	r2, [pc, #80]	; (8002764 <_sbrk+0x5c>)
 8002712:	4b15      	ldr	r3, [pc, #84]	; (8002768 <_sbrk+0x60>)
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800271c:	4b13      	ldr	r3, [pc, #76]	; (800276c <_sbrk+0x64>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d102      	bne.n	800272a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002724:	4b11      	ldr	r3, [pc, #68]	; (800276c <_sbrk+0x64>)
 8002726:	4a12      	ldr	r2, [pc, #72]	; (8002770 <_sbrk+0x68>)
 8002728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <_sbrk+0x64>)
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4413      	add	r3, r2
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	429a      	cmp	r2, r3
 8002736:	d207      	bcs.n	8002748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002738:	f004 fb62 	bl	8006e00 <__errno>
 800273c:	4603      	mov	r3, r0
 800273e:	220c      	movs	r2, #12
 8002740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002742:	f04f 33ff 	mov.w	r3, #4294967295
 8002746:	e009      	b.n	800275c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002748:	4b08      	ldr	r3, [pc, #32]	; (800276c <_sbrk+0x64>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800274e:	4b07      	ldr	r3, [pc, #28]	; (800276c <_sbrk+0x64>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4413      	add	r3, r2
 8002756:	4a05      	ldr	r2, [pc, #20]	; (800276c <_sbrk+0x64>)
 8002758:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800275a:	68fb      	ldr	r3, [r7, #12]
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20010000 	.word	0x20010000
 8002768:	00000400 	.word	0x00000400
 800276c:	20000ba4 	.word	0x20000ba4
 8002770:	20000e20 	.word	0x20000e20

08002774 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002778:	4b06      	ldr	r3, [pc, #24]	; (8002794 <SystemInit+0x20>)
 800277a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277e:	4a05      	ldr	r2, [pc, #20]	; (8002794 <SystemInit+0x20>)
 8002780:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002784:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002788:	bf00      	nop
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800279c:	f7ff ffea 	bl	8002774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027a0:	480c      	ldr	r0, [pc, #48]	; (80027d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80027a2:	490d      	ldr	r1, [pc, #52]	; (80027d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <LoopForever+0xe>)
  movs r3, #0
 80027a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a8:	e002      	b.n	80027b0 <LoopCopyDataInit>

080027aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027ae:	3304      	adds	r3, #4

080027b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b4:	d3f9      	bcc.n	80027aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027b6:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027b8:	4c0a      	ldr	r4, [pc, #40]	; (80027e4 <LoopForever+0x16>)
  movs r3, #0
 80027ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027bc:	e001      	b.n	80027c2 <LoopFillZerobss>

080027be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c0:	3204      	adds	r2, #4

080027c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c4:	d3fb      	bcc.n	80027be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027c6:	f004 fb21 	bl	8006e0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ca:	f7ff f963 	bl	8001a94 <main>

080027ce <LoopForever>:

LoopForever:
    b LoopForever
 80027ce:	e7fe      	b.n	80027ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027d0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80027d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d8:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 80027dc:	0800a830 	.word	0x0800a830
  ldr r2, =_sbss
 80027e0:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 80027e4:	20000e20 	.word	0x20000e20

080027e8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027e8:	e7fe      	b.n	80027e8 <ADC1_IRQHandler>
	...

080027ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f6:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <HAL_Init+0x3c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a0b      	ldr	r2, [pc, #44]	; (8002828 <HAL_Init+0x3c>)
 80027fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002800:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002802:	2003      	movs	r0, #3
 8002804:	f001 f9d6 	bl	8003bb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002808:	2000      	movs	r0, #0
 800280a:	f000 f80f 	bl	800282c <HAL_InitTick>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	71fb      	strb	r3, [r7, #7]
 8002818:	e001      	b.n	800281e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800281a:	f7ff fca5 	bl	8002168 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800281e:	79fb      	ldrb	r3, [r7, #7]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40022000 	.word	0x40022000

0800282c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002838:	4b17      	ldr	r3, [pc, #92]	; (8002898 <HAL_InitTick+0x6c>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d023      	beq.n	8002888 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002840:	4b16      	ldr	r3, [pc, #88]	; (800289c <HAL_InitTick+0x70>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b14      	ldr	r3, [pc, #80]	; (8002898 <HAL_InitTick+0x6c>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	4619      	mov	r1, r3
 800284a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800284e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002852:	fbb2 f3f3 	udiv	r3, r2, r3
 8002856:	4618      	mov	r0, r3
 8002858:	f001 f9e1 	bl	8003c1e <HAL_SYSTICK_Config>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10f      	bne.n	8002882 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b0f      	cmp	r3, #15
 8002866:	d809      	bhi.n	800287c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002868:	2200      	movs	r2, #0
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	f04f 30ff 	mov.w	r0, #4294967295
 8002870:	f001 f9ab 	bl	8003bca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002874:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <HAL_InitTick+0x74>)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	e007      	b.n	800288c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
 8002880:	e004      	b.n	800288c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e001      	b.n	800288c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800288c:	7bfb      	ldrb	r3, [r7, #15]
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000064 	.word	0x20000064
 800289c:	2000005c 	.word	0x2000005c
 80028a0:	20000060 	.word	0x20000060

080028a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <HAL_IncTick+0x20>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_IncTick+0x24>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4413      	add	r3, r2
 80028b4:	4a04      	ldr	r2, [pc, #16]	; (80028c8 <HAL_IncTick+0x24>)
 80028b6:	6013      	str	r3, [r2, #0]
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000064 	.word	0x20000064
 80028c8:	20000e0c 	.word	0x20000e0c

080028cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return uwTick;
 80028d0:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_GetTick+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	20000e0c 	.word	0x20000e0c

080028e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ec:	f7ff ffee 	bl	80028cc <HAL_GetTick>
 80028f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fc:	d005      	beq.n	800290a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028fe:	4b0a      	ldr	r3, [pc, #40]	; (8002928 <HAL_Delay+0x44>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	461a      	mov	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4413      	add	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800290a:	bf00      	nop
 800290c:	f7ff ffde 	bl	80028cc <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	429a      	cmp	r2, r3
 800291a:	d8f7      	bhi.n	800290c <HAL_Delay+0x28>
  {
  }
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	20000064 	.word	0x20000064

0800292c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	431a      	orrs	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	609a      	str	r2, [r3, #8]
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	609a      	str	r2, [r3, #8]
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002994:	b480      	push	{r7}
 8002996:	b087      	sub	sp, #28
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3360      	adds	r3, #96	; 0x60
 80029a6:	461a      	mov	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <LL_ADC_SetOffset+0x44>)
 80029b6:	4013      	ands	r3, r2
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	4313      	orrs	r3, r2
 80029c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029cc:	bf00      	nop
 80029ce:	371c      	adds	r7, #28
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	03fff000 	.word	0x03fff000

080029dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3360      	adds	r3, #96	; 0x60
 80029ea:	461a      	mov	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3360      	adds	r3, #96	; 0x60
 8002a18:	461a      	mov	r2, r3
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	431a      	orrs	r2, r3
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a32:	bf00      	nop
 8002a34:	371c      	adds	r7, #28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	3330      	adds	r3, #48	; 0x30
 8002a74:	461a      	mov	r2, r3
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	0a1b      	lsrs	r3, r3, #8
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	f003 030c 	and.w	r3, r3, #12
 8002a80:	4413      	add	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 031f 	and.w	r3, r3, #31
 8002a8e:	211f      	movs	r1, #31
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	401a      	ands	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	0e9b      	lsrs	r3, r3, #26
 8002a9c:	f003 011f 	and.w	r1, r3, #31
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	f003 031f 	and.w	r3, r3, #31
 8002aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ab0:	bf00      	nop
 8002ab2:	371c      	adds	r7, #28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3314      	adds	r3, #20
 8002acc:	461a      	mov	r2, r3
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	0e5b      	lsrs	r3, r3, #25
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	4413      	add	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	0d1b      	lsrs	r3, r3, #20
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2107      	movs	r1, #7
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	401a      	ands	r2, r3
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	0d1b      	lsrs	r3, r3, #20
 8002af6:	f003 031f 	and.w	r3, r3, #31
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	fa01 f303 	lsl.w	r3, r1, r3
 8002b00:	431a      	orrs	r2, r3
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b06:	bf00      	nop
 8002b08:	371c      	adds	r7, #28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	401a      	ands	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f003 0318 	and.w	r3, r3, #24
 8002b36:	4908      	ldr	r1, [pc, #32]	; (8002b58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002b38:	40d9      	lsrs	r1, r3
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	400b      	ands	r3, r1
 8002b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b42:	431a      	orrs	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b4a:	bf00      	nop
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	0007ffff 	.word	0x0007ffff

08002b5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6093      	str	r3, [r2, #8]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b94:	d101      	bne.n	8002b9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002bb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002be4:	d101      	bne.n	8002bea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c0c:	f043 0201 	orr.w	r2, r3, #1
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <LL_ADC_IsEnabled+0x18>
 8002c34:	2301      	movs	r3, #1
 8002c36:	e000      	b.n	8002c3a <LL_ADC_IsEnabled+0x1a>
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c5a:	f043 0204 	orr.w	r2, r3, #4
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d101      	bne.n	8002c86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d101      	bne.n	8002cac <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e12c      	b.n	8002f30 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d109      	bne.n	8002cf8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7ff fa63 	bl	80021b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff3f 	bl	8002b80 <LL_ADC_IsDeepPowerDownEnabled>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d004      	beq.n	8002d12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff25 	bl	8002b5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ff5a 	bl	8002bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d115      	bne.n	8002d4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff3e 	bl	8002ba8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d2c:	4b82      	ldr	r3, [pc, #520]	; (8002f38 <HAL_ADC_Init+0x27c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	099b      	lsrs	r3, r3, #6
 8002d32:	4a82      	ldr	r2, [pc, #520]	; (8002f3c <HAL_ADC_Init+0x280>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	099b      	lsrs	r3, r3, #6
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d40:	e002      	b.n	8002d48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	3b01      	subs	r3, #1
 8002d46:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f9      	bne.n	8002d42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ff3c 	bl	8002bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10d      	bne.n	8002d7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d62:	f043 0210 	orr.w	r2, r3, #16
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff ff75 	bl	8002c6e <LL_ADC_REG_IsConversionOngoing>
 8002d84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d8a:	f003 0310 	and.w	r3, r3, #16
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f040 80c5 	bne.w	8002f1e <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 80c1 	bne.w	8002f1e <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002da4:	f043 0202 	orr.w	r2, r3, #2
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff35 	bl	8002c20 <LL_ADC_IsEnabled>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10b      	bne.n	8002dd4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002dbc:	4860      	ldr	r0, [pc, #384]	; (8002f40 <HAL_ADC_Init+0x284>)
 8002dbe:	f7ff ff2f 	bl	8002c20 <LL_ADC_IsEnabled>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d105      	bne.n	8002dd4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4619      	mov	r1, r3
 8002dce:	485d      	ldr	r0, [pc, #372]	; (8002f44 <HAL_ADC_Init+0x288>)
 8002dd0:	f7ff fdac 	bl	800292c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	7e5b      	ldrb	r3, [r3, #25]
 8002dd8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dde:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002de4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002dea:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002df2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d106      	bne.n	8002e10 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	3b01      	subs	r3, #1
 8002e08:	045b      	lsls	r3, r3, #17
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d009      	beq.n	8002e2c <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e24:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	4b45      	ldr	r3, [pc, #276]	; (8002f48 <HAL_ADC_Init+0x28c>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	69b9      	ldr	r1, [r7, #24]
 8002e3c:	430b      	orrs	r3, r1
 8002e3e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff12 	bl	8002c6e <LL_ADC_REG_IsConversionOngoing>
 8002e4a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ff1f 	bl	8002c94 <LL_ADC_INJ_IsConversionOngoing>
 8002e56:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d13d      	bne.n	8002eda <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d13a      	bne.n	8002eda <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e68:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e70:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e80:	f023 0302 	bic.w	r3, r3, #2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	69b9      	ldr	r1, [r7, #24]
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d118      	bne.n	8002eca <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002ea2:	f023 0304 	bic.w	r3, r3, #4
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002eae:	4311      	orrs	r1, r2
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002eb4:	4311      	orrs	r1, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	611a      	str	r2, [r3, #16]
 8002ec8:	e007      	b.n	8002eda <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	691a      	ldr	r2, [r3, #16]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0201 	bic.w	r2, r2, #1
 8002ed8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d10c      	bne.n	8002efc <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee8:	f023 010f 	bic.w	r1, r3, #15
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	1e5a      	subs	r2, r3, #1
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	631a      	str	r2, [r3, #48]	; 0x30
 8002efa:	e007      	b.n	8002f0c <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 020f 	bic.w	r2, r2, #15
 8002f0a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f10:	f023 0303 	bic.w	r3, r3, #3
 8002f14:	f043 0201 	orr.w	r2, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	655a      	str	r2, [r3, #84]	; 0x54
 8002f1c:	e007      	b.n	8002f2e <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f22:	f043 0210 	orr.w	r2, r3, #16
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3720      	adds	r7, #32
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	2000005c 	.word	0x2000005c
 8002f3c:	053e2d63 	.word	0x053e2d63
 8002f40:	50040000 	.word	0x50040000
 8002f44:	50040300 	.word	0x50040300
 8002f48:	fff0c007 	.word	0xfff0c007

08002f4c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fe86 	bl	8002c6e <LL_ADC_REG_IsConversionOngoing>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d167      	bne.n	8003038 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_ADC_Start_DMA+0x2a>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e063      	b.n	800303e <HAL_ADC_Start_DMA+0xf2>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 fc52 	bl	8003828 <ADC_Enable>
 8002f84:	4603      	mov	r3, r0
 8002f86:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f88:	7dfb      	ldrb	r3, [r7, #23]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d14f      	bne.n	800302e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d006      	beq.n	8002fbc <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb2:	f023 0206 	bic.w	r2, r3, #6
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	659a      	str	r2, [r3, #88]	; 0x58
 8002fba:	e002      	b.n	8002fc2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fc6:	4a20      	ldr	r2, [pc, #128]	; (8003048 <HAL_ADC_Start_DMA+0xfc>)
 8002fc8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fce:	4a1f      	ldr	r2, [pc, #124]	; (800304c <HAL_ADC_Start_DMA+0x100>)
 8002fd0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd6:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <HAL_ADC_Start_DMA+0x104>)
 8002fd8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	221c      	movs	r2, #28
 8002fe0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0210 	orr.w	r2, r2, #16
 8002ff8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 0201 	orr.w	r2, r2, #1
 8003008:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3340      	adds	r3, #64	; 0x40
 8003014:	4619      	mov	r1, r3
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f000 ff08 	bl	8003e2e <HAL_DMA_Start_IT>
 800301e:	4603      	mov	r3, r0
 8003020:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff fe0d 	bl	8002c46 <LL_ADC_REG_StartConversion>
 800302c:	e006      	b.n	800303c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003036:	e001      	b.n	800303c <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003038:	2302      	movs	r3, #2
 800303a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800303c:	7dfb      	ldrb	r3, [r7, #23]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	080038ed 	.word	0x080038ed
 800304c:	080039c5 	.word	0x080039c5
 8003050:	080039e1 	.word	0x080039e1

08003054 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b0b6      	sub	sp, #216	; 0xd8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003078:	2300      	movs	r3, #0
 800307a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_ADC_ConfigChannel+0x22>
 8003086:	2302      	movs	r3, #2
 8003088:	e3b9      	b.n	80037fe <HAL_ADC_ConfigChannel+0x796>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fde9 	bl	8002c6e <LL_ADC_REG_IsConversionOngoing>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 839e 	bne.w	80037e0 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b05      	cmp	r3, #5
 80030aa:	d824      	bhi.n	80030f6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	3b02      	subs	r3, #2
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d81b      	bhi.n	80030ee <HAL_ADC_ConfigChannel+0x86>
 80030b6:	a201      	add	r2, pc, #4	; (adr r2, 80030bc <HAL_ADC_ConfigChannel+0x54>)
 80030b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030bc:	080030cd 	.word	0x080030cd
 80030c0:	080030d5 	.word	0x080030d5
 80030c4:	080030dd 	.word	0x080030dd
 80030c8:	080030e5 	.word	0x080030e5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	220c      	movs	r2, #12
 80030d0:	605a      	str	r2, [r3, #4]
          break;
 80030d2:	e011      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2212      	movs	r2, #18
 80030d8:	605a      	str	r2, [r3, #4]
          break;
 80030da:	e00d      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2218      	movs	r2, #24
 80030e0:	605a      	str	r2, [r3, #4]
          break;
 80030e2:	e009      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030ea:	605a      	str	r2, [r3, #4]
          break;
 80030ec:	e004      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2206      	movs	r2, #6
 80030f2:	605a      	str	r2, [r3, #4]
          break;
 80030f4:	e000      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80030f6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6818      	ldr	r0, [r3, #0]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	6859      	ldr	r1, [r3, #4]
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	461a      	mov	r2, r3
 8003106:	f7ff fcad 	bl	8002a64 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fdad 	bl	8002c6e <LL_ADC_REG_IsConversionOngoing>
 8003114:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff fdb9 	bl	8002c94 <LL_ADC_INJ_IsConversionOngoing>
 8003122:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003126:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800312a:	2b00      	cmp	r3, #0
 800312c:	f040 81a6 	bne.w	800347c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003130:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003134:	2b00      	cmp	r3, #0
 8003136:	f040 81a1 	bne.w	800347c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	6819      	ldr	r1, [r3, #0]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	461a      	mov	r2, r3
 8003148:	f7ff fcb8 	bl	8002abc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	695a      	ldr	r2, [r3, #20]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	08db      	lsrs	r3, r3, #3
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	2b04      	cmp	r3, #4
 800316c:	d00a      	beq.n	8003184 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6919      	ldr	r1, [r3, #16]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800317e:	f7ff fc09 	bl	8002994 <LL_ADC_SetOffset>
 8003182:	e17b      	b.n	800347c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fc26 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003190:	4603      	mov	r3, r0
 8003192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10a      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x148>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2100      	movs	r1, #0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff fc1b 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80031a6:	4603      	mov	r3, r0
 80031a8:	0e9b      	lsrs	r3, r3, #26
 80031aa:	f003 021f 	and.w	r2, r3, #31
 80031ae:	e01e      	b.n	80031ee <HAL_ADC_ConfigChannel+0x186>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2100      	movs	r1, #0
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff fc10 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80031bc:	4603      	mov	r3, r0
 80031be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031c6:	fa93 f3a3 	rbit	r3, r3
 80031ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80031d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80031de:	2320      	movs	r3, #32
 80031e0:	e004      	b.n	80031ec <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80031e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031e6:	fab3 f383 	clz	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d105      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x19e>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	0e9b      	lsrs	r3, r3, #26
 8003200:	f003 031f 	and.w	r3, r3, #31
 8003204:	e018      	b.n	8003238 <HAL_ADC_ConfigChannel+0x1d0>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800321a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800321e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003222:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800322a:	2320      	movs	r3, #32
 800322c:	e004      	b.n	8003238 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800322e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003232:	fab3 f383 	clz	r3, r3
 8003236:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003238:	429a      	cmp	r2, r3
 800323a:	d106      	bne.n	800324a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2200      	movs	r2, #0
 8003242:	2100      	movs	r1, #0
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff fbdf 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2101      	movs	r1, #1
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff fbc3 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003256:	4603      	mov	r3, r0
 8003258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325c:	2b00      	cmp	r3, #0
 800325e:	d10a      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x20e>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2101      	movs	r1, #1
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fbb8 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	0e9b      	lsrs	r3, r3, #26
 8003270:	f003 021f 	and.w	r2, r3, #31
 8003274:	e01e      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x24c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2101      	movs	r1, #1
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff fbad 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003282:	4603      	mov	r3, r0
 8003284:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800328c:	fa93 f3a3 	rbit	r3, r3
 8003290:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003294:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003298:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800329c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d101      	bne.n	80032a8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80032a4:	2320      	movs	r3, #32
 80032a6:	e004      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80032a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032ac:	fab3 f383 	clz	r3, r3
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d105      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x264>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0e9b      	lsrs	r3, r3, #26
 80032c6:	f003 031f 	and.w	r3, r3, #31
 80032ca:	e018      	b.n	80032fe <HAL_ADC_ConfigChannel+0x296>
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032d8:	fa93 f3a3 	rbit	r3, r3
 80032dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80032e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80032e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80032f0:	2320      	movs	r3, #32
 80032f2:	e004      	b.n	80032fe <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80032f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032f8:	fab3 f383 	clz	r3, r3
 80032fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032fe:	429a      	cmp	r2, r3
 8003300:	d106      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2200      	movs	r2, #0
 8003308:	2101      	movs	r1, #1
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff fb7c 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2102      	movs	r1, #2
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff fb60 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800331c:	4603      	mov	r3, r0
 800331e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10a      	bne.n	800333c <HAL_ADC_ConfigChannel+0x2d4>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2102      	movs	r1, #2
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fb55 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	0e9b      	lsrs	r3, r3, #26
 8003336:	f003 021f 	and.w	r2, r3, #31
 800333a:	e01e      	b.n	800337a <HAL_ADC_ConfigChannel+0x312>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2102      	movs	r1, #2
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff fb4a 	bl	80029dc <LL_ADC_GetOffsetChannel>
 8003348:	4603      	mov	r3, r0
 800334a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003352:	fa93 f3a3 	rbit	r3, r3
 8003356:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800335a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800335e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003362:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800336a:	2320      	movs	r3, #32
 800336c:	e004      	b.n	8003378 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800336e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003372:	fab3 f383 	clz	r3, r3
 8003376:	b2db      	uxtb	r3, r3
 8003378:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003382:	2b00      	cmp	r3, #0
 8003384:	d105      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x32a>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	0e9b      	lsrs	r3, r3, #26
 800338c:	f003 031f 	and.w	r3, r3, #31
 8003390:	e016      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x358>
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800339e:	fa93 f3a3 	rbit	r3, r3
 80033a2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80033a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80033aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80033b2:	2320      	movs	r3, #32
 80033b4:	e004      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80033b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d106      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2200      	movs	r2, #0
 80033ca:	2102      	movs	r1, #2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff fb1b 	bl	8002a08 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2103      	movs	r1, #3
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff faff 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80033de:	4603      	mov	r3, r0
 80033e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10a      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x396>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2103      	movs	r1, #3
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff faf4 	bl	80029dc <LL_ADC_GetOffsetChannel>
 80033f4:	4603      	mov	r3, r0
 80033f6:	0e9b      	lsrs	r3, r3, #26
 80033f8:	f003 021f 	and.w	r2, r3, #31
 80033fc:	e017      	b.n	800342e <HAL_ADC_ConfigChannel+0x3c6>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2103      	movs	r1, #3
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fae9 	bl	80029dc <LL_ADC_GetOffsetChannel>
 800340a:	4603      	mov	r3, r0
 800340c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003410:	fa93 f3a3 	rbit	r3, r3
 8003414:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003416:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003418:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800341a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003420:	2320      	movs	r3, #32
 8003422:	e003      	b.n	800342c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003426:	fab3 f383 	clz	r3, r3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003436:	2b00      	cmp	r3, #0
 8003438:	d105      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x3de>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	0e9b      	lsrs	r3, r3, #26
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	e011      	b.n	800346a <HAL_ADC_ConfigChannel+0x402>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003454:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003456:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003458:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800345e:	2320      	movs	r3, #32
 8003460:	e003      	b.n	800346a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800346a:	429a      	cmp	r2, r3
 800346c:	d106      	bne.n	800347c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2200      	movs	r2, #0
 8003474:	2103      	movs	r1, #3
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fac6 	bl	8002a08 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fbcd 	bl	8002c20 <LL_ADC_IsEnabled>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	f040 813f 	bne.w	800370c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6819      	ldr	r1, [r3, #0]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	461a      	mov	r2, r3
 800349c:	f7ff fb3a 	bl	8002b14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	4a8e      	ldr	r2, [pc, #568]	; (80036e0 <HAL_ADC_ConfigChannel+0x678>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	f040 8130 	bne.w	800370c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10b      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x46c>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	0e9b      	lsrs	r3, r3, #26
 80034c2:	3301      	adds	r3, #1
 80034c4:	f003 031f 	and.w	r3, r3, #31
 80034c8:	2b09      	cmp	r3, #9
 80034ca:	bf94      	ite	ls
 80034cc:	2301      	movls	r3, #1
 80034ce:	2300      	movhi	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	e019      	b.n	8003508 <HAL_ADC_ConfigChannel+0x4a0>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80034e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034e4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80034e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80034ec:	2320      	movs	r3, #32
 80034ee:	e003      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80034f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	3301      	adds	r3, #1
 80034fa:	f003 031f 	and.w	r3, r3, #31
 80034fe:	2b09      	cmp	r3, #9
 8003500:	bf94      	ite	ls
 8003502:	2301      	movls	r3, #1
 8003504:	2300      	movhi	r3, #0
 8003506:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003508:	2b00      	cmp	r3, #0
 800350a:	d079      	beq.n	8003600 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003514:	2b00      	cmp	r3, #0
 8003516:	d107      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x4c0>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	0e9b      	lsrs	r3, r3, #26
 800351e:	3301      	adds	r3, #1
 8003520:	069b      	lsls	r3, r3, #26
 8003522:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003526:	e015      	b.n	8003554 <HAL_ADC_ConfigChannel+0x4ec>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003530:	fa93 f3a3 	rbit	r3, r3
 8003534:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003536:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003538:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800353a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003540:	2320      	movs	r3, #32
 8003542:	e003      	b.n	800354c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003546:	fab3 f383 	clz	r3, r3
 800354a:	b2db      	uxtb	r3, r3
 800354c:	3301      	adds	r3, #1
 800354e:	069b      	lsls	r3, r3, #26
 8003550:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355c:	2b00      	cmp	r3, #0
 800355e:	d109      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x50c>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	0e9b      	lsrs	r3, r3, #26
 8003566:	3301      	adds	r3, #1
 8003568:	f003 031f 	and.w	r3, r3, #31
 800356c:	2101      	movs	r1, #1
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	e017      	b.n	80035a4 <HAL_ADC_ConfigChannel+0x53c>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800357c:	fa93 f3a3 	rbit	r3, r3
 8003580:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003582:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003584:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 800358c:	2320      	movs	r3, #32
 800358e:	e003      	b.n	8003598 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8003590:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003592:	fab3 f383 	clz	r3, r3
 8003596:	b2db      	uxtb	r3, r3
 8003598:	3301      	adds	r3, #1
 800359a:	f003 031f 	and.w	r3, r3, #31
 800359e:	2101      	movs	r1, #1
 80035a0:	fa01 f303 	lsl.w	r3, r1, r3
 80035a4:	ea42 0103 	orr.w	r1, r2, r3
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10a      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x562>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	0e9b      	lsrs	r3, r3, #26
 80035ba:	3301      	adds	r3, #1
 80035bc:	f003 021f 	and.w	r2, r3, #31
 80035c0:	4613      	mov	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4413      	add	r3, r2
 80035c6:	051b      	lsls	r3, r3, #20
 80035c8:	e018      	b.n	80035fc <HAL_ADC_ConfigChannel+0x594>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035d2:	fa93 f3a3 	rbit	r3, r3
 80035d6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80035d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80035dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80035e2:	2320      	movs	r3, #32
 80035e4:	e003      	b.n	80035ee <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80035e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035e8:	fab3 f383 	clz	r3, r3
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	3301      	adds	r3, #1
 80035f0:	f003 021f 	and.w	r2, r3, #31
 80035f4:	4613      	mov	r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	4413      	add	r3, r2
 80035fa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035fc:	430b      	orrs	r3, r1
 80035fe:	e080      	b.n	8003702 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003608:	2b00      	cmp	r3, #0
 800360a:	d107      	bne.n	800361c <HAL_ADC_ConfigChannel+0x5b4>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	0e9b      	lsrs	r3, r3, #26
 8003612:	3301      	adds	r3, #1
 8003614:	069b      	lsls	r3, r3, #26
 8003616:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800361a:	e015      	b.n	8003648 <HAL_ADC_ConfigChannel+0x5e0>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003624:	fa93 f3a3 	rbit	r3, r3
 8003628:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800362e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003634:	2320      	movs	r3, #32
 8003636:	e003      	b.n	8003640 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800363a:	fab3 f383 	clz	r3, r3
 800363e:	b2db      	uxtb	r3, r3
 8003640:	3301      	adds	r3, #1
 8003642:	069b      	lsls	r3, r3, #26
 8003644:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003650:	2b00      	cmp	r3, #0
 8003652:	d109      	bne.n	8003668 <HAL_ADC_ConfigChannel+0x600>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	0e9b      	lsrs	r3, r3, #26
 800365a:	3301      	adds	r3, #1
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	2101      	movs	r1, #1
 8003662:	fa01 f303 	lsl.w	r3, r1, r3
 8003666:	e017      	b.n	8003698 <HAL_ADC_ConfigChannel+0x630>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	fa93 f3a3 	rbit	r3, r3
 8003674:	61fb      	str	r3, [r7, #28]
  return result;
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800367a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8003680:	2320      	movs	r3, #32
 8003682:	e003      	b.n	800368c <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	3301      	adds	r3, #1
 800368e:	f003 031f 	and.w	r3, r3, #31
 8003692:	2101      	movs	r1, #1
 8003694:	fa01 f303 	lsl.w	r3, r1, r3
 8003698:	ea42 0103 	orr.w	r1, r2, r3
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10d      	bne.n	80036c4 <HAL_ADC_ConfigChannel+0x65c>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	3301      	adds	r3, #1
 80036b0:	f003 021f 	and.w	r2, r3, #31
 80036b4:	4613      	mov	r3, r2
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	4413      	add	r3, r2
 80036ba:	3b1e      	subs	r3, #30
 80036bc:	051b      	lsls	r3, r3, #20
 80036be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036c2:	e01d      	b.n	8003700 <HAL_ADC_ConfigChannel+0x698>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	fa93 f3a3 	rbit	r3, r3
 80036d0:	613b      	str	r3, [r7, #16]
  return result;
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d103      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80036dc:	2320      	movs	r3, #32
 80036de:	e005      	b.n	80036ec <HAL_ADC_ConfigChannel+0x684>
 80036e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	f003 021f 	and.w	r2, r3, #31
 80036f2:	4613      	mov	r3, r2
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	4413      	add	r3, r2
 80036f8:	3b1e      	subs	r3, #30
 80036fa:	051b      	lsls	r3, r3, #20
 80036fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003700:	430b      	orrs	r3, r1
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	6892      	ldr	r2, [r2, #8]
 8003706:	4619      	mov	r1, r3
 8003708:	f7ff f9d8 	bl	8002abc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4b3d      	ldr	r3, [pc, #244]	; (8003808 <HAL_ADC_ConfigChannel+0x7a0>)
 8003712:	4013      	ands	r3, r2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d06c      	beq.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003718:	483c      	ldr	r0, [pc, #240]	; (800380c <HAL_ADC_ConfigChannel+0x7a4>)
 800371a:	f7ff f92d 	bl	8002978 <LL_ADC_GetCommonPathInternalCh>
 800371e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a3a      	ldr	r2, [pc, #232]	; (8003810 <HAL_ADC_ConfigChannel+0x7a8>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d127      	bne.n	800377c <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800372c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003730:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d121      	bne.n	800377c <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a35      	ldr	r2, [pc, #212]	; (8003814 <HAL_ADC_ConfigChannel+0x7ac>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d157      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003742:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003746:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800374a:	4619      	mov	r1, r3
 800374c:	482f      	ldr	r0, [pc, #188]	; (800380c <HAL_ADC_ConfigChannel+0x7a4>)
 800374e:	f7ff f900 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003752:	4b31      	ldr	r3, [pc, #196]	; (8003818 <HAL_ADC_ConfigChannel+0x7b0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	099b      	lsrs	r3, r3, #6
 8003758:	4a30      	ldr	r2, [pc, #192]	; (800381c <HAL_ADC_ConfigChannel+0x7b4>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	099b      	lsrs	r3, r3, #6
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	4613      	mov	r3, r2
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	4413      	add	r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800376c:	e002      	b.n	8003774 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	3b01      	subs	r3, #1
 8003772:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1f9      	bne.n	800376e <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800377a:	e03a      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a27      	ldr	r2, [pc, #156]	; (8003820 <HAL_ADC_ConfigChannel+0x7b8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d113      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x746>
 8003786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800378a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10d      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1f      	ldr	r2, [pc, #124]	; (8003814 <HAL_ADC_ConfigChannel+0x7ac>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d12a      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800379c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037a4:	4619      	mov	r1, r3
 80037a6:	4819      	ldr	r0, [pc, #100]	; (800380c <HAL_ADC_ConfigChannel+0x7a4>)
 80037a8:	f7ff f8d3 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037ac:	e021      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a1c      	ldr	r2, [pc, #112]	; (8003824 <HAL_ADC_ConfigChannel+0x7bc>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d11c      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d116      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a12      	ldr	r2, [pc, #72]	; (8003814 <HAL_ADC_ConfigChannel+0x7ac>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d111      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037d6:	4619      	mov	r1, r3
 80037d8:	480c      	ldr	r0, [pc, #48]	; (800380c <HAL_ADC_ConfigChannel+0x7a4>)
 80037da:	f7ff f8ba 	bl	8002952 <LL_ADC_SetCommonPathInternalCh>
 80037de:	e008      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e4:	f043 0220 	orr.w	r2, r3, #32
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80037fa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80037fe:	4618      	mov	r0, r3
 8003800:	37d8      	adds	r7, #216	; 0xd8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	80080000 	.word	0x80080000
 800380c:	50040300 	.word	0x50040300
 8003810:	c7520000 	.word	0xc7520000
 8003814:	50040000 	.word	0x50040000
 8003818:	2000005c 	.word	0x2000005c
 800381c:	053e2d63 	.word	0x053e2d63
 8003820:	cb840000 	.word	0xcb840000
 8003824:	80000001 	.word	0x80000001

08003828 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff f9f3 	bl	8002c20 <LL_ADC_IsEnabled>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d14d      	bne.n	80038dc <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	4b28      	ldr	r3, [pc, #160]	; (80038e8 <ADC_Enable+0xc0>)
 8003848:	4013      	ands	r3, r2
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00d      	beq.n	800386a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003852:	f043 0210 	orr.w	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e039      	b.n	80038de <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff f9c2 	bl	8002bf8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003874:	f7ff f82a 	bl	80028cc <HAL_GetTick>
 8003878:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800387a:	e028      	b.n	80038ce <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff f9cd 	bl	8002c20 <LL_ADC_IsEnabled>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d104      	bne.n	8003896 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff f9b1 	bl	8002bf8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003896:	f7ff f819 	bl	80028cc <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d914      	bls.n	80038ce <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d00d      	beq.n	80038ce <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b6:	f043 0210 	orr.w	r2, r3, #16
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	f043 0201 	orr.w	r2, r3, #1
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e007      	b.n	80038de <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d1cf      	bne.n	800387c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	8000003f 	.word	0x8000003f

080038ec <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003902:	2b00      	cmp	r3, #0
 8003904:	d14b      	bne.n	800399e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0308 	and.w	r3, r3, #8
 800391c:	2b00      	cmp	r3, #0
 800391e:	d021      	beq.n	8003964 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff f88a 	bl	8002a3e <LL_ADC_REG_IsTriggerSourceSWStart>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d032      	beq.n	8003996 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d12b      	bne.n	8003996 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003942:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d11f      	bne.n	8003996 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395a:	f043 0201 	orr.w	r2, r3, #1
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	655a      	str	r2, [r3, #84]	; 0x54
 8003962:	e018      	b.n	8003996 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d111      	bne.n	8003996 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003976:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003982:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d105      	bne.n	8003996 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398e:	f043 0201 	orr.w	r2, r3, #1
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f7fe fbc8 	bl	800212c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800399c:	e00e      	b.n	80039bc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a2:	f003 0310 	and.w	r3, r3, #16
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f7ff fb52 	bl	8003054 <HAL_ADC_ErrorCallback>
}
 80039b0:	e004      	b.n	80039bc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
}
 80039bc:	bf00      	nop
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7fe fb90 	bl	80020f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ec:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fe:	f043 0204 	orr.w	r2, r3, #4
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f7ff fb24 	bl	8003054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a0c:	bf00      	nop
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <__NVIC_SetPriorityGrouping>:
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f003 0307 	and.w	r3, r3, #7
 8003a22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a30:	4013      	ands	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a46:	4a04      	ldr	r2, [pc, #16]	; (8003a58 <__NVIC_SetPriorityGrouping+0x44>)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	60d3      	str	r3, [r2, #12]
}
 8003a4c:	bf00      	nop
 8003a4e:	3714      	adds	r7, #20
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_GetPriorityGrouping>:
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <__NVIC_GetPriorityGrouping+0x18>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	0a1b      	lsrs	r3, r3, #8
 8003a66:	f003 0307 	and.w	r3, r3, #7
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000ed00 	.word	0xe000ed00

08003a78 <__NVIC_EnableIRQ>:
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	db0b      	blt.n	8003aa2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 021f 	and.w	r2, r3, #31
 8003a90:	4907      	ldr	r1, [pc, #28]	; (8003ab0 <__NVIC_EnableIRQ+0x38>)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2001      	movs	r0, #1
 8003a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	e000e100 	.word	0xe000e100

08003ab4 <__NVIC_SetPriority>:
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	4603      	mov	r3, r0
 8003abc:	6039      	str	r1, [r7, #0]
 8003abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	db0a      	blt.n	8003ade <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	490c      	ldr	r1, [pc, #48]	; (8003b00 <__NVIC_SetPriority+0x4c>)
 8003ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad2:	0112      	lsls	r2, r2, #4
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003adc:	e00a      	b.n	8003af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	4908      	ldr	r1, [pc, #32]	; (8003b04 <__NVIC_SetPriority+0x50>)
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3b04      	subs	r3, #4
 8003aec:	0112      	lsls	r2, r2, #4
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	440b      	add	r3, r1
 8003af2:	761a      	strb	r2, [r3, #24]
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000e100 	.word	0xe000e100
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <NVIC_EncodePriority>:
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b089      	sub	sp, #36	; 0x24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f1c3 0307 	rsb	r3, r3, #7
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	bf28      	it	cs
 8003b26:	2304      	movcs	r3, #4
 8003b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	d902      	bls.n	8003b38 <NVIC_EncodePriority+0x30>
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3b03      	subs	r3, #3
 8003b36:	e000      	b.n	8003b3a <NVIC_EncodePriority+0x32>
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	43da      	mvns	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b50:	f04f 31ff 	mov.w	r1, #4294967295
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5a:	43d9      	mvns	r1, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b60:	4313      	orrs	r3, r2
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3724      	adds	r7, #36	; 0x24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
	...

08003b70 <SysTick_Config>:
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b80:	d301      	bcc.n	8003b86 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003b82:	2301      	movs	r3, #1
 8003b84:	e00f      	b.n	8003ba6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b86:	4a0a      	ldr	r2, [pc, #40]	; (8003bb0 <SysTick_Config+0x40>)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b8e:	210f      	movs	r1, #15
 8003b90:	f04f 30ff 	mov.w	r0, #4294967295
 8003b94:	f7ff ff8e 	bl	8003ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <SysTick_Config+0x40>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b9e:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <SysTick_Config+0x40>)
 8003ba0:	2207      	movs	r2, #7
 8003ba2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	e000e010 	.word	0xe000e010

08003bb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7ff ff29 	bl	8003a14 <__NVIC_SetPriorityGrouping>
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b086      	sub	sp, #24
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	60b9      	str	r1, [r7, #8]
 8003bd4:	607a      	str	r2, [r7, #4]
 8003bd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bdc:	f7ff ff3e 	bl	8003a5c <__NVIC_GetPriorityGrouping>
 8003be0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	68b9      	ldr	r1, [r7, #8]
 8003be6:	6978      	ldr	r0, [r7, #20]
 8003be8:	f7ff ff8e 	bl	8003b08 <NVIC_EncodePriority>
 8003bec:	4602      	mov	r2, r0
 8003bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff ff5d 	bl	8003ab4 <__NVIC_SetPriority>
}
 8003bfa:	bf00      	nop
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b082      	sub	sp, #8
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	4603      	mov	r3, r0
 8003c0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff ff31 	bl	8003a78 <__NVIC_EnableIRQ>
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b082      	sub	sp, #8
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff ffa2 	bl	8003b70 <SysTick_Config>
 8003c2c:	4603      	mov	r3, r0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e098      	b.n	8003d7c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	4b4d      	ldr	r3, [pc, #308]	; (8003d88 <HAL_DMA_Init+0x150>)
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d80f      	bhi.n	8003c76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	4b4b      	ldr	r3, [pc, #300]	; (8003d8c <HAL_DMA_Init+0x154>)
 8003c5e:	4413      	add	r3, r2
 8003c60:	4a4b      	ldr	r2, [pc, #300]	; (8003d90 <HAL_DMA_Init+0x158>)
 8003c62:	fba2 2303 	umull	r2, r3, r2, r3
 8003c66:	091b      	lsrs	r3, r3, #4
 8003c68:	009a      	lsls	r2, r3, #2
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a48      	ldr	r2, [pc, #288]	; (8003d94 <HAL_DMA_Init+0x15c>)
 8003c72:	641a      	str	r2, [r3, #64]	; 0x40
 8003c74:	e00e      	b.n	8003c94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	4b46      	ldr	r3, [pc, #280]	; (8003d98 <HAL_DMA_Init+0x160>)
 8003c7e:	4413      	add	r3, r2
 8003c80:	4a43      	ldr	r2, [pc, #268]	; (8003d90 <HAL_DMA_Init+0x158>)
 8003c82:	fba2 2303 	umull	r2, r3, r2, r3
 8003c86:	091b      	lsrs	r3, r3, #4
 8003c88:	009a      	lsls	r2, r3, #2
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a42      	ldr	r2, [pc, #264]	; (8003d9c <HAL_DMA_Init+0x164>)
 8003c92:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2202      	movs	r2, #2
 8003c98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cee:	d039      	beq.n	8003d64 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf4:	4a27      	ldr	r2, [pc, #156]	; (8003d94 <HAL_DMA_Init+0x15c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d11a      	bne.n	8003d30 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003cfa:	4b29      	ldr	r3, [pc, #164]	; (8003da0 <HAL_DMA_Init+0x168>)
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d02:	f003 031c 	and.w	r3, r3, #28
 8003d06:	210f      	movs	r1, #15
 8003d08:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	4924      	ldr	r1, [pc, #144]	; (8003da0 <HAL_DMA_Init+0x168>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d14:	4b22      	ldr	r3, [pc, #136]	; (8003da0 <HAL_DMA_Init+0x168>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6859      	ldr	r1, [r3, #4]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	f003 031c 	and.w	r3, r3, #28
 8003d24:	fa01 f303 	lsl.w	r3, r1, r3
 8003d28:	491d      	ldr	r1, [pc, #116]	; (8003da0 <HAL_DMA_Init+0x168>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	600b      	str	r3, [r1, #0]
 8003d2e:	e019      	b.n	8003d64 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d30:	4b1c      	ldr	r3, [pc, #112]	; (8003da4 <HAL_DMA_Init+0x16c>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d38:	f003 031c 	and.w	r3, r3, #28
 8003d3c:	210f      	movs	r1, #15
 8003d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d42:	43db      	mvns	r3, r3
 8003d44:	4917      	ldr	r1, [pc, #92]	; (8003da4 <HAL_DMA_Init+0x16c>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d4a:	4b16      	ldr	r3, [pc, #88]	; (8003da4 <HAL_DMA_Init+0x16c>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6859      	ldr	r1, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	f003 031c 	and.w	r3, r3, #28
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	4911      	ldr	r1, [pc, #68]	; (8003da4 <HAL_DMA_Init+0x16c>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	40020407 	.word	0x40020407
 8003d8c:	bffdfff8 	.word	0xbffdfff8
 8003d90:	cccccccd 	.word	0xcccccccd
 8003d94:	40020000 	.word	0x40020000
 8003d98:	bffdfbf8 	.word	0xbffdfbf8
 8003d9c:	40020400 	.word	0x40020400
 8003da0:	400200a8 	.word	0x400200a8
 8003da4:	400204a8 	.word	0x400204a8

08003da8 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
 8003db4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003db6:	2300      	movs	r3, #0
 8003db8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_DMA_Start+0x20>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e02e      	b.n	8003e26 <HAL_DMA_Start+0x7e>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d11d      	bne.n	8003e18 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0201 	bic.w	r2, r2, #1
 8003df8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	68b9      	ldr	r1, [r7, #8]
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 f923 	bl	800404c <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f042 0201 	orr.w	r2, r2, #1
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	e005      	b.n	8003e24 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8003e20:	2302      	movs	r3, #2
 8003e22:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b086      	sub	sp, #24
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <HAL_DMA_Start_IT+0x20>
 8003e4a:	2302      	movs	r3, #2
 8003e4c:	e04b      	b.n	8003ee6 <HAL_DMA_Start_IT+0xb8>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d13a      	bne.n	8003ed8 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2202      	movs	r2, #2
 8003e66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0201 	bic.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68b9      	ldr	r1, [r7, #8]
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f8e0 	bl	800404c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d008      	beq.n	8003ea6 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 020e 	orr.w	r2, r2, #14
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	e00f      	b.n	8003ec6 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0204 	bic.w	r2, r2, #4
 8003eb4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 020a 	orr.w	r2, r2, #10
 8003ec4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f042 0201 	orr.w	r2, r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e005      	b.n	8003ee4 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ee4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3718      	adds	r7, #24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b084      	sub	sp, #16
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0a:	f003 031c 	and.w	r3, r3, #28
 8003f0e:	2204      	movs	r2, #4
 8003f10:	409a      	lsls	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	4013      	ands	r3, r2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d026      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x7a>
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d021      	beq.n	8003f68 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d107      	bne.n	8003f42 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0204 	bic.w	r2, r2, #4
 8003f40:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	f003 021c 	and.w	r2, r3, #28
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	2104      	movs	r1, #4
 8003f50:	fa01 f202 	lsl.w	r2, r1, r2
 8003f54:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d071      	beq.n	8004042 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003f66:	e06c      	b.n	8004042 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6c:	f003 031c 	and.w	r3, r3, #28
 8003f70:	2202      	movs	r2, #2
 8003f72:	409a      	lsls	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4013      	ands	r3, r2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d02e      	beq.n	8003fda <HAL_DMA_IRQHandler+0xec>
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d029      	beq.n	8003fda <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0320 	and.w	r3, r3, #32
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10b      	bne.n	8003fac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 020a 	bic.w	r2, r2, #10
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb0:	f003 021c 	and.w	r2, r3, #28
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb8:	2102      	movs	r1, #2
 8003fba:	fa01 f202 	lsl.w	r2, r1, r2
 8003fbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d038      	beq.n	8004042 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003fd8:	e033      	b.n	8004042 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fde:	f003 031c 	and.w	r3, r3, #28
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	409a      	lsls	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d02a      	beq.n	8004044 <HAL_DMA_IRQHandler+0x156>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	f003 0308 	and.w	r3, r3, #8
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d025      	beq.n	8004044 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 020e 	bic.w	r2, r2, #14
 8004006:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	f003 021c 	and.w	r2, r3, #28
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	2101      	movs	r1, #1
 8004016:	fa01 f202 	lsl.w	r2, r1, r2
 800401a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004036:	2b00      	cmp	r3, #0
 8004038:	d004      	beq.n	8004044 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004042:	bf00      	nop
 8004044:	bf00      	nop
}
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
 8004058:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405e:	f003 021c 	and.w	r2, r3, #28
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	2101      	movs	r1, #1
 8004068:	fa01 f202 	lsl.w	r2, r1, r2
 800406c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b10      	cmp	r3, #16
 800407c:	d108      	bne.n	8004090 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800408e:	e007      	b.n	80040a0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	60da      	str	r2, [r3, #12]
}
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040b6:	2300      	movs	r3, #0
 80040b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040ba:	e154      	b.n	8004366 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	2101      	movs	r1, #1
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	fa01 f303 	lsl.w	r3, r1, r3
 80040c8:	4013      	ands	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 8146 	beq.w	8004360 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f003 0303 	and.w	r3, r3, #3
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d005      	beq.n	80040ec <HAL_GPIO_Init+0x40>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d130      	bne.n	800414e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	2203      	movs	r2, #3
 80040f8:	fa02 f303 	lsl.w	r3, r2, r3
 80040fc:	43db      	mvns	r3, r3
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4013      	ands	r3, r2
 8004102:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	4313      	orrs	r3, r2
 8004114:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004122:	2201      	movs	r2, #1
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	fa02 f303 	lsl.w	r3, r2, r3
 800412a:	43db      	mvns	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4013      	ands	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	091b      	lsrs	r3, r3, #4
 8004138:	f003 0201 	and.w	r2, r3, #1
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4313      	orrs	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	693a      	ldr	r2, [r7, #16]
 800414c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b03      	cmp	r3, #3
 8004158:	d017      	beq.n	800418a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	2203      	movs	r2, #3
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	43db      	mvns	r3, r3
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	4013      	ands	r3, r2
 8004170:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d123      	bne.n	80041de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	08da      	lsrs	r2, r3, #3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	3208      	adds	r2, #8
 800419e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f003 0307 	and.w	r3, r3, #7
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	220f      	movs	r2, #15
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4013      	ands	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	691a      	ldr	r2, [r3, #16]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	08da      	lsrs	r2, r3, #3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3208      	adds	r2, #8
 80041d8:	6939      	ldr	r1, [r7, #16]
 80041da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	2203      	movs	r2, #3
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f003 0203 	and.w	r2, r3, #3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 80a0 	beq.w	8004360 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004220:	4b58      	ldr	r3, [pc, #352]	; (8004384 <HAL_GPIO_Init+0x2d8>)
 8004222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004224:	4a57      	ldr	r2, [pc, #348]	; (8004384 <HAL_GPIO_Init+0x2d8>)
 8004226:	f043 0301 	orr.w	r3, r3, #1
 800422a:	6613      	str	r3, [r2, #96]	; 0x60
 800422c:	4b55      	ldr	r3, [pc, #340]	; (8004384 <HAL_GPIO_Init+0x2d8>)
 800422e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	60bb      	str	r3, [r7, #8]
 8004236:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004238:	4a53      	ldr	r2, [pc, #332]	; (8004388 <HAL_GPIO_Init+0x2dc>)
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	089b      	lsrs	r3, r3, #2
 800423e:	3302      	adds	r3, #2
 8004240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004244:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f003 0303 	and.w	r3, r3, #3
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	220f      	movs	r2, #15
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	43db      	mvns	r3, r3
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4013      	ands	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004262:	d019      	beq.n	8004298 <HAL_GPIO_Init+0x1ec>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a49      	ldr	r2, [pc, #292]	; (800438c <HAL_GPIO_Init+0x2e0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d013      	beq.n	8004294 <HAL_GPIO_Init+0x1e8>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a48      	ldr	r2, [pc, #288]	; (8004390 <HAL_GPIO_Init+0x2e4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d00d      	beq.n	8004290 <HAL_GPIO_Init+0x1e4>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a47      	ldr	r2, [pc, #284]	; (8004394 <HAL_GPIO_Init+0x2e8>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d007      	beq.n	800428c <HAL_GPIO_Init+0x1e0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a46      	ldr	r2, [pc, #280]	; (8004398 <HAL_GPIO_Init+0x2ec>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d101      	bne.n	8004288 <HAL_GPIO_Init+0x1dc>
 8004284:	2304      	movs	r3, #4
 8004286:	e008      	b.n	800429a <HAL_GPIO_Init+0x1ee>
 8004288:	2307      	movs	r3, #7
 800428a:	e006      	b.n	800429a <HAL_GPIO_Init+0x1ee>
 800428c:	2303      	movs	r3, #3
 800428e:	e004      	b.n	800429a <HAL_GPIO_Init+0x1ee>
 8004290:	2302      	movs	r3, #2
 8004292:	e002      	b.n	800429a <HAL_GPIO_Init+0x1ee>
 8004294:	2301      	movs	r3, #1
 8004296:	e000      	b.n	800429a <HAL_GPIO_Init+0x1ee>
 8004298:	2300      	movs	r3, #0
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	f002 0203 	and.w	r2, r2, #3
 80042a0:	0092      	lsls	r2, r2, #2
 80042a2:	4093      	lsls	r3, r2
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042aa:	4937      	ldr	r1, [pc, #220]	; (8004388 <HAL_GPIO_Init+0x2dc>)
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	089b      	lsrs	r3, r3, #2
 80042b0:	3302      	adds	r3, #2
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042b8:	4b38      	ldr	r3, [pc, #224]	; (800439c <HAL_GPIO_Init+0x2f0>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	43db      	mvns	r3, r3
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	4013      	ands	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d003      	beq.n	80042dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042dc:	4a2f      	ldr	r2, [pc, #188]	; (800439c <HAL_GPIO_Init+0x2f0>)
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042e2:	4b2e      	ldr	r3, [pc, #184]	; (800439c <HAL_GPIO_Init+0x2f0>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	43db      	mvns	r3, r3
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d003      	beq.n	8004306 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004306:	4a25      	ldr	r2, [pc, #148]	; (800439c <HAL_GPIO_Init+0x2f0>)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800430c:	4b23      	ldr	r3, [pc, #140]	; (800439c <HAL_GPIO_Init+0x2f0>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	43db      	mvns	r3, r3
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4013      	ands	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004330:	4a1a      	ldr	r2, [pc, #104]	; (800439c <HAL_GPIO_Init+0x2f0>)
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004336:	4b19      	ldr	r3, [pc, #100]	; (800439c <HAL_GPIO_Init+0x2f0>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	43db      	mvns	r3, r3
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4013      	ands	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800435a:	4a10      	ldr	r2, [pc, #64]	; (800439c <HAL_GPIO_Init+0x2f0>)
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	3301      	adds	r3, #1
 8004364:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	fa22 f303 	lsr.w	r3, r2, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	f47f aea3 	bne.w	80040bc <HAL_GPIO_Init+0x10>
  }
}
 8004376:	bf00      	nop
 8004378:	bf00      	nop
 800437a:	371c      	adds	r7, #28
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	40021000 	.word	0x40021000
 8004388:	40010000 	.word	0x40010000
 800438c:	48000400 	.word	0x48000400
 8004390:	48000800 	.word	0x48000800
 8004394:	48000c00 	.word	0x48000c00
 8004398:	48001000 	.word	0x48001000
 800439c:	40010400 	.word	0x40010400

080043a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	807b      	strh	r3, [r7, #2]
 80043ac:	4613      	mov	r3, r2
 80043ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043b0:	787b      	ldrb	r3, [r7, #1]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043b6:	887a      	ldrh	r2, [r7, #2]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043bc:	e002      	b.n	80043c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043be:	887a      	ldrh	r2, [r7, #2]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e0af      	b.n	8004542 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fd ff5e 	bl	80022b8 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0201 	bic.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	e00a      	b.n	8004430 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	3304      	adds	r3, #4
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	2200      	movs	r2, #0
 8004428:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	3301      	adds	r3, #1
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2b0f      	cmp	r3, #15
 8004434:	d9f1      	bls.n	800441a <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0204 	orr.w	r2, r2, #4
 8004444:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	4b3f      	ldr	r3, [pc, #252]	; (800454c <HAL_LCD_Init+0x17c>)
 800444e:	4013      	ands	r3, r2
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6851      	ldr	r1, [r2, #4]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6892      	ldr	r2, [r2, #8]
 8004458:	4311      	orrs	r1, r2
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800445e:	4311      	orrs	r1, r2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004464:	4311      	orrs	r1, r2
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	69d2      	ldr	r2, [r2, #28]
 800446a:	4311      	orrs	r1, r2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6a12      	ldr	r2, [r2, #32]
 8004470:	4311      	orrs	r1, r2
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6992      	ldr	r2, [r2, #24]
 8004476:	4311      	orrs	r1, r2
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800447c:	4311      	orrs	r1, r2
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6812      	ldr	r2, [r2, #0]
 8004482:	430b      	orrs	r3, r1
 8004484:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f94c 	bl	8004724 <LCD_WaitForSynchro>
 800448c:	4603      	mov	r3, r0
 800448e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8004490:	7cfb      	ldrb	r3, [r7, #19]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <HAL_LCD_Init+0xca>
  {
    return status;
 8004496:	7cfb      	ldrb	r3, [r7, #19]
 8004498:	e053      	b.n	8004542 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	431a      	orrs	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	431a      	orrs	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0201 	orr.w	r2, r2, #1
 80044d0:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80044d2:	f7fe f9fb 	bl	80028cc <HAL_GetTick>
 80044d6:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80044d8:	e00c      	b.n	80044f4 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80044da:	f7fe f9f7 	bl	80028cc <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044e8:	d904      	bls.n	80044f4 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2208      	movs	r2, #8
 80044ee:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e026      	b.n	8004542 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d1eb      	bne.n	80044da <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004502:	f7fe f9e3 	bl	80028cc <HAL_GetTick>
 8004506:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004508:	e00c      	b.n	8004524 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800450a:	f7fe f9df 	bl	80028cc <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004518:	d904      	bls.n	8004524 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2210      	movs	r2, #16
 800451e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e00e      	b.n	8004542 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b10      	cmp	r3, #16
 8004530:	d1eb      	bne.n	800450a <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8004540:	7cfb      	ldrb	r3, [r7, #19]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	fc00000e 	.word	0xfc00000e

08004550 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004564:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8004566:	7dfb      	ldrb	r3, [r7, #23]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d002      	beq.n	8004572 <HAL_LCD_Write+0x22>
 800456c:	7dfb      	ldrb	r3, [r7, #23]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d144      	bne.n	80045fc <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b01      	cmp	r3, #1
 800457c:	d12a      	bne.n	80045d4 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_LCD_Write+0x3c>
 8004588:	2302      	movs	r3, #2
 800458a:	e038      	b.n	80045fe <HAL_LCD_Write+0xae>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800459c:	f7fe f996 	bl	80028cc <HAL_GetTick>
 80045a0:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80045a2:	e010      	b.n	80045c6 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80045a4:	f7fe f992 	bl	80028cc <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045b2:	d908      	bls.n	80045c6 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2202      	movs	r2, #2
 80045b8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e01b      	b.n	80045fe <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d0e7      	beq.n	80045a4 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	3304      	adds	r3, #4
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4413      	add	r3, r2
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	401a      	ands	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	431a      	orrs	r2, r3
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	3304      	adds	r3, #4
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	e000      	b.n	80045fe <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
  }
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b086      	sub	sp, #24
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004618:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800461a:	7cbb      	ldrb	r3, [r7, #18]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d002      	beq.n	8004626 <HAL_LCD_Clear+0x20>
 8004620:	7cbb      	ldrb	r3, [r7, #18]
 8004622:	2b02      	cmp	r3, #2
 8004624:	d140      	bne.n	80046a8 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800462c:	2b01      	cmp	r3, #1
 800462e:	d101      	bne.n	8004634 <HAL_LCD_Clear+0x2e>
 8004630:	2302      	movs	r3, #2
 8004632:	e03a      	b.n	80046aa <HAL_LCD_Clear+0xa4>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8004644:	f7fe f942 	bl	80028cc <HAL_GetTick>
 8004648:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800464a:	e010      	b.n	800466e <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800464c:	f7fe f93e 	bl	80028cc <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800465a:	d908      	bls.n	800466e <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e01d      	b.n	80046aa <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b04      	cmp	r3, #4
 800467a:	d0e7      	beq.n	800464c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800467c:	2300      	movs	r3, #0
 800467e:	617b      	str	r3, [r7, #20]
 8004680:	e00a      	b.n	8004698 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	3304      	adds	r3, #4
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	2200      	movs	r2, #0
 8004690:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	3301      	adds	r3, #1
 8004696:	617b      	str	r3, [r7, #20]
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	2b0f      	cmp	r3, #15
 800469c:	d9f1      	bls.n	8004682 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f807 	bl	80046b2 <HAL_LCD_UpdateDisplayRequest>
 80046a4:	4603      	mov	r3, r0
 80046a6:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b084      	sub	sp, #16
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2208      	movs	r2, #8
 80046c0:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0204 	orr.w	r2, r2, #4
 80046d0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80046d2:	f7fe f8fb 	bl	80028cc <HAL_GetTick>
 80046d6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80046d8:	e010      	b.n	80046fc <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80046da:	f7fe f8f7 	bl	80028cc <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046e8:	d908      	bls.n	80046fc <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2204      	movs	r2, #4
 80046ee:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e00f      	b.n	800471c <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b08      	cmp	r3, #8
 8004708:	d1e7      	bne.n	80046da <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 800472c:	f7fe f8ce 	bl	80028cc <HAL_GetTick>
 8004730:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8004732:	e00c      	b.n	800474e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8004734:	f7fe f8ca 	bl	80028cc <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004742:	d904      	bls.n	800474e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e007      	b.n	800475e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 0320 	and.w	r3, r3, #32
 8004758:	2b20      	cmp	r3, #32
 800475a:	d1eb      	bne.n	8004734 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800476c:	4b04      	ldr	r3, [pc, #16]	; (8004780 <HAL_PWREx_GetVoltageRange+0x18>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004774:	4618      	mov	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40007000 	.word	0x40007000

08004784 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004792:	d130      	bne.n	80047f6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004794:	4b23      	ldr	r3, [pc, #140]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800479c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047a0:	d038      	beq.n	8004814 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047a2:	4b20      	ldr	r3, [pc, #128]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047aa:	4a1e      	ldr	r2, [pc, #120]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047b0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047b2:	4b1d      	ldr	r3, [pc, #116]	; (8004828 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2232      	movs	r2, #50	; 0x32
 80047b8:	fb02 f303 	mul.w	r3, r2, r3
 80047bc:	4a1b      	ldr	r2, [pc, #108]	; (800482c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	0c9b      	lsrs	r3, r3, #18
 80047c4:	3301      	adds	r3, #1
 80047c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047c8:	e002      	b.n	80047d0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3b01      	subs	r3, #1
 80047ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047d0:	4b14      	ldr	r3, [pc, #80]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047dc:	d102      	bne.n	80047e4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1f2      	bne.n	80047ca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047e4:	4b0f      	ldr	r3, [pc, #60]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047f0:	d110      	bne.n	8004814 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e00f      	b.n	8004816 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004802:	d007      	beq.n	8004814 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004804:	4b07      	ldr	r3, [pc, #28]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800480c:	4a05      	ldr	r2, [pc, #20]	; (8004824 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800480e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004812:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40007000 	.word	0x40007000
 8004828:	2000005c 	.word	0x2000005c
 800482c:	431bde83 	.word	0x431bde83

08004830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d102      	bne.n	8004844 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	f000 bc11 	b.w	8005066 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004844:	4ba0      	ldr	r3, [pc, #640]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 030c 	and.w	r3, r3, #12
 800484c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800484e:	4b9e      	ldr	r3, [pc, #632]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f003 0303 	and.w	r3, r3, #3
 8004856:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0310 	and.w	r3, r3, #16
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 80e4 	beq.w	8004a2e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d007      	beq.n	800487c <HAL_RCC_OscConfig+0x4c>
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	2b0c      	cmp	r3, #12
 8004870:	f040 808b 	bne.w	800498a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2b01      	cmp	r3, #1
 8004878:	f040 8087 	bne.w	800498a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800487c:	4b92      	ldr	r3, [pc, #584]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d005      	beq.n	8004894 <HAL_RCC_OscConfig+0x64>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e3e8      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1a      	ldr	r2, [r3, #32]
 8004898:	4b8b      	ldr	r3, [pc, #556]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d004      	beq.n	80048ae <HAL_RCC_OscConfig+0x7e>
 80048a4:	4b88      	ldr	r3, [pc, #544]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ac:	e005      	b.n	80048ba <HAL_RCC_OscConfig+0x8a>
 80048ae:	4b86      	ldr	r3, [pc, #536]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048b4:	091b      	lsrs	r3, r3, #4
 80048b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d223      	bcs.n	8004906 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fd7a 	bl	80053bc <RCC_SetFlashLatencyFromMSIRange>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e3c9      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048d2:	4b7d      	ldr	r3, [pc, #500]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a7c      	ldr	r2, [pc, #496]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048d8:	f043 0308 	orr.w	r3, r3, #8
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	4b7a      	ldr	r3, [pc, #488]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	4977      	ldr	r1, [pc, #476]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048f0:	4b75      	ldr	r3, [pc, #468]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	021b      	lsls	r3, r3, #8
 80048fe:	4972      	ldr	r1, [pc, #456]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004900:	4313      	orrs	r3, r2
 8004902:	604b      	str	r3, [r1, #4]
 8004904:	e025      	b.n	8004952 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004906:	4b70      	ldr	r3, [pc, #448]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6f      	ldr	r2, [pc, #444]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 800490c:	f043 0308 	orr.w	r3, r3, #8
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b6d      	ldr	r3, [pc, #436]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	496a      	ldr	r1, [pc, #424]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004920:	4313      	orrs	r3, r2
 8004922:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004924:	4b68      	ldr	r3, [pc, #416]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	021b      	lsls	r3, r3, #8
 8004932:	4965      	ldr	r1, [pc, #404]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004934:	4313      	orrs	r3, r2
 8004936:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	4618      	mov	r0, r3
 8004944:	f000 fd3a 	bl	80053bc <RCC_SetFlashLatencyFromMSIRange>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e389      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004952:	f000 fc6f 	bl	8005234 <HAL_RCC_GetSysClockFreq>
 8004956:	4602      	mov	r2, r0
 8004958:	4b5b      	ldr	r3, [pc, #364]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	091b      	lsrs	r3, r3, #4
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	495a      	ldr	r1, [pc, #360]	; (8004acc <HAL_RCC_OscConfig+0x29c>)
 8004964:	5ccb      	ldrb	r3, [r1, r3]
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	fa22 f303 	lsr.w	r3, r2, r3
 800496e:	4a58      	ldr	r2, [pc, #352]	; (8004ad0 <HAL_RCC_OscConfig+0x2a0>)
 8004970:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004972:	4b58      	ldr	r3, [pc, #352]	; (8004ad4 <HAL_RCC_OscConfig+0x2a4>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f7fd ff58 	bl	800282c <HAL_InitTick>
 800497c:	4603      	mov	r3, r0
 800497e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d052      	beq.n	8004a2c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
 8004988:	e36d      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d032      	beq.n	80049f8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004992:	4b4d      	ldr	r3, [pc, #308]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a4c      	ldr	r2, [pc, #304]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004998:	f043 0301 	orr.w	r3, r3, #1
 800499c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800499e:	f7fd ff95 	bl	80028cc <HAL_GetTick>
 80049a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049a6:	f7fd ff91 	bl	80028cc <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e356      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049b8:	4b43      	ldr	r3, [pc, #268]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0f0      	beq.n	80049a6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049c4:	4b40      	ldr	r3, [pc, #256]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a3f      	ldr	r2, [pc, #252]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049ca:	f043 0308 	orr.w	r3, r3, #8
 80049ce:	6013      	str	r3, [r2, #0]
 80049d0:	4b3d      	ldr	r3, [pc, #244]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	493a      	ldr	r1, [pc, #232]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049e2:	4b39      	ldr	r3, [pc, #228]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	4935      	ldr	r1, [pc, #212]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	604b      	str	r3, [r1, #4]
 80049f6:	e01a      	b.n	8004a2e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80049f8:	4b33      	ldr	r3, [pc, #204]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a32      	ldr	r2, [pc, #200]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 80049fe:	f023 0301 	bic.w	r3, r3, #1
 8004a02:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a04:	f7fd ff62 	bl	80028cc <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a0c:	f7fd ff5e 	bl	80028cc <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e323      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a1e:	4b2a      	ldr	r3, [pc, #168]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1f0      	bne.n	8004a0c <HAL_RCC_OscConfig+0x1dc>
 8004a2a:	e000      	b.n	8004a2e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d073      	beq.n	8004b22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d005      	beq.n	8004a4c <HAL_RCC_OscConfig+0x21c>
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b0c      	cmp	r3, #12
 8004a44:	d10e      	bne.n	8004a64 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	d10b      	bne.n	8004a64 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a4c:	4b1e      	ldr	r3, [pc, #120]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d063      	beq.n	8004b20 <HAL_RCC_OscConfig+0x2f0>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d15f      	bne.n	8004b20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e300      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6c:	d106      	bne.n	8004a7c <HAL_RCC_OscConfig+0x24c>
 8004a6e:	4b16      	ldr	r3, [pc, #88]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a15      	ldr	r2, [pc, #84]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	e01d      	b.n	8004ab8 <HAL_RCC_OscConfig+0x288>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x270>
 8004a86:	4b10      	ldr	r3, [pc, #64]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a0f      	ldr	r2, [pc, #60]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a0c      	ldr	r2, [pc, #48]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a9c:	6013      	str	r3, [r2, #0]
 8004a9e:	e00b      	b.n	8004ab8 <HAL_RCC_OscConfig+0x288>
 8004aa0:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a08      	ldr	r2, [pc, #32]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4b06      	ldr	r3, [pc, #24]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a05      	ldr	r2, [pc, #20]	; (8004ac8 <HAL_RCC_OscConfig+0x298>)
 8004ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01b      	beq.n	8004af8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fd ff04 	bl	80028cc <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ac6:	e010      	b.n	8004aea <HAL_RCC_OscConfig+0x2ba>
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	0800a4b8 	.word	0x0800a4b8
 8004ad0:	2000005c 	.word	0x2000005c
 8004ad4:	20000060 	.word	0x20000060
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad8:	f7fd fef8 	bl	80028cc <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b64      	cmp	r3, #100	; 0x64
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e2bd      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aea:	4baf      	ldr	r3, [pc, #700]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0f0      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x2a8>
 8004af6:	e014      	b.n	8004b22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fd fee8 	bl	80028cc <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b00:	f7fd fee4 	bl	80028cc <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b64      	cmp	r3, #100	; 0x64
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e2a9      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b12:	4ba5      	ldr	r3, [pc, #660]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x2d0>
 8004b1e:	e000      	b.n	8004b22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d060      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d005      	beq.n	8004b40 <HAL_RCC_OscConfig+0x310>
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2b0c      	cmp	r3, #12
 8004b38:	d119      	bne.n	8004b6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d116      	bne.n	8004b6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b40:	4b99      	ldr	r3, [pc, #612]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d005      	beq.n	8004b58 <HAL_RCC_OscConfig+0x328>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e286      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b58:	4b93      	ldr	r3, [pc, #588]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	061b      	lsls	r3, r3, #24
 8004b66:	4990      	ldr	r1, [pc, #576]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b6c:	e040      	b.n	8004bf0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d023      	beq.n	8004bbe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b76:	4b8c      	ldr	r3, [pc, #560]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a8b      	ldr	r2, [pc, #556]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b82:	f7fd fea3 	bl	80028cc <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b88:	e008      	b.n	8004b9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b8a:	f7fd fe9f 	bl	80028cc <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e264      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b9c:	4b82      	ldr	r3, [pc, #520]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d0f0      	beq.n	8004b8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba8:	4b7f      	ldr	r3, [pc, #508]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	061b      	lsls	r3, r3, #24
 8004bb6:	497c      	ldr	r1, [pc, #496]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	604b      	str	r3, [r1, #4]
 8004bbc:	e018      	b.n	8004bf0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bbe:	4b7a      	ldr	r3, [pc, #488]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a79      	ldr	r2, [pc, #484]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bca:	f7fd fe7f 	bl	80028cc <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bd2:	f7fd fe7b 	bl	80028cc <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d901      	bls.n	8004be4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e240      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004be4:	4b70      	ldr	r3, [pc, #448]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1f0      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0308 	and.w	r3, r3, #8
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d03c      	beq.n	8004c76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d01c      	beq.n	8004c3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c04:	4b68      	ldr	r3, [pc, #416]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c0a:	4a67      	ldr	r2, [pc, #412]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c0c:	f043 0301 	orr.w	r3, r3, #1
 8004c10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c14:	f7fd fe5a 	bl	80028cc <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1c:	f7fd fe56 	bl	80028cc <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e21b      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c2e:	4b5e      	ldr	r3, [pc, #376]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0ef      	beq.n	8004c1c <HAL_RCC_OscConfig+0x3ec>
 8004c3c:	e01b      	b.n	8004c76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c3e:	4b5a      	ldr	r3, [pc, #360]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c44:	4a58      	ldr	r2, [pc, #352]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c46:	f023 0301 	bic.w	r3, r3, #1
 8004c4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4e:	f7fd fe3d 	bl	80028cc <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c56:	f7fd fe39 	bl	80028cc <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e1fe      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c68:	4b4f      	ldr	r3, [pc, #316]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1ef      	bne.n	8004c56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0304 	and.w	r3, r3, #4
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 80a6 	beq.w	8004dd0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c84:	2300      	movs	r3, #0
 8004c86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c88:	4b47      	ldr	r3, [pc, #284]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10d      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c94:	4b44      	ldr	r3, [pc, #272]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c98:	4a43      	ldr	r2, [pc, #268]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c9e:	6593      	str	r3, [r2, #88]	; 0x58
 8004ca0:	4b41      	ldr	r3, [pc, #260]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	60bb      	str	r3, [r7, #8]
 8004caa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cac:	2301      	movs	r3, #1
 8004cae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cb0:	4b3e      	ldr	r3, [pc, #248]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d118      	bne.n	8004cee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cbc:	4b3b      	ldr	r3, [pc, #236]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a3a      	ldr	r2, [pc, #232]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc8:	f7fd fe00 	bl	80028cc <HAL_GetTick>
 8004ccc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cce:	e008      	b.n	8004ce2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd0:	f7fd fdfc 	bl	80028cc <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e1c1      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ce2:	4b32      	ldr	r3, [pc, #200]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0f0      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d108      	bne.n	8004d08 <HAL_RCC_OscConfig+0x4d8>
 8004cf6:	4b2c      	ldr	r3, [pc, #176]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfc:	4a2a      	ldr	r2, [pc, #168]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d06:	e024      	b.n	8004d52 <HAL_RCC_OscConfig+0x522>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b05      	cmp	r3, #5
 8004d0e:	d110      	bne.n	8004d32 <HAL_RCC_OscConfig+0x502>
 8004d10:	4b25      	ldr	r3, [pc, #148]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d16:	4a24      	ldr	r2, [pc, #144]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d18:	f043 0304 	orr.w	r3, r3, #4
 8004d1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d20:	4b21      	ldr	r3, [pc, #132]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d26:	4a20      	ldr	r2, [pc, #128]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d28:	f043 0301 	orr.w	r3, r3, #1
 8004d2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d30:	e00f      	b.n	8004d52 <HAL_RCC_OscConfig+0x522>
 8004d32:	4b1d      	ldr	r3, [pc, #116]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d38:	4a1b      	ldr	r2, [pc, #108]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d42:	4b19      	ldr	r3, [pc, #100]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d48:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d4a:	f023 0304 	bic.w	r3, r3, #4
 8004d4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d016      	beq.n	8004d88 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d5a:	f7fd fdb7 	bl	80028cc <HAL_GetTick>
 8004d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d60:	e00a      	b.n	8004d78 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d62:	f7fd fdb3 	bl	80028cc <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e176      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d78:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0ed      	beq.n	8004d62 <HAL_RCC_OscConfig+0x532>
 8004d86:	e01a      	b.n	8004dbe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d88:	f7fd fda0 	bl	80028cc <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d8e:	e00f      	b.n	8004db0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d90:	f7fd fd9c 	bl	80028cc <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d906      	bls.n	8004db0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e15f      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
 8004dac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004db0:	4baa      	ldr	r3, [pc, #680]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1e8      	bne.n	8004d90 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dbe:	7ffb      	ldrb	r3, [r7, #31]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d105      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dc4:	4ba5      	ldr	r3, [pc, #660]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc8:	4aa4      	ldr	r2, [pc, #656]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004dca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0320 	and.w	r3, r3, #32
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d03c      	beq.n	8004e56 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01c      	beq.n	8004e1e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004de4:	4b9d      	ldr	r3, [pc, #628]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004de6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004dea:	4a9c      	ldr	r2, [pc, #624]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004dec:	f043 0301 	orr.w	r3, r3, #1
 8004df0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df4:	f7fd fd6a 	bl	80028cc <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dfc:	f7fd fd66 	bl	80028cc <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e12b      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e0e:	4b93      	ldr	r3, [pc, #588]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004e10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ef      	beq.n	8004dfc <HAL_RCC_OscConfig+0x5cc>
 8004e1c:	e01b      	b.n	8004e56 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e1e:	4b8f      	ldr	r3, [pc, #572]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004e20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e24:	4a8d      	ldr	r2, [pc, #564]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004e26:	f023 0301 	bic.w	r3, r3, #1
 8004e2a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2e:	f7fd fd4d 	bl	80028cc <HAL_GetTick>
 8004e32:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e34:	e008      	b.n	8004e48 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e36:	f7fd fd49 	bl	80028cc <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d901      	bls.n	8004e48 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e10e      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004e48:	4b84      	ldr	r3, [pc, #528]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004e4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1ef      	bne.n	8004e36 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f000 8102 	beq.w	8005064 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	f040 80c5 	bne.w	8004ff4 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e6a:	4b7c      	ldr	r3, [pc, #496]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	f003 0203 	and.w	r2, r3, #3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d12c      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d123      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d11b      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eaa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d113      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eba:	085b      	lsrs	r3, r3, #1
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d109      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	085b      	lsrs	r3, r3, #1
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d067      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	2b0c      	cmp	r3, #12
 8004edc:	d062      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004ede:	4b5f      	ldr	r3, [pc, #380]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e0bb      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004eee:	4b5b      	ldr	r3, [pc, #364]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a5a      	ldr	r2, [pc, #360]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004ef4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ef8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004efa:	f7fd fce7 	bl	80028cc <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fd fce3 	bl	80028cc <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e0a8      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f14:	4b51      	ldr	r3, [pc, #324]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1f0      	bne.n	8004f02 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f20:	4b4e      	ldr	r3, [pc, #312]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	4b4e      	ldr	r3, [pc, #312]	; (8005060 <HAL_RCC_OscConfig+0x830>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004f30:	3a01      	subs	r2, #1
 8004f32:	0112      	lsls	r2, r2, #4
 8004f34:	4311      	orrs	r1, r2
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f3a:	0212      	lsls	r2, r2, #8
 8004f3c:	4311      	orrs	r1, r2
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f42:	0852      	lsrs	r2, r2, #1
 8004f44:	3a01      	subs	r2, #1
 8004f46:	0552      	lsls	r2, r2, #21
 8004f48:	4311      	orrs	r1, r2
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f4e:	0852      	lsrs	r2, r2, #1
 8004f50:	3a01      	subs	r2, #1
 8004f52:	0652      	lsls	r2, r2, #25
 8004f54:	4311      	orrs	r1, r2
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f5a:	06d2      	lsls	r2, r2, #27
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	493f      	ldr	r1, [pc, #252]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f64:	4b3d      	ldr	r3, [pc, #244]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a3c      	ldr	r2, [pc, #240]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f70:	4b3a      	ldr	r3, [pc, #232]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	4a39      	ldr	r2, [pc, #228]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f7c:	f7fd fca6 	bl	80028cc <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f84:	f7fd fca2 	bl	80028cc <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e067      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f96:	4b31      	ldr	r3, [pc, #196]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fa2:	e05f      	b.n	8005064 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e05e      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fa8:	4b2c      	ldr	r3, [pc, #176]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d157      	bne.n	8005064 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004fb4:	4b29      	ldr	r3, [pc, #164]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a28      	ldr	r2, [pc, #160]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004fba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fbe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fc0:	4b26      	ldr	r3, [pc, #152]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	4a25      	ldr	r2, [pc, #148]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004fc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004fcc:	f7fd fc7e 	bl	80028cc <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd4:	f7fd fc7a 	bl	80028cc <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e03f      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fe6:	4b1d      	ldr	r3, [pc, #116]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0f0      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x7a4>
 8004ff2:	e037      	b.n	8005064 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	2b0c      	cmp	r3, #12
 8004ff8:	d02d      	beq.n	8005056 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ffa:	4b18      	ldr	r3, [pc, #96]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a17      	ldr	r2, [pc, #92]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005000:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005004:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005006:	4b15      	ldr	r3, [pc, #84]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d105      	bne.n	800501e <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005012:	4b12      	ldr	r3, [pc, #72]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	4a11      	ldr	r2, [pc, #68]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005018:	f023 0303 	bic.w	r3, r3, #3
 800501c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800501e:	4b0f      	ldr	r3, [pc, #60]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	4a0e      	ldr	r2, [pc, #56]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 8005024:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800502c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800502e:	f7fd fc4d 	bl	80028cc <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005036:	f7fd fc49 	bl	80028cc <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e00e      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005048:	4b04      	ldr	r3, [pc, #16]	; (800505c <HAL_RCC_OscConfig+0x82c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f0      	bne.n	8005036 <HAL_RCC_OscConfig+0x806>
 8005054:	e006      	b.n	8005064 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e005      	b.n	8005066 <HAL_RCC_OscConfig+0x836>
 800505a:	bf00      	nop
 800505c:	40021000 	.word	0x40021000
 8005060:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3720      	adds	r7, #32
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop

08005070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e0c8      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005084:	4b66      	ldr	r3, [pc, #408]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	429a      	cmp	r2, r3
 8005090:	d910      	bls.n	80050b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005092:	4b63      	ldr	r3, [pc, #396]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f023 0207 	bic.w	r2, r3, #7
 800509a:	4961      	ldr	r1, [pc, #388]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050a2:	4b5f      	ldr	r3, [pc, #380]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0307 	and.w	r3, r3, #7
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d001      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e0b0      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0301 	and.w	r3, r3, #1
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d04c      	beq.n	800515a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	d107      	bne.n	80050d8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050c8:	4b56      	ldr	r3, [pc, #344]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d121      	bne.n	8005118 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e09e      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d107      	bne.n	80050f0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050e0:	4b50      	ldr	r3, [pc, #320]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d115      	bne.n	8005118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e092      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d107      	bne.n	8005108 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050f8:	4b4a      	ldr	r3, [pc, #296]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d109      	bne.n	8005118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e086      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005108:	4b46      	ldr	r3, [pc, #280]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005110:	2b00      	cmp	r3, #0
 8005112:	d101      	bne.n	8005118 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e07e      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005118:	4b42      	ldr	r3, [pc, #264]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f023 0203 	bic.w	r2, r3, #3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	493f      	ldr	r1, [pc, #252]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 8005126:	4313      	orrs	r3, r2
 8005128:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800512a:	f7fd fbcf 	bl	80028cc <HAL_GetTick>
 800512e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005130:	e00a      	b.n	8005148 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005132:	f7fd fbcb 	bl	80028cc <HAL_GetTick>
 8005136:	4602      	mov	r2, r0
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005140:	4293      	cmp	r3, r2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e066      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005148:	4b36      	ldr	r3, [pc, #216]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 020c 	and.w	r2, r3, #12
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	429a      	cmp	r2, r3
 8005158:	d1eb      	bne.n	8005132 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d008      	beq.n	8005178 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005166:	4b2f      	ldr	r3, [pc, #188]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	492c      	ldr	r1, [pc, #176]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 8005174:	4313      	orrs	r3, r2
 8005176:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005178:	4b29      	ldr	r3, [pc, #164]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d210      	bcs.n	80051a8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005186:	4b26      	ldr	r3, [pc, #152]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f023 0207 	bic.w	r2, r3, #7
 800518e:	4924      	ldr	r1, [pc, #144]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005196:	4b22      	ldr	r3, [pc, #136]	; (8005220 <HAL_RCC_ClockConfig+0x1b0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0307 	and.w	r3, r3, #7
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d001      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e036      	b.n	8005216 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0304 	and.w	r3, r3, #4
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d008      	beq.n	80051c6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051b4:	4b1b      	ldr	r3, [pc, #108]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	4918      	ldr	r1, [pc, #96]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d009      	beq.n	80051e6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051d2:	4b14      	ldr	r3, [pc, #80]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	4910      	ldr	r1, [pc, #64]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051e6:	f000 f825 	bl	8005234 <HAL_RCC_GetSysClockFreq>
 80051ea:	4602      	mov	r2, r0
 80051ec:	4b0d      	ldr	r3, [pc, #52]	; (8005224 <HAL_RCC_ClockConfig+0x1b4>)
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	091b      	lsrs	r3, r3, #4
 80051f2:	f003 030f 	and.w	r3, r3, #15
 80051f6:	490c      	ldr	r1, [pc, #48]	; (8005228 <HAL_RCC_ClockConfig+0x1b8>)
 80051f8:	5ccb      	ldrb	r3, [r1, r3]
 80051fa:	f003 031f 	and.w	r3, r3, #31
 80051fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005202:	4a0a      	ldr	r2, [pc, #40]	; (800522c <HAL_RCC_ClockConfig+0x1bc>)
 8005204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005206:	4b0a      	ldr	r3, [pc, #40]	; (8005230 <HAL_RCC_ClockConfig+0x1c0>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f7fd fb0e 	bl	800282c <HAL_InitTick>
 8005210:	4603      	mov	r3, r0
 8005212:	72fb      	strb	r3, [r7, #11]

  return status;
 8005214:	7afb      	ldrb	r3, [r7, #11]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	40022000 	.word	0x40022000
 8005224:	40021000 	.word	0x40021000
 8005228:	0800a4b8 	.word	0x0800a4b8
 800522c:	2000005c 	.word	0x2000005c
 8005230:	20000060 	.word	0x20000060

08005234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005234:	b480      	push	{r7}
 8005236:	b089      	sub	sp, #36	; 0x24
 8005238:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800523a:	2300      	movs	r3, #0
 800523c:	61fb      	str	r3, [r7, #28]
 800523e:	2300      	movs	r3, #0
 8005240:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005242:	4b3e      	ldr	r3, [pc, #248]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 030c 	and.w	r3, r3, #12
 800524a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800524c:	4b3b      	ldr	r3, [pc, #236]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f003 0303 	and.w	r3, r3, #3
 8005254:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d005      	beq.n	8005268 <HAL_RCC_GetSysClockFreq+0x34>
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	2b0c      	cmp	r3, #12
 8005260:	d121      	bne.n	80052a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d11e      	bne.n	80052a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005268:	4b34      	ldr	r3, [pc, #208]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0308 	and.w	r3, r3, #8
 8005270:	2b00      	cmp	r3, #0
 8005272:	d107      	bne.n	8005284 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005274:	4b31      	ldr	r3, [pc, #196]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 8005276:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800527a:	0a1b      	lsrs	r3, r3, #8
 800527c:	f003 030f 	and.w	r3, r3, #15
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	e005      	b.n	8005290 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005284:	4b2d      	ldr	r3, [pc, #180]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	091b      	lsrs	r3, r3, #4
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005290:	4a2b      	ldr	r2, [pc, #172]	; (8005340 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005298:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10d      	bne.n	80052bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052a4:	e00a      	b.n	80052bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d102      	bne.n	80052b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80052ac:	4b25      	ldr	r3, [pc, #148]	; (8005344 <HAL_RCC_GetSysClockFreq+0x110>)
 80052ae:	61bb      	str	r3, [r7, #24]
 80052b0:	e004      	b.n	80052bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d101      	bne.n	80052bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052b8:	4b23      	ldr	r3, [pc, #140]	; (8005348 <HAL_RCC_GetSysClockFreq+0x114>)
 80052ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b0c      	cmp	r3, #12
 80052c0:	d134      	bne.n	800532c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052c2:	4b1e      	ldr	r3, [pc, #120]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f003 0303 	and.w	r3, r3, #3
 80052ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d003      	beq.n	80052da <HAL_RCC_GetSysClockFreq+0xa6>
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d003      	beq.n	80052e0 <HAL_RCC_GetSysClockFreq+0xac>
 80052d8:	e005      	b.n	80052e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80052da:	4b1a      	ldr	r3, [pc, #104]	; (8005344 <HAL_RCC_GetSysClockFreq+0x110>)
 80052dc:	617b      	str	r3, [r7, #20]
      break;
 80052de:	e005      	b.n	80052ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80052e0:	4b19      	ldr	r3, [pc, #100]	; (8005348 <HAL_RCC_GetSysClockFreq+0x114>)
 80052e2:	617b      	str	r3, [r7, #20]
      break;
 80052e4:	e002      	b.n	80052ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	617b      	str	r3, [r7, #20]
      break;
 80052ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052ec:	4b13      	ldr	r3, [pc, #76]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	091b      	lsrs	r3, r3, #4
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	3301      	adds	r3, #1
 80052f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052fa:	4b10      	ldr	r3, [pc, #64]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	0a1b      	lsrs	r3, r3, #8
 8005300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	fb02 f203 	mul.w	r2, r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005310:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005312:	4b0a      	ldr	r3, [pc, #40]	; (800533c <HAL_RCC_GetSysClockFreq+0x108>)
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	0e5b      	lsrs	r3, r3, #25
 8005318:	f003 0303 	and.w	r3, r3, #3
 800531c:	3301      	adds	r3, #1
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	fbb2 f3f3 	udiv	r3, r2, r3
 800532a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800532c:	69bb      	ldr	r3, [r7, #24]
}
 800532e:	4618      	mov	r0, r3
 8005330:	3724      	adds	r7, #36	; 0x24
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40021000 	.word	0x40021000
 8005340:	0800a4d0 	.word	0x0800a4d0
 8005344:	00f42400 	.word	0x00f42400
 8005348:	007a1200 	.word	0x007a1200

0800534c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800534c:	b480      	push	{r7}
 800534e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005350:	4b03      	ldr	r3, [pc, #12]	; (8005360 <HAL_RCC_GetHCLKFreq+0x14>)
 8005352:	681b      	ldr	r3, [r3, #0]
}
 8005354:	4618      	mov	r0, r3
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	2000005c 	.word	0x2000005c

08005364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005368:	f7ff fff0 	bl	800534c <HAL_RCC_GetHCLKFreq>
 800536c:	4602      	mov	r2, r0
 800536e:	4b06      	ldr	r3, [pc, #24]	; (8005388 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	0a1b      	lsrs	r3, r3, #8
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	4904      	ldr	r1, [pc, #16]	; (800538c <HAL_RCC_GetPCLK1Freq+0x28>)
 800537a:	5ccb      	ldrb	r3, [r1, r3]
 800537c:	f003 031f 	and.w	r3, r3, #31
 8005380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005384:	4618      	mov	r0, r3
 8005386:	bd80      	pop	{r7, pc}
 8005388:	40021000 	.word	0x40021000
 800538c:	0800a4c8 	.word	0x0800a4c8

08005390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005394:	f7ff ffda 	bl	800534c <HAL_RCC_GetHCLKFreq>
 8005398:	4602      	mov	r2, r0
 800539a:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	0adb      	lsrs	r3, r3, #11
 80053a0:	f003 0307 	and.w	r3, r3, #7
 80053a4:	4904      	ldr	r1, [pc, #16]	; (80053b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80053a6:	5ccb      	ldrb	r3, [r1, r3]
 80053a8:	f003 031f 	and.w	r3, r3, #31
 80053ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	40021000 	.word	0x40021000
 80053b8:	0800a4c8 	.word	0x0800a4c8

080053bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80053c4:	2300      	movs	r3, #0
 80053c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80053c8:	4b2a      	ldr	r3, [pc, #168]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80053d4:	f7ff f9c8 	bl	8004768 <HAL_PWREx_GetVoltageRange>
 80053d8:	6178      	str	r0, [r7, #20]
 80053da:	e014      	b.n	8005406 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80053dc:	4b25      	ldr	r3, [pc, #148]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e0:	4a24      	ldr	r2, [pc, #144]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e6:	6593      	str	r3, [r2, #88]	; 0x58
 80053e8:	4b22      	ldr	r3, [pc, #136]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80053f4:	f7ff f9b8 	bl	8004768 <HAL_PWREx_GetVoltageRange>
 80053f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053fa:	4b1e      	ldr	r3, [pc, #120]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053fe:	4a1d      	ldr	r2, [pc, #116]	; (8005474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005404:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540c:	d10b      	bne.n	8005426 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b80      	cmp	r3, #128	; 0x80
 8005412:	d919      	bls.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2ba0      	cmp	r3, #160	; 0xa0
 8005418:	d902      	bls.n	8005420 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800541a:	2302      	movs	r3, #2
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	e013      	b.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005420:	2301      	movs	r3, #1
 8005422:	613b      	str	r3, [r7, #16]
 8005424:	e010      	b.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2b80      	cmp	r3, #128	; 0x80
 800542a:	d902      	bls.n	8005432 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800542c:	2303      	movs	r3, #3
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	e00a      	b.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b80      	cmp	r3, #128	; 0x80
 8005436:	d102      	bne.n	800543e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005438:	2302      	movs	r3, #2
 800543a:	613b      	str	r3, [r7, #16]
 800543c:	e004      	b.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b70      	cmp	r3, #112	; 0x70
 8005442:	d101      	bne.n	8005448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005444:	2301      	movs	r3, #1
 8005446:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005448:	4b0b      	ldr	r3, [pc, #44]	; (8005478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f023 0207 	bic.w	r2, r3, #7
 8005450:	4909      	ldr	r1, [pc, #36]	; (8005478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005458:	4b07      	ldr	r3, [pc, #28]	; (8005478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	429a      	cmp	r2, r3
 8005464:	d001      	beq.n	800546a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e000      	b.n	800546c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3718      	adds	r7, #24
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	40021000 	.word	0x40021000
 8005478:	40022000 	.word	0x40022000

0800547c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005484:	2300      	movs	r3, #0
 8005486:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005488:	2300      	movs	r3, #0
 800548a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005494:	2b00      	cmp	r3, #0
 8005496:	d031      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80054a0:	d01a      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80054a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80054a6:	d814      	bhi.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d009      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80054ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80054b0:	d10f      	bne.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80054b2:	4b5d      	ldr	r3, [pc, #372]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	4a5c      	ldr	r2, [pc, #368]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054bc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054be:	e00c      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	3304      	adds	r3, #4
 80054c4:	2100      	movs	r1, #0
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 fa1e 	bl	8005908 <RCCEx_PLLSAI1_Config>
 80054cc:	4603      	mov	r3, r0
 80054ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054d0:	e003      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	74fb      	strb	r3, [r7, #19]
      break;
 80054d6:	e000      	b.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80054d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054da:	7cfb      	ldrb	r3, [r7, #19]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10b      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054e0:	4b51      	ldr	r3, [pc, #324]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ee:	494e      	ldr	r1, [pc, #312]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80054f6:	e001      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f8:	7cfb      	ldrb	r3, [r7, #19]
 80054fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 809e 	beq.w	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800550a:	2300      	movs	r3, #0
 800550c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800550e:	4b46      	ldr	r3, [pc, #280]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800551a:	2301      	movs	r3, #1
 800551c:	e000      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800551e:	2300      	movs	r3, #0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00d      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005524:	4b40      	ldr	r3, [pc, #256]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005528:	4a3f      	ldr	r2, [pc, #252]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800552a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800552e:	6593      	str	r3, [r2, #88]	; 0x58
 8005530:	4b3d      	ldr	r3, [pc, #244]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005538:	60bb      	str	r3, [r7, #8]
 800553a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800553c:	2301      	movs	r3, #1
 800553e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005540:	4b3a      	ldr	r3, [pc, #232]	; (800562c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a39      	ldr	r2, [pc, #228]	; (800562c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800554c:	f7fd f9be 	bl	80028cc <HAL_GetTick>
 8005550:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005552:	e009      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005554:	f7fd f9ba 	bl	80028cc <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d902      	bls.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	74fb      	strb	r3, [r7, #19]
        break;
 8005566:	e005      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005568:	4b30      	ldr	r3, [pc, #192]	; (800562c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0ef      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005574:	7cfb      	ldrb	r3, [r7, #19]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d15a      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800557a:	4b2b      	ldr	r3, [pc, #172]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800557c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005580:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005584:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d01e      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	429a      	cmp	r2, r3
 8005594:	d019      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005596:	4b24      	ldr	r3, [pc, #144]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800559c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055a2:	4b21      	ldr	r3, [pc, #132]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a8:	4a1f      	ldr	r2, [pc, #124]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055b2:	4b1d      	ldr	r3, [pc, #116]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055b8:	4a1b      	ldr	r2, [pc, #108]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055c2:	4a19      	ldr	r2, [pc, #100]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f003 0301 	and.w	r3, r3, #1
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d016      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d4:	f7fd f97a 	bl	80028cc <HAL_GetTick>
 80055d8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055da:	e00b      	b.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055dc:	f7fd f976 	bl	80028cc <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d902      	bls.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	74fb      	strb	r3, [r7, #19]
            break;
 80055f2:	e006      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055f4:	4b0c      	ldr	r3, [pc, #48]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0ec      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005602:	7cfb      	ldrb	r3, [r7, #19]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10b      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005608:	4b07      	ldr	r3, [pc, #28]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800560a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005616:	4904      	ldr	r1, [pc, #16]	; (8005628 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800561e:	e009      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005620:	7cfb      	ldrb	r3, [r7, #19]
 8005622:	74bb      	strb	r3, [r7, #18]
 8005624:	e006      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005626:	bf00      	nop
 8005628:	40021000 	.word	0x40021000
 800562c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005630:	7cfb      	ldrb	r3, [r7, #19]
 8005632:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005634:	7c7b      	ldrb	r3, [r7, #17]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d105      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800563a:	4bb2      	ldr	r3, [pc, #712]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800563c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563e:	4ab1      	ldr	r2, [pc, #708]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005644:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005652:	4bac      	ldr	r3, [pc, #688]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005658:	f023 0203 	bic.w	r2, r3, #3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	49a8      	ldr	r1, [pc, #672]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005674:	4ba3      	ldr	r3, [pc, #652]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800567a:	f023 020c 	bic.w	r2, r3, #12
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005682:	49a0      	ldr	r1, [pc, #640]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005696:	4b9b      	ldr	r3, [pc, #620]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a4:	4997      	ldr	r1, [pc, #604]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0320 	and.w	r3, r3, #32
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00a      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056b8:	4b92      	ldr	r3, [pc, #584]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c6:	498f      	ldr	r1, [pc, #572]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056da:	4b8a      	ldr	r3, [pc, #552]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e8:	4986      	ldr	r1, [pc, #536]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00a      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056fc:	4b81      	ldr	r3, [pc, #516]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005702:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	497e      	ldr	r1, [pc, #504]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800570c:	4313      	orrs	r3, r2
 800570e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00a      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800571e:	4b79      	ldr	r3, [pc, #484]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005724:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572c:	4975      	ldr	r1, [pc, #468]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00a      	beq.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005740:	4b70      	ldr	r3, [pc, #448]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574e:	496d      	ldr	r1, [pc, #436]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00a      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005762:	4b68      	ldr	r3, [pc, #416]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005768:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	4964      	ldr	r1, [pc, #400]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d028      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005784:	4b5f      	ldr	r3, [pc, #380]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800578a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005792:	495c      	ldr	r1, [pc, #368]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005794:	4313      	orrs	r3, r2
 8005796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800579e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057a2:	d106      	bne.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057a4:	4b57      	ldr	r3, [pc, #348]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	4a56      	ldr	r2, [pc, #344]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057ae:	60d3      	str	r3, [r2, #12]
 80057b0:	e011      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057ba:	d10c      	bne.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3304      	adds	r3, #4
 80057c0:	2101      	movs	r1, #1
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 f8a0 	bl	8005908 <RCCEx_PLLSAI1_Config>
 80057c8:	4603      	mov	r3, r0
 80057ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80057cc:	7cfb      	ldrb	r3, [r7, #19]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80057d2:	7cfb      	ldrb	r3, [r7, #19]
 80057d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d028      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057e2:	4b48      	ldr	r3, [pc, #288]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057f0:	4944      	ldr	r1, [pc, #272]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005800:	d106      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005802:	4b40      	ldr	r3, [pc, #256]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	4a3f      	ldr	r2, [pc, #252]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800580c:	60d3      	str	r3, [r2, #12]
 800580e:	e011      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005814:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005818:	d10c      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	3304      	adds	r3, #4
 800581e:	2101      	movs	r1, #1
 8005820:	4618      	mov	r0, r3
 8005822:	f000 f871 	bl	8005908 <RCCEx_PLLSAI1_Config>
 8005826:	4603      	mov	r3, r0
 8005828:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800582a:	7cfb      	ldrb	r3, [r7, #19]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005830:	7cfb      	ldrb	r3, [r7, #19]
 8005832:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d028      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005840:	4b30      	ldr	r3, [pc, #192]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005846:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800584e:	492d      	ldr	r1, [pc, #180]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005850:	4313      	orrs	r3, r2
 8005852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800585e:	d106      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005860:	4b28      	ldr	r3, [pc, #160]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	4a27      	ldr	r2, [pc, #156]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005866:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800586a:	60d3      	str	r3, [r2, #12]
 800586c:	e011      	b.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005872:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005876:	d10c      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3304      	adds	r3, #4
 800587c:	2101      	movs	r1, #1
 800587e:	4618      	mov	r0, r3
 8005880:	f000 f842 	bl	8005908 <RCCEx_PLLSAI1_Config>
 8005884:	4603      	mov	r3, r0
 8005886:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005888:	7cfb      	ldrb	r3, [r7, #19]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 800588e:	7cfb      	ldrb	r3, [r7, #19]
 8005890:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d01c      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800589e:	4b19      	ldr	r3, [pc, #100]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ac:	4915      	ldr	r1, [pc, #84]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058bc:	d10c      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3304      	adds	r3, #4
 80058c2:	2102      	movs	r1, #2
 80058c4:	4618      	mov	r0, r3
 80058c6:	f000 f81f 	bl	8005908 <RCCEx_PLLSAI1_Config>
 80058ca:	4603      	mov	r3, r0
 80058cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058ce:	7cfb      	ldrb	r3, [r7, #19]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d001      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 80058d4:	7cfb      	ldrb	r3, [r7, #19]
 80058d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058e4:	4b07      	ldr	r3, [pc, #28]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f2:	4904      	ldr	r1, [pc, #16]	; (8005904 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	40021000 	.word	0x40021000

08005908 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005912:	2300      	movs	r3, #0
 8005914:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005916:	4b74      	ldr	r3, [pc, #464]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d018      	beq.n	8005954 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005922:	4b71      	ldr	r3, [pc, #452]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f003 0203 	and.w	r2, r3, #3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d10d      	bne.n	800594e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
       ||
 8005936:	2b00      	cmp	r3, #0
 8005938:	d009      	beq.n	800594e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800593a:	4b6b      	ldr	r3, [pc, #428]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	091b      	lsrs	r3, r3, #4
 8005940:	f003 0307 	and.w	r3, r3, #7
 8005944:	1c5a      	adds	r2, r3, #1
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
       ||
 800594a:	429a      	cmp	r2, r3
 800594c:	d047      	beq.n	80059de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	73fb      	strb	r3, [r7, #15]
 8005952:	e044      	b.n	80059de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b03      	cmp	r3, #3
 800595a:	d018      	beq.n	800598e <RCCEx_PLLSAI1_Config+0x86>
 800595c:	2b03      	cmp	r3, #3
 800595e:	d825      	bhi.n	80059ac <RCCEx_PLLSAI1_Config+0xa4>
 8005960:	2b01      	cmp	r3, #1
 8005962:	d002      	beq.n	800596a <RCCEx_PLLSAI1_Config+0x62>
 8005964:	2b02      	cmp	r3, #2
 8005966:	d009      	beq.n	800597c <RCCEx_PLLSAI1_Config+0x74>
 8005968:	e020      	b.n	80059ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800596a:	4b5f      	ldr	r3, [pc, #380]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d11d      	bne.n	80059b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800597a:	e01a      	b.n	80059b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800597c:	4b5a      	ldr	r3, [pc, #360]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005984:	2b00      	cmp	r3, #0
 8005986:	d116      	bne.n	80059b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800598c:	e013      	b.n	80059b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800598e:	4b56      	ldr	r3, [pc, #344]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10f      	bne.n	80059ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800599a:	4b53      	ldr	r3, [pc, #332]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d109      	bne.n	80059ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059aa:	e006      	b.n	80059ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	73fb      	strb	r3, [r7, #15]
      break;
 80059b0:	e004      	b.n	80059bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059b2:	bf00      	nop
 80059b4:	e002      	b.n	80059bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059b6:	bf00      	nop
 80059b8:	e000      	b.n	80059bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80059ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80059bc:	7bfb      	ldrb	r3, [r7, #15]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10d      	bne.n	80059de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059c2:	4b49      	ldr	r3, [pc, #292]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6819      	ldr	r1, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	3b01      	subs	r3, #1
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	430b      	orrs	r3, r1
 80059d8:	4943      	ldr	r1, [pc, #268]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d17c      	bne.n	8005ade <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059e4:	4b40      	ldr	r3, [pc, #256]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a3f      	ldr	r2, [pc, #252]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80059ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f0:	f7fc ff6c 	bl	80028cc <HAL_GetTick>
 80059f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059f6:	e009      	b.n	8005a0c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059f8:	f7fc ff68 	bl	80028cc <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d902      	bls.n	8005a0c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	73fb      	strb	r3, [r7, #15]
        break;
 8005a0a:	e005      	b.n	8005a18 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a0c:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1ef      	bne.n	80059f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d15f      	bne.n	8005ade <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d110      	bne.n	8005a46 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a24:	4b30      	ldr	r3, [pc, #192]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005a2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	6892      	ldr	r2, [r2, #8]
 8005a34:	0211      	lsls	r1, r2, #8
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	68d2      	ldr	r2, [r2, #12]
 8005a3a:	06d2      	lsls	r2, r2, #27
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	492a      	ldr	r1, [pc, #168]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	610b      	str	r3, [r1, #16]
 8005a44:	e027      	b.n	8005a96 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d112      	bne.n	8005a72 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a4c:	4b26      	ldr	r3, [pc, #152]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005a54:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6892      	ldr	r2, [r2, #8]
 8005a5c:	0211      	lsls	r1, r2, #8
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	6912      	ldr	r2, [r2, #16]
 8005a62:	0852      	lsrs	r2, r2, #1
 8005a64:	3a01      	subs	r2, #1
 8005a66:	0552      	lsls	r2, r2, #21
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	491f      	ldr	r1, [pc, #124]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	610b      	str	r3, [r1, #16]
 8005a70:	e011      	b.n	8005a96 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a72:	4b1d      	ldr	r3, [pc, #116]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005a7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6892      	ldr	r2, [r2, #8]
 8005a82:	0211      	lsls	r1, r2, #8
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6952      	ldr	r2, [r2, #20]
 8005a88:	0852      	lsrs	r2, r2, #1
 8005a8a:	3a01      	subs	r2, #1
 8005a8c:	0652      	lsls	r2, r2, #25
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	4915      	ldr	r1, [pc, #84]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a96:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a13      	ldr	r2, [pc, #76]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005aa0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa2:	f7fc ff13 	bl	80028cc <HAL_GetTick>
 8005aa6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005aa8:	e009      	b.n	8005abe <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005aaa:	f7fc ff0f 	bl	80028cc <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d902      	bls.n	8005abe <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	73fb      	strb	r3, [r7, #15]
          break;
 8005abc:	e005      	b.n	8005aca <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005abe:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0ef      	beq.n	8005aaa <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005aca:	7bfb      	ldrb	r3, [r7, #15]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d106      	bne.n	8005ade <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ad0:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	4903      	ldr	r1, [pc, #12]	; (8005ae8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40021000 	.word	0x40021000

08005aec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e049      	b.n	8005b92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d106      	bne.n	8005b18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7fc fc6c 	bl	80023f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	3304      	adds	r3, #4
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4610      	mov	r0, r2
 8005b2c:	f000 f9ee 	bl	8005f0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b085      	sub	sp, #20
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d001      	beq.n	8005bb4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e033      	b.n	8005c1c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a19      	ldr	r2, [pc, #100]	; (8005c28 <HAL_TIM_Base_Start+0x8c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d009      	beq.n	8005bda <HAL_TIM_Base_Start+0x3e>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bce:	d004      	beq.n	8005bda <HAL_TIM_Base_Start+0x3e>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a15      	ldr	r2, [pc, #84]	; (8005c2c <HAL_TIM_Base_Start+0x90>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d115      	bne.n	8005c06 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	4b13      	ldr	r3, [pc, #76]	; (8005c30 <HAL_TIM_Base_Start+0x94>)
 8005be2:	4013      	ands	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2b06      	cmp	r3, #6
 8005bea:	d015      	beq.n	8005c18 <HAL_TIM_Base_Start+0x7c>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf2:	d011      	beq.n	8005c18 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 0201 	orr.w	r2, r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c04:	e008      	b.n	8005c18 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f042 0201 	orr.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	e000      	b.n	8005c1a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3714      	adds	r7, #20
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	40012c00 	.word	0x40012c00
 8005c2c:	40014000 	.word	0x40014000
 8005c30:	00010007 	.word	0x00010007

08005c34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e049      	b.n	8005cda <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d106      	bne.n	8005c60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fc fbaa 	bl	80023b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	3304      	adds	r3, #4
 8005c70:	4619      	mov	r1, r3
 8005c72:	4610      	mov	r0, r2
 8005c74:	f000 f94a 	bl	8005f0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
	...

08005ce4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d101      	bne.n	8005d02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cfe:	2302      	movs	r3, #2
 8005d00:	e0ff      	b.n	8005f02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b14      	cmp	r3, #20
 8005d0e:	f200 80f0 	bhi.w	8005ef2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d12:	a201      	add	r2, pc, #4	; (adr r2, 8005d18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d18:	08005d6d 	.word	0x08005d6d
 8005d1c:	08005ef3 	.word	0x08005ef3
 8005d20:	08005ef3 	.word	0x08005ef3
 8005d24:	08005ef3 	.word	0x08005ef3
 8005d28:	08005dad 	.word	0x08005dad
 8005d2c:	08005ef3 	.word	0x08005ef3
 8005d30:	08005ef3 	.word	0x08005ef3
 8005d34:	08005ef3 	.word	0x08005ef3
 8005d38:	08005def 	.word	0x08005def
 8005d3c:	08005ef3 	.word	0x08005ef3
 8005d40:	08005ef3 	.word	0x08005ef3
 8005d44:	08005ef3 	.word	0x08005ef3
 8005d48:	08005e2f 	.word	0x08005e2f
 8005d4c:	08005ef3 	.word	0x08005ef3
 8005d50:	08005ef3 	.word	0x08005ef3
 8005d54:	08005ef3 	.word	0x08005ef3
 8005d58:	08005e71 	.word	0x08005e71
 8005d5c:	08005ef3 	.word	0x08005ef3
 8005d60:	08005ef3 	.word	0x08005ef3
 8005d64:	08005ef3 	.word	0x08005ef3
 8005d68:	08005eb1 	.word	0x08005eb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 f92e 	bl	8005fd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699a      	ldr	r2, [r3, #24]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0208 	orr.w	r2, r2, #8
 8005d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699a      	ldr	r2, [r3, #24]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0204 	bic.w	r2, r2, #4
 8005d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6999      	ldr	r1, [r3, #24]
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	619a      	str	r2, [r3, #24]
      break;
 8005daa:	e0a5      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f000 f98a 	bl	80060cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6999      	ldr	r1, [r3, #24]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	021a      	lsls	r2, r3, #8
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	619a      	str	r2, [r3, #24]
      break;
 8005dec:	e084      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 f9e3 	bl	80061c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69da      	ldr	r2, [r3, #28]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0208 	orr.w	r2, r2, #8
 8005e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0204 	bic.w	r2, r2, #4
 8005e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69d9      	ldr	r1, [r3, #28]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	691a      	ldr	r2, [r3, #16]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	430a      	orrs	r2, r1
 8005e2a:	61da      	str	r2, [r3, #28]
      break;
 8005e2c:	e064      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f000 fa3b 	bl	80062b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69da      	ldr	r2, [r3, #28]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69d9      	ldr	r1, [r3, #28]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	021a      	lsls	r2, r3, #8
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	61da      	str	r2, [r3, #28]
      break;
 8005e6e:	e043      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68b9      	ldr	r1, [r7, #8]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fa78 	bl	800636c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0208 	orr.w	r2, r2, #8
 8005e8a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0204 	bic.w	r2, r2, #4
 8005e9a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	691a      	ldr	r2, [r3, #16]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005eae:	e023      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68b9      	ldr	r1, [r7, #8]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 fab0 	bl	800641c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	021a      	lsls	r2, r3, #8
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ef0:	e002      	b.n	8005ef8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	75fb      	strb	r3, [r7, #23]
      break;
 8005ef6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3718      	adds	r7, #24
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
 8005f0a:	bf00      	nop

08005f0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a2a      	ldr	r2, [pc, #168]	; (8005fc8 <TIM_Base_SetConfig+0xbc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d003      	beq.n	8005f2c <TIM_Base_SetConfig+0x20>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f2a:	d108      	bne.n	8005f3e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a21      	ldr	r2, [pc, #132]	; (8005fc8 <TIM_Base_SetConfig+0xbc>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d00b      	beq.n	8005f5e <TIM_Base_SetConfig+0x52>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f4c:	d007      	beq.n	8005f5e <TIM_Base_SetConfig+0x52>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a1e      	ldr	r2, [pc, #120]	; (8005fcc <TIM_Base_SetConfig+0xc0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d003      	beq.n	8005f5e <TIM_Base_SetConfig+0x52>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a1d      	ldr	r2, [pc, #116]	; (8005fd0 <TIM_Base_SetConfig+0xc4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d108      	bne.n	8005f70 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a0c      	ldr	r2, [pc, #48]	; (8005fc8 <TIM_Base_SetConfig+0xbc>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d007      	beq.n	8005fac <TIM_Base_SetConfig+0xa0>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a0b      	ldr	r2, [pc, #44]	; (8005fcc <TIM_Base_SetConfig+0xc0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d003      	beq.n	8005fac <TIM_Base_SetConfig+0xa0>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a0a      	ldr	r2, [pc, #40]	; (8005fd0 <TIM_Base_SetConfig+0xc4>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d103      	bne.n	8005fb4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	615a      	str	r2, [r3, #20]
}
 8005fba:	bf00      	nop
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	40012c00 	.word	0x40012c00
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40014400 	.word	0x40014400

08005fd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	f023 0201 	bic.w	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f023 0302 	bic.w	r3, r3, #2
 8006020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	4313      	orrs	r3, r2
 800602a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a24      	ldr	r2, [pc, #144]	; (80060c0 <TIM_OC1_SetConfig+0xec>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d007      	beq.n	8006044 <TIM_OC1_SetConfig+0x70>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a23      	ldr	r2, [pc, #140]	; (80060c4 <TIM_OC1_SetConfig+0xf0>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d003      	beq.n	8006044 <TIM_OC1_SetConfig+0x70>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a22      	ldr	r2, [pc, #136]	; (80060c8 <TIM_OC1_SetConfig+0xf4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d10c      	bne.n	800605e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f023 0308 	bic.w	r3, r3, #8
 800604a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	697a      	ldr	r2, [r7, #20]
 8006052:	4313      	orrs	r3, r2
 8006054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f023 0304 	bic.w	r3, r3, #4
 800605c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a17      	ldr	r2, [pc, #92]	; (80060c0 <TIM_OC1_SetConfig+0xec>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d007      	beq.n	8006076 <TIM_OC1_SetConfig+0xa2>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a16      	ldr	r2, [pc, #88]	; (80060c4 <TIM_OC1_SetConfig+0xf0>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d003      	beq.n	8006076 <TIM_OC1_SetConfig+0xa2>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a15      	ldr	r2, [pc, #84]	; (80060c8 <TIM_OC1_SetConfig+0xf4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d111      	bne.n	800609a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800607c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	4313      	orrs	r3, r2
 800608e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	621a      	str	r2, [r3, #32]
}
 80060b4:	bf00      	nop
 80060b6:	371c      	adds	r7, #28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	40012c00 	.word	0x40012c00
 80060c4:	40014000 	.word	0x40014000
 80060c8:	40014400 	.word	0x40014400

080060cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a1b      	ldr	r3, [r3, #32]
 80060da:	f023 0210 	bic.w	r2, r3, #16
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80060fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	021b      	lsls	r3, r3, #8
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	4313      	orrs	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	f023 0320 	bic.w	r3, r3, #32
 800611a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	011b      	lsls	r3, r3, #4
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	4313      	orrs	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a22      	ldr	r2, [pc, #136]	; (80061b4 <TIM_OC2_SetConfig+0xe8>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d10d      	bne.n	800614c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800614a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a19      	ldr	r2, [pc, #100]	; (80061b4 <TIM_OC2_SetConfig+0xe8>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <TIM_OC2_SetConfig+0x98>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a18      	ldr	r2, [pc, #96]	; (80061b8 <TIM_OC2_SetConfig+0xec>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_OC2_SetConfig+0x98>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a17      	ldr	r2, [pc, #92]	; (80061bc <TIM_OC2_SetConfig+0xf0>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d113      	bne.n	800618c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800616a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006172:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	621a      	str	r2, [r3, #32]
}
 80061a6:	bf00      	nop
 80061a8:	371c      	adds	r7, #28
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	40012c00 	.word	0x40012c00
 80061b8:	40014000 	.word	0x40014000
 80061bc:	40014400 	.word	0x40014400

080061c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800620c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a21      	ldr	r2, [pc, #132]	; (80062a4 <TIM_OC3_SetConfig+0xe4>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d10d      	bne.n	800623e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	021b      	lsls	r3, r3, #8
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800623c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a18      	ldr	r2, [pc, #96]	; (80062a4 <TIM_OC3_SetConfig+0xe4>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d007      	beq.n	8006256 <TIM_OC3_SetConfig+0x96>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a17      	ldr	r2, [pc, #92]	; (80062a8 <TIM_OC3_SetConfig+0xe8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d003      	beq.n	8006256 <TIM_OC3_SetConfig+0x96>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a16      	ldr	r2, [pc, #88]	; (80062ac <TIM_OC3_SetConfig+0xec>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d113      	bne.n	800627e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800625c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	011b      	lsls	r3, r3, #4
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	011b      	lsls	r3, r3, #4
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	4313      	orrs	r3, r2
 800627c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	621a      	str	r2, [r3, #32]
}
 8006298:	bf00      	nop
 800629a:	371c      	adds	r7, #28
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	40012c00 	.word	0x40012c00
 80062a8:	40014000 	.word	0x40014000
 80062ac:	40014400 	.word	0x40014400

080062b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b087      	sub	sp, #28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	021b      	lsls	r3, r3, #8
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	031b      	lsls	r3, r3, #12
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	4313      	orrs	r3, r2
 800630a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a14      	ldr	r2, [pc, #80]	; (8006360 <TIM_OC4_SetConfig+0xb0>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d007      	beq.n	8006324 <TIM_OC4_SetConfig+0x74>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a13      	ldr	r2, [pc, #76]	; (8006364 <TIM_OC4_SetConfig+0xb4>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d003      	beq.n	8006324 <TIM_OC4_SetConfig+0x74>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a12      	ldr	r2, [pc, #72]	; (8006368 <TIM_OC4_SetConfig+0xb8>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d109      	bne.n	8006338 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800632a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	019b      	lsls	r3, r3, #6
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	4313      	orrs	r3, r2
 8006336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	693a      	ldr	r2, [r7, #16]
 8006350:	621a      	str	r2, [r3, #32]
}
 8006352:	bf00      	nop
 8006354:	371c      	adds	r7, #28
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	40012c00 	.word	0x40012c00
 8006364:	40014000 	.word	0x40014000
 8006368:	40014400 	.word	0x40014400

0800636c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a1b      	ldr	r3, [r3, #32]
 8006386:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800639a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800639e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68fa      	ldr	r2, [r7, #12]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80063b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	041b      	lsls	r3, r3, #16
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a13      	ldr	r2, [pc, #76]	; (8006410 <TIM_OC5_SetConfig+0xa4>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d007      	beq.n	80063d6 <TIM_OC5_SetConfig+0x6a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a12      	ldr	r2, [pc, #72]	; (8006414 <TIM_OC5_SetConfig+0xa8>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d003      	beq.n	80063d6 <TIM_OC5_SetConfig+0x6a>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a11      	ldr	r2, [pc, #68]	; (8006418 <TIM_OC5_SetConfig+0xac>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d109      	bne.n	80063ea <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	021b      	lsls	r3, r3, #8
 80063e4:	697a      	ldr	r2, [r7, #20]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	697a      	ldr	r2, [r7, #20]
 80063ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	621a      	str	r2, [r3, #32]
}
 8006404:	bf00      	nop
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	40012c00 	.word	0x40012c00
 8006414:	40014000 	.word	0x40014000
 8006418:	40014400 	.word	0x40014400

0800641c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800644a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800644e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	021b      	lsls	r3, r3, #8
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006462:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	051b      	lsls	r3, r3, #20
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a14      	ldr	r2, [pc, #80]	; (80064c4 <TIM_OC6_SetConfig+0xa8>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d007      	beq.n	8006488 <TIM_OC6_SetConfig+0x6c>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a13      	ldr	r2, [pc, #76]	; (80064c8 <TIM_OC6_SetConfig+0xac>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d003      	beq.n	8006488 <TIM_OC6_SetConfig+0x6c>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a12      	ldr	r2, [pc, #72]	; (80064cc <TIM_OC6_SetConfig+0xb0>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d109      	bne.n	800649c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800648e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	029b      	lsls	r3, r3, #10
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	4313      	orrs	r3, r2
 800649a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	621a      	str	r2, [r3, #32]
}
 80064b6:	bf00      	nop
 80064b8:	371c      	adds	r7, #28
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	40012c00 	.word	0x40012c00
 80064c8:	40014000 	.word	0x40014000
 80064cc:	40014400 	.word	0x40014400

080064d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e04f      	b.n	8006588 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a21      	ldr	r2, [pc, #132]	; (8006594 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d108      	bne.n	8006524 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006518:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	4313      	orrs	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a14      	ldr	r2, [pc, #80]	; (8006594 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d009      	beq.n	800655c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006550:	d004      	beq.n	800655c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a10      	ldr	r2, [pc, #64]	; (8006598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d10c      	bne.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006562:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	4313      	orrs	r3, r2
 800656c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	40012c00 	.word	0x40012c00
 8006598:	40014000 	.word	0x40014000

0800659c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e040      	b.n	8006630 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fb ffb8 	bl	8002534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2224      	movs	r2, #36	; 0x24
 80065c8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0201 	bic.w	r2, r2, #1
 80065d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 f82c 	bl	8006638 <UART_SetConfig>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d101      	bne.n	80065ea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e022      	b.n	8006630 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fa54 	bl	8006aa0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006606:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689a      	ldr	r2, [r3, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006616:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0201 	orr.w	r2, r2, #1
 8006626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fadb 	bl	8006be4 <UART_CheckIdleState>
 800662e:	4603      	mov	r3, r0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3708      	adds	r7, #8
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006638:	b5b0      	push	{r4, r5, r7, lr}
 800663a:	b088      	sub	sp, #32
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006640:	2300      	movs	r3, #0
 8006642:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	431a      	orrs	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	4313      	orrs	r3, r2
 800665a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	4baa      	ldr	r3, [pc, #680]	; (800690c <UART_SetConfig+0x2d4>)
 8006664:	4013      	ands	r3, r2
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	69f9      	ldr	r1, [r7, #28]
 800666c:	430b      	orrs	r3, r1
 800666e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68da      	ldr	r2, [r3, #12]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a9f      	ldr	r2, [pc, #636]	; (8006910 <UART_SetConfig+0x2d8>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d004      	beq.n	80066a0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	4313      	orrs	r3, r2
 800669e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69fa      	ldr	r2, [r7, #28]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a96      	ldr	r2, [pc, #600]	; (8006914 <UART_SetConfig+0x2dc>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d121      	bne.n	8006702 <UART_SetConfig+0xca>
 80066be:	4b96      	ldr	r3, [pc, #600]	; (8006918 <UART_SetConfig+0x2e0>)
 80066c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c4:	f003 0303 	and.w	r3, r3, #3
 80066c8:	2b03      	cmp	r3, #3
 80066ca:	d817      	bhi.n	80066fc <UART_SetConfig+0xc4>
 80066cc:	a201      	add	r2, pc, #4	; (adr r2, 80066d4 <UART_SetConfig+0x9c>)
 80066ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d2:	bf00      	nop
 80066d4:	080066e5 	.word	0x080066e5
 80066d8:	080066f1 	.word	0x080066f1
 80066dc:	080066eb 	.word	0x080066eb
 80066e0:	080066f7 	.word	0x080066f7
 80066e4:	2301      	movs	r3, #1
 80066e6:	76fb      	strb	r3, [r7, #27]
 80066e8:	e096      	b.n	8006818 <UART_SetConfig+0x1e0>
 80066ea:	2302      	movs	r3, #2
 80066ec:	76fb      	strb	r3, [r7, #27]
 80066ee:	e093      	b.n	8006818 <UART_SetConfig+0x1e0>
 80066f0:	2304      	movs	r3, #4
 80066f2:	76fb      	strb	r3, [r7, #27]
 80066f4:	e090      	b.n	8006818 <UART_SetConfig+0x1e0>
 80066f6:	2308      	movs	r3, #8
 80066f8:	76fb      	strb	r3, [r7, #27]
 80066fa:	e08d      	b.n	8006818 <UART_SetConfig+0x1e0>
 80066fc:	2310      	movs	r3, #16
 80066fe:	76fb      	strb	r3, [r7, #27]
 8006700:	e08a      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a85      	ldr	r2, [pc, #532]	; (800691c <UART_SetConfig+0x2e4>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d132      	bne.n	8006772 <UART_SetConfig+0x13a>
 800670c:	4b82      	ldr	r3, [pc, #520]	; (8006918 <UART_SetConfig+0x2e0>)
 800670e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006712:	f003 030c 	and.w	r3, r3, #12
 8006716:	2b0c      	cmp	r3, #12
 8006718:	d828      	bhi.n	800676c <UART_SetConfig+0x134>
 800671a:	a201      	add	r2, pc, #4	; (adr r2, 8006720 <UART_SetConfig+0xe8>)
 800671c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006720:	08006755 	.word	0x08006755
 8006724:	0800676d 	.word	0x0800676d
 8006728:	0800676d 	.word	0x0800676d
 800672c:	0800676d 	.word	0x0800676d
 8006730:	08006761 	.word	0x08006761
 8006734:	0800676d 	.word	0x0800676d
 8006738:	0800676d 	.word	0x0800676d
 800673c:	0800676d 	.word	0x0800676d
 8006740:	0800675b 	.word	0x0800675b
 8006744:	0800676d 	.word	0x0800676d
 8006748:	0800676d 	.word	0x0800676d
 800674c:	0800676d 	.word	0x0800676d
 8006750:	08006767 	.word	0x08006767
 8006754:	2300      	movs	r3, #0
 8006756:	76fb      	strb	r3, [r7, #27]
 8006758:	e05e      	b.n	8006818 <UART_SetConfig+0x1e0>
 800675a:	2302      	movs	r3, #2
 800675c:	76fb      	strb	r3, [r7, #27]
 800675e:	e05b      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006760:	2304      	movs	r3, #4
 8006762:	76fb      	strb	r3, [r7, #27]
 8006764:	e058      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006766:	2308      	movs	r3, #8
 8006768:	76fb      	strb	r3, [r7, #27]
 800676a:	e055      	b.n	8006818 <UART_SetConfig+0x1e0>
 800676c:	2310      	movs	r3, #16
 800676e:	76fb      	strb	r3, [r7, #27]
 8006770:	e052      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a6a      	ldr	r2, [pc, #424]	; (8006920 <UART_SetConfig+0x2e8>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d120      	bne.n	80067be <UART_SetConfig+0x186>
 800677c:	4b66      	ldr	r3, [pc, #408]	; (8006918 <UART_SetConfig+0x2e0>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006782:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006786:	2b30      	cmp	r3, #48	; 0x30
 8006788:	d013      	beq.n	80067b2 <UART_SetConfig+0x17a>
 800678a:	2b30      	cmp	r3, #48	; 0x30
 800678c:	d814      	bhi.n	80067b8 <UART_SetConfig+0x180>
 800678e:	2b20      	cmp	r3, #32
 8006790:	d009      	beq.n	80067a6 <UART_SetConfig+0x16e>
 8006792:	2b20      	cmp	r3, #32
 8006794:	d810      	bhi.n	80067b8 <UART_SetConfig+0x180>
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <UART_SetConfig+0x168>
 800679a:	2b10      	cmp	r3, #16
 800679c:	d006      	beq.n	80067ac <UART_SetConfig+0x174>
 800679e:	e00b      	b.n	80067b8 <UART_SetConfig+0x180>
 80067a0:	2300      	movs	r3, #0
 80067a2:	76fb      	strb	r3, [r7, #27]
 80067a4:	e038      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067a6:	2302      	movs	r3, #2
 80067a8:	76fb      	strb	r3, [r7, #27]
 80067aa:	e035      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067ac:	2304      	movs	r3, #4
 80067ae:	76fb      	strb	r3, [r7, #27]
 80067b0:	e032      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067b2:	2308      	movs	r3, #8
 80067b4:	76fb      	strb	r3, [r7, #27]
 80067b6:	e02f      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067b8:	2310      	movs	r3, #16
 80067ba:	76fb      	strb	r3, [r7, #27]
 80067bc:	e02c      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a53      	ldr	r2, [pc, #332]	; (8006910 <UART_SetConfig+0x2d8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d125      	bne.n	8006814 <UART_SetConfig+0x1dc>
 80067c8:	4b53      	ldr	r3, [pc, #332]	; (8006918 <UART_SetConfig+0x2e0>)
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80067d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067d6:	d017      	beq.n	8006808 <UART_SetConfig+0x1d0>
 80067d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067dc:	d817      	bhi.n	800680e <UART_SetConfig+0x1d6>
 80067de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e2:	d00b      	beq.n	80067fc <UART_SetConfig+0x1c4>
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e8:	d811      	bhi.n	800680e <UART_SetConfig+0x1d6>
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <UART_SetConfig+0x1be>
 80067ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f2:	d006      	beq.n	8006802 <UART_SetConfig+0x1ca>
 80067f4:	e00b      	b.n	800680e <UART_SetConfig+0x1d6>
 80067f6:	2300      	movs	r3, #0
 80067f8:	76fb      	strb	r3, [r7, #27]
 80067fa:	e00d      	b.n	8006818 <UART_SetConfig+0x1e0>
 80067fc:	2302      	movs	r3, #2
 80067fe:	76fb      	strb	r3, [r7, #27]
 8006800:	e00a      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006802:	2304      	movs	r3, #4
 8006804:	76fb      	strb	r3, [r7, #27]
 8006806:	e007      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006808:	2308      	movs	r3, #8
 800680a:	76fb      	strb	r3, [r7, #27]
 800680c:	e004      	b.n	8006818 <UART_SetConfig+0x1e0>
 800680e:	2310      	movs	r3, #16
 8006810:	76fb      	strb	r3, [r7, #27]
 8006812:	e001      	b.n	8006818 <UART_SetConfig+0x1e0>
 8006814:	2310      	movs	r3, #16
 8006816:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a3c      	ldr	r2, [pc, #240]	; (8006910 <UART_SetConfig+0x2d8>)
 800681e:	4293      	cmp	r3, r2
 8006820:	f040 8082 	bne.w	8006928 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006824:	7efb      	ldrb	r3, [r7, #27]
 8006826:	2b08      	cmp	r3, #8
 8006828:	d823      	bhi.n	8006872 <UART_SetConfig+0x23a>
 800682a:	a201      	add	r2, pc, #4	; (adr r2, 8006830 <UART_SetConfig+0x1f8>)
 800682c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006830:	08006855 	.word	0x08006855
 8006834:	08006873 	.word	0x08006873
 8006838:	0800685d 	.word	0x0800685d
 800683c:	08006873 	.word	0x08006873
 8006840:	08006863 	.word	0x08006863
 8006844:	08006873 	.word	0x08006873
 8006848:	08006873 	.word	0x08006873
 800684c:	08006873 	.word	0x08006873
 8006850:	0800686b 	.word	0x0800686b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006854:	f7fe fd86 	bl	8005364 <HAL_RCC_GetPCLK1Freq>
 8006858:	6178      	str	r0, [r7, #20]
        break;
 800685a:	e00f      	b.n	800687c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800685c:	4b31      	ldr	r3, [pc, #196]	; (8006924 <UART_SetConfig+0x2ec>)
 800685e:	617b      	str	r3, [r7, #20]
        break;
 8006860:	e00c      	b.n	800687c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006862:	f7fe fce7 	bl	8005234 <HAL_RCC_GetSysClockFreq>
 8006866:	6178      	str	r0, [r7, #20]
        break;
 8006868:	e008      	b.n	800687c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800686a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800686e:	617b      	str	r3, [r7, #20]
        break;
 8006870:	e004      	b.n	800687c <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	76bb      	strb	r3, [r7, #26]
        break;
 800687a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	2b00      	cmp	r3, #0
 8006880:	f000 8100 	beq.w	8006a84 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	4613      	mov	r3, r2
 800688a:	005b      	lsls	r3, r3, #1
 800688c:	4413      	add	r3, r2
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	429a      	cmp	r2, r3
 8006892:	d305      	bcc.n	80068a0 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	429a      	cmp	r2, r3
 800689e:	d902      	bls.n	80068a6 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	76bb      	strb	r3, [r7, #26]
 80068a4:	e0ee      	b.n	8006a84 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f04f 0100 	mov.w	r1, #0
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	f04f 0300 	mov.w	r3, #0
 80068b6:	020b      	lsls	r3, r1, #8
 80068b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80068bc:	0202      	lsls	r2, r0, #8
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	6849      	ldr	r1, [r1, #4]
 80068c2:	0849      	lsrs	r1, r1, #1
 80068c4:	4608      	mov	r0, r1
 80068c6:	f04f 0100 	mov.w	r1, #0
 80068ca:	1814      	adds	r4, r2, r0
 80068cc:	eb43 0501 	adc.w	r5, r3, r1
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	461a      	mov	r2, r3
 80068d6:	f04f 0300 	mov.w	r3, #0
 80068da:	4620      	mov	r0, r4
 80068dc:	4629      	mov	r1, r5
 80068de:	f7fa f95b 	bl	8000b98 <__aeabi_uldivmod>
 80068e2:	4602      	mov	r2, r0
 80068e4:	460b      	mov	r3, r1
 80068e6:	4613      	mov	r3, r2
 80068e8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068f0:	d308      	bcc.n	8006904 <UART_SetConfig+0x2cc>
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068f8:	d204      	bcs.n	8006904 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	60da      	str	r2, [r3, #12]
 8006902:	e0bf      	b.n	8006a84 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	76bb      	strb	r3, [r7, #26]
 8006908:	e0bc      	b.n	8006a84 <UART_SetConfig+0x44c>
 800690a:	bf00      	nop
 800690c:	efff69f3 	.word	0xefff69f3
 8006910:	40008000 	.word	0x40008000
 8006914:	40013800 	.word	0x40013800
 8006918:	40021000 	.word	0x40021000
 800691c:	40004400 	.word	0x40004400
 8006920:	40004800 	.word	0x40004800
 8006924:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006930:	d15b      	bne.n	80069ea <UART_SetConfig+0x3b2>
  {
    switch (clocksource)
 8006932:	7efb      	ldrb	r3, [r7, #27]
 8006934:	2b08      	cmp	r3, #8
 8006936:	d828      	bhi.n	800698a <UART_SetConfig+0x352>
 8006938:	a201      	add	r2, pc, #4	; (adr r2, 8006940 <UART_SetConfig+0x308>)
 800693a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693e:	bf00      	nop
 8006940:	08006965 	.word	0x08006965
 8006944:	0800696d 	.word	0x0800696d
 8006948:	08006975 	.word	0x08006975
 800694c:	0800698b 	.word	0x0800698b
 8006950:	0800697b 	.word	0x0800697b
 8006954:	0800698b 	.word	0x0800698b
 8006958:	0800698b 	.word	0x0800698b
 800695c:	0800698b 	.word	0x0800698b
 8006960:	08006983 	.word	0x08006983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006964:	f7fe fcfe 	bl	8005364 <HAL_RCC_GetPCLK1Freq>
 8006968:	6178      	str	r0, [r7, #20]
        break;
 800696a:	e013      	b.n	8006994 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800696c:	f7fe fd10 	bl	8005390 <HAL_RCC_GetPCLK2Freq>
 8006970:	6178      	str	r0, [r7, #20]
        break;
 8006972:	e00f      	b.n	8006994 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006974:	4b49      	ldr	r3, [pc, #292]	; (8006a9c <UART_SetConfig+0x464>)
 8006976:	617b      	str	r3, [r7, #20]
        break;
 8006978:	e00c      	b.n	8006994 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800697a:	f7fe fc5b 	bl	8005234 <HAL_RCC_GetSysClockFreq>
 800697e:	6178      	str	r0, [r7, #20]
        break;
 8006980:	e008      	b.n	8006994 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006986:	617b      	str	r3, [r7, #20]
        break;
 8006988:	e004      	b.n	8006994 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	76bb      	strb	r3, [r7, #26]
        break;
 8006992:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d074      	beq.n	8006a84 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	005a      	lsls	r2, r3, #1
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	085b      	lsrs	r3, r3, #1
 80069a4:	441a      	add	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b0f      	cmp	r3, #15
 80069b4:	d916      	bls.n	80069e4 <UART_SetConfig+0x3ac>
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069bc:	d212      	bcs.n	80069e4 <UART_SetConfig+0x3ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	f023 030f 	bic.w	r3, r3, #15
 80069c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	085b      	lsrs	r3, r3, #1
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	f003 0307 	and.w	r3, r3, #7
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	89fb      	ldrh	r3, [r7, #14]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	89fa      	ldrh	r2, [r7, #14]
 80069e0:	60da      	str	r2, [r3, #12]
 80069e2:	e04f      	b.n	8006a84 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	76bb      	strb	r3, [r7, #26]
 80069e8:	e04c      	b.n	8006a84 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069ea:	7efb      	ldrb	r3, [r7, #27]
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d828      	bhi.n	8006a42 <UART_SetConfig+0x40a>
 80069f0:	a201      	add	r2, pc, #4	; (adr r2, 80069f8 <UART_SetConfig+0x3c0>)
 80069f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f6:	bf00      	nop
 80069f8:	08006a1d 	.word	0x08006a1d
 80069fc:	08006a25 	.word	0x08006a25
 8006a00:	08006a2d 	.word	0x08006a2d
 8006a04:	08006a43 	.word	0x08006a43
 8006a08:	08006a33 	.word	0x08006a33
 8006a0c:	08006a43 	.word	0x08006a43
 8006a10:	08006a43 	.word	0x08006a43
 8006a14:	08006a43 	.word	0x08006a43
 8006a18:	08006a3b 	.word	0x08006a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a1c:	f7fe fca2 	bl	8005364 <HAL_RCC_GetPCLK1Freq>
 8006a20:	6178      	str	r0, [r7, #20]
        break;
 8006a22:	e013      	b.n	8006a4c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a24:	f7fe fcb4 	bl	8005390 <HAL_RCC_GetPCLK2Freq>
 8006a28:	6178      	str	r0, [r7, #20]
        break;
 8006a2a:	e00f      	b.n	8006a4c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	; (8006a9c <UART_SetConfig+0x464>)
 8006a2e:	617b      	str	r3, [r7, #20]
        break;
 8006a30:	e00c      	b.n	8006a4c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a32:	f7fe fbff 	bl	8005234 <HAL_RCC_GetSysClockFreq>
 8006a36:	6178      	str	r0, [r7, #20]
        break;
 8006a38:	e008      	b.n	8006a4c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a3e:	617b      	str	r3, [r7, #20]
        break;
 8006a40:	e004      	b.n	8006a4c <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8006a42:	2300      	movs	r3, #0
 8006a44:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	76bb      	strb	r3, [r7, #26]
        break;
 8006a4a:	bf00      	nop
    }

    if (pclk != 0U)
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d018      	beq.n	8006a84 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	085a      	lsrs	r2, r3, #1
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	441a      	add	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a64:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	2b0f      	cmp	r3, #15
 8006a6a:	d909      	bls.n	8006a80 <UART_SetConfig+0x448>
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a72:	d205      	bcs.n	8006a80 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	60da      	str	r2, [r3, #12]
 8006a7e:	e001      	b.n	8006a84 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006a90:	7ebb      	ldrb	r3, [r7, #26]
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3720      	adds	r7, #32
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bdb0      	pop	{r4, r5, r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	00f42400 	.word	0x00f42400

08006aa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aac:	f003 0301 	and.w	r3, r3, #1
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00a      	beq.n	8006aca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d00a      	beq.n	8006aec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af0:	f003 0304 	and.w	r3, r3, #4
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d00a      	beq.n	8006b0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d00a      	beq.n	8006b52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b56:	f003 0320 	and.w	r3, r3, #32
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00a      	beq.n	8006b74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	430a      	orrs	r2, r1
 8006b72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d01a      	beq.n	8006bb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b9e:	d10a      	bne.n	8006bb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	430a      	orrs	r2, r1
 8006bd6:	605a      	str	r2, [r3, #4]
  }
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006bf4:	f7fb fe6a 	bl	80028cc <HAL_GetTick>
 8006bf8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d10e      	bne.n	8006c26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c0c:	9300      	str	r3, [sp, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f82d 	bl	8006c76 <UART_WaitOnFlagUntilTimeout>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d001      	beq.n	8006c26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e023      	b.n	8006c6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d10e      	bne.n	8006c52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f817 	bl	8006c76 <UART_WaitOnFlagUntilTimeout>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e00d      	b.n	8006c6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2220      	movs	r2, #32
 8006c56:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}

08006c76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b09c      	sub	sp, #112	; 0x70
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	60f8      	str	r0, [r7, #12]
 8006c7e:	60b9      	str	r1, [r7, #8]
 8006c80:	603b      	str	r3, [r7, #0]
 8006c82:	4613      	mov	r3, r2
 8006c84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c86:	e0a5      	b.n	8006dd4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8e:	f000 80a1 	beq.w	8006dd4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c92:	f7fb fe1b 	bl	80028cc <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d302      	bcc.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x32>
 8006ca2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d13e      	bne.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006cb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cbc:	667b      	str	r3, [r7, #100]	; 0x64
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cc8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ccc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006cce:	e841 2300 	strex	r3, r2, [r1]
 8006cd2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006cd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1e6      	bne.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3308      	adds	r3, #8
 8006ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ce4:	e853 3f00 	ldrex	r3, [r3]
 8006ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	663b      	str	r3, [r7, #96]	; 0x60
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006cfa:	64ba      	str	r2, [r7, #72]	; 0x48
 8006cfc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d02:	e841 2300 	strex	r3, r2, [r1]
 8006d06:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006d08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1e5      	bne.n	8006cda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2220      	movs	r2, #32
 8006d12:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2220      	movs	r2, #32
 8006d18:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e067      	b.n	8006df6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d04f      	beq.n	8006dd4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d42:	d147      	bne.n	8006dd4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d4c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d56:	e853 3f00 	ldrex	r3, [r3]
 8006d5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	461a      	mov	r2, r3
 8006d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d6c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d6e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d74:	e841 2300 	strex	r3, r2, [r1]
 8006d78:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e6      	bne.n	8006d4e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3308      	adds	r3, #8
 8006d86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f023 0301 	bic.w	r3, r3, #1
 8006d96:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3308      	adds	r3, #8
 8006d9e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006da0:	623a      	str	r2, [r7, #32]
 8006da2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	69f9      	ldr	r1, [r7, #28]
 8006da6:	6a3a      	ldr	r2, [r7, #32]
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e5      	bne.n	8006d80 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2220      	movs	r2, #32
 8006dbe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e010      	b.n	8006df6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	69da      	ldr	r2, [r3, #28]
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	4013      	ands	r3, r2
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	bf0c      	ite	eq
 8006de4:	2301      	moveq	r3, #1
 8006de6:	2300      	movne	r3, #0
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	461a      	mov	r2, r3
 8006dec:	79fb      	ldrb	r3, [r7, #7]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	f43f af4a 	beq.w	8006c88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3770      	adds	r7, #112	; 0x70
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
	...

08006e00 <__errno>:
 8006e00:	4b01      	ldr	r3, [pc, #4]	; (8006e08 <__errno+0x8>)
 8006e02:	6818      	ldr	r0, [r3, #0]
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	20000068 	.word	0x20000068

08006e0c <__libc_init_array>:
 8006e0c:	b570      	push	{r4, r5, r6, lr}
 8006e0e:	4d0d      	ldr	r5, [pc, #52]	; (8006e44 <__libc_init_array+0x38>)
 8006e10:	4c0d      	ldr	r4, [pc, #52]	; (8006e48 <__libc_init_array+0x3c>)
 8006e12:	1b64      	subs	r4, r4, r5
 8006e14:	10a4      	asrs	r4, r4, #2
 8006e16:	2600      	movs	r6, #0
 8006e18:	42a6      	cmp	r6, r4
 8006e1a:	d109      	bne.n	8006e30 <__libc_init_array+0x24>
 8006e1c:	4d0b      	ldr	r5, [pc, #44]	; (8006e4c <__libc_init_array+0x40>)
 8006e1e:	4c0c      	ldr	r4, [pc, #48]	; (8006e50 <__libc_init_array+0x44>)
 8006e20:	f003 fa1c 	bl	800a25c <_init>
 8006e24:	1b64      	subs	r4, r4, r5
 8006e26:	10a4      	asrs	r4, r4, #2
 8006e28:	2600      	movs	r6, #0
 8006e2a:	42a6      	cmp	r6, r4
 8006e2c:	d105      	bne.n	8006e3a <__libc_init_array+0x2e>
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e34:	4798      	blx	r3
 8006e36:	3601      	adds	r6, #1
 8006e38:	e7ee      	b.n	8006e18 <__libc_init_array+0xc>
 8006e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e3e:	4798      	blx	r3
 8006e40:	3601      	adds	r6, #1
 8006e42:	e7f2      	b.n	8006e2a <__libc_init_array+0x1e>
 8006e44:	0800a828 	.word	0x0800a828
 8006e48:	0800a828 	.word	0x0800a828
 8006e4c:	0800a828 	.word	0x0800a828
 8006e50:	0800a82c 	.word	0x0800a82c

08006e54 <memcpy>:
 8006e54:	440a      	add	r2, r1
 8006e56:	4291      	cmp	r1, r2
 8006e58:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e5c:	d100      	bne.n	8006e60 <memcpy+0xc>
 8006e5e:	4770      	bx	lr
 8006e60:	b510      	push	{r4, lr}
 8006e62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e6a:	4291      	cmp	r1, r2
 8006e6c:	d1f9      	bne.n	8006e62 <memcpy+0xe>
 8006e6e:	bd10      	pop	{r4, pc}

08006e70 <memset>:
 8006e70:	4402      	add	r2, r0
 8006e72:	4603      	mov	r3, r0
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d100      	bne.n	8006e7a <memset+0xa>
 8006e78:	4770      	bx	lr
 8006e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e7e:	e7f9      	b.n	8006e74 <memset+0x4>

08006e80 <iprintf>:
 8006e80:	b40f      	push	{r0, r1, r2, r3}
 8006e82:	4b0a      	ldr	r3, [pc, #40]	; (8006eac <iprintf+0x2c>)
 8006e84:	b513      	push	{r0, r1, r4, lr}
 8006e86:	681c      	ldr	r4, [r3, #0]
 8006e88:	b124      	cbz	r4, 8006e94 <iprintf+0x14>
 8006e8a:	69a3      	ldr	r3, [r4, #24]
 8006e8c:	b913      	cbnz	r3, 8006e94 <iprintf+0x14>
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f000 f866 	bl	8006f60 <__sinit>
 8006e94:	ab05      	add	r3, sp, #20
 8006e96:	9a04      	ldr	r2, [sp, #16]
 8006e98:	68a1      	ldr	r1, [r4, #8]
 8006e9a:	9301      	str	r3, [sp, #4]
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	f000 f983 	bl	80071a8 <_vfiprintf_r>
 8006ea2:	b002      	add	sp, #8
 8006ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ea8:	b004      	add	sp, #16
 8006eaa:	4770      	bx	lr
 8006eac:	20000068 	.word	0x20000068

08006eb0 <std>:
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	b510      	push	{r4, lr}
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	e9c0 3300 	strd	r3, r3, [r0]
 8006eba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ebe:	6083      	str	r3, [r0, #8]
 8006ec0:	8181      	strh	r1, [r0, #12]
 8006ec2:	6643      	str	r3, [r0, #100]	; 0x64
 8006ec4:	81c2      	strh	r2, [r0, #14]
 8006ec6:	6183      	str	r3, [r0, #24]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	2208      	movs	r2, #8
 8006ecc:	305c      	adds	r0, #92	; 0x5c
 8006ece:	f7ff ffcf 	bl	8006e70 <memset>
 8006ed2:	4b05      	ldr	r3, [pc, #20]	; (8006ee8 <std+0x38>)
 8006ed4:	6263      	str	r3, [r4, #36]	; 0x24
 8006ed6:	4b05      	ldr	r3, [pc, #20]	; (8006eec <std+0x3c>)
 8006ed8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006eda:	4b05      	ldr	r3, [pc, #20]	; (8006ef0 <std+0x40>)
 8006edc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ede:	4b05      	ldr	r3, [pc, #20]	; (8006ef4 <std+0x44>)
 8006ee0:	6224      	str	r4, [r4, #32]
 8006ee2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ee4:	bd10      	pop	{r4, pc}
 8006ee6:	bf00      	nop
 8006ee8:	08007751 	.word	0x08007751
 8006eec:	08007773 	.word	0x08007773
 8006ef0:	080077ab 	.word	0x080077ab
 8006ef4:	080077cf 	.word	0x080077cf

08006ef8 <_cleanup_r>:
 8006ef8:	4901      	ldr	r1, [pc, #4]	; (8006f00 <_cleanup_r+0x8>)
 8006efa:	f000 b8af 	b.w	800705c <_fwalk_reent>
 8006efe:	bf00      	nop
 8006f00:	08007aa9 	.word	0x08007aa9

08006f04 <__sfmoreglue>:
 8006f04:	b570      	push	{r4, r5, r6, lr}
 8006f06:	1e4a      	subs	r2, r1, #1
 8006f08:	2568      	movs	r5, #104	; 0x68
 8006f0a:	4355      	muls	r5, r2
 8006f0c:	460e      	mov	r6, r1
 8006f0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f12:	f000 f8c5 	bl	80070a0 <_malloc_r>
 8006f16:	4604      	mov	r4, r0
 8006f18:	b140      	cbz	r0, 8006f2c <__sfmoreglue+0x28>
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	e9c0 1600 	strd	r1, r6, [r0]
 8006f20:	300c      	adds	r0, #12
 8006f22:	60a0      	str	r0, [r4, #8]
 8006f24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f28:	f7ff ffa2 	bl	8006e70 <memset>
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	bd70      	pop	{r4, r5, r6, pc}

08006f30 <__sfp_lock_acquire>:
 8006f30:	4801      	ldr	r0, [pc, #4]	; (8006f38 <__sfp_lock_acquire+0x8>)
 8006f32:	f000 b8b3 	b.w	800709c <__retarget_lock_acquire_recursive>
 8006f36:	bf00      	nop
 8006f38:	20000e18 	.word	0x20000e18

08006f3c <__sfp_lock_release>:
 8006f3c:	4801      	ldr	r0, [pc, #4]	; (8006f44 <__sfp_lock_release+0x8>)
 8006f3e:	f000 b8ae 	b.w	800709e <__retarget_lock_release_recursive>
 8006f42:	bf00      	nop
 8006f44:	20000e18 	.word	0x20000e18

08006f48 <__sinit_lock_acquire>:
 8006f48:	4801      	ldr	r0, [pc, #4]	; (8006f50 <__sinit_lock_acquire+0x8>)
 8006f4a:	f000 b8a7 	b.w	800709c <__retarget_lock_acquire_recursive>
 8006f4e:	bf00      	nop
 8006f50:	20000e13 	.word	0x20000e13

08006f54 <__sinit_lock_release>:
 8006f54:	4801      	ldr	r0, [pc, #4]	; (8006f5c <__sinit_lock_release+0x8>)
 8006f56:	f000 b8a2 	b.w	800709e <__retarget_lock_release_recursive>
 8006f5a:	bf00      	nop
 8006f5c:	20000e13 	.word	0x20000e13

08006f60 <__sinit>:
 8006f60:	b510      	push	{r4, lr}
 8006f62:	4604      	mov	r4, r0
 8006f64:	f7ff fff0 	bl	8006f48 <__sinit_lock_acquire>
 8006f68:	69a3      	ldr	r3, [r4, #24]
 8006f6a:	b11b      	cbz	r3, 8006f74 <__sinit+0x14>
 8006f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f70:	f7ff bff0 	b.w	8006f54 <__sinit_lock_release>
 8006f74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006f78:	6523      	str	r3, [r4, #80]	; 0x50
 8006f7a:	4b13      	ldr	r3, [pc, #76]	; (8006fc8 <__sinit+0x68>)
 8006f7c:	4a13      	ldr	r2, [pc, #76]	; (8006fcc <__sinit+0x6c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	62a2      	str	r2, [r4, #40]	; 0x28
 8006f82:	42a3      	cmp	r3, r4
 8006f84:	bf04      	itt	eq
 8006f86:	2301      	moveq	r3, #1
 8006f88:	61a3      	streq	r3, [r4, #24]
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f000 f820 	bl	8006fd0 <__sfp>
 8006f90:	6060      	str	r0, [r4, #4]
 8006f92:	4620      	mov	r0, r4
 8006f94:	f000 f81c 	bl	8006fd0 <__sfp>
 8006f98:	60a0      	str	r0, [r4, #8]
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 f818 	bl	8006fd0 <__sfp>
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	60e0      	str	r0, [r4, #12]
 8006fa4:	2104      	movs	r1, #4
 8006fa6:	6860      	ldr	r0, [r4, #4]
 8006fa8:	f7ff ff82 	bl	8006eb0 <std>
 8006fac:	68a0      	ldr	r0, [r4, #8]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	2109      	movs	r1, #9
 8006fb2:	f7ff ff7d 	bl	8006eb0 <std>
 8006fb6:	68e0      	ldr	r0, [r4, #12]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	2112      	movs	r1, #18
 8006fbc:	f7ff ff78 	bl	8006eb0 <std>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	61a3      	str	r3, [r4, #24]
 8006fc4:	e7d2      	b.n	8006f6c <__sinit+0xc>
 8006fc6:	bf00      	nop
 8006fc8:	0800a500 	.word	0x0800a500
 8006fcc:	08006ef9 	.word	0x08006ef9

08006fd0 <__sfp>:
 8006fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fd2:	4607      	mov	r7, r0
 8006fd4:	f7ff ffac 	bl	8006f30 <__sfp_lock_acquire>
 8006fd8:	4b1e      	ldr	r3, [pc, #120]	; (8007054 <__sfp+0x84>)
 8006fda:	681e      	ldr	r6, [r3, #0]
 8006fdc:	69b3      	ldr	r3, [r6, #24]
 8006fde:	b913      	cbnz	r3, 8006fe6 <__sfp+0x16>
 8006fe0:	4630      	mov	r0, r6
 8006fe2:	f7ff ffbd 	bl	8006f60 <__sinit>
 8006fe6:	3648      	adds	r6, #72	; 0x48
 8006fe8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006fec:	3b01      	subs	r3, #1
 8006fee:	d503      	bpl.n	8006ff8 <__sfp+0x28>
 8006ff0:	6833      	ldr	r3, [r6, #0]
 8006ff2:	b30b      	cbz	r3, 8007038 <__sfp+0x68>
 8006ff4:	6836      	ldr	r6, [r6, #0]
 8006ff6:	e7f7      	b.n	8006fe8 <__sfp+0x18>
 8006ff8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ffc:	b9d5      	cbnz	r5, 8007034 <__sfp+0x64>
 8006ffe:	4b16      	ldr	r3, [pc, #88]	; (8007058 <__sfp+0x88>)
 8007000:	60e3      	str	r3, [r4, #12]
 8007002:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007006:	6665      	str	r5, [r4, #100]	; 0x64
 8007008:	f000 f847 	bl	800709a <__retarget_lock_init_recursive>
 800700c:	f7ff ff96 	bl	8006f3c <__sfp_lock_release>
 8007010:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007014:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007018:	6025      	str	r5, [r4, #0]
 800701a:	61a5      	str	r5, [r4, #24]
 800701c:	2208      	movs	r2, #8
 800701e:	4629      	mov	r1, r5
 8007020:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007024:	f7ff ff24 	bl	8006e70 <memset>
 8007028:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800702c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007030:	4620      	mov	r0, r4
 8007032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007034:	3468      	adds	r4, #104	; 0x68
 8007036:	e7d9      	b.n	8006fec <__sfp+0x1c>
 8007038:	2104      	movs	r1, #4
 800703a:	4638      	mov	r0, r7
 800703c:	f7ff ff62 	bl	8006f04 <__sfmoreglue>
 8007040:	4604      	mov	r4, r0
 8007042:	6030      	str	r0, [r6, #0]
 8007044:	2800      	cmp	r0, #0
 8007046:	d1d5      	bne.n	8006ff4 <__sfp+0x24>
 8007048:	f7ff ff78 	bl	8006f3c <__sfp_lock_release>
 800704c:	230c      	movs	r3, #12
 800704e:	603b      	str	r3, [r7, #0]
 8007050:	e7ee      	b.n	8007030 <__sfp+0x60>
 8007052:	bf00      	nop
 8007054:	0800a500 	.word	0x0800a500
 8007058:	ffff0001 	.word	0xffff0001

0800705c <_fwalk_reent>:
 800705c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007060:	4606      	mov	r6, r0
 8007062:	4688      	mov	r8, r1
 8007064:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007068:	2700      	movs	r7, #0
 800706a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800706e:	f1b9 0901 	subs.w	r9, r9, #1
 8007072:	d505      	bpl.n	8007080 <_fwalk_reent+0x24>
 8007074:	6824      	ldr	r4, [r4, #0]
 8007076:	2c00      	cmp	r4, #0
 8007078:	d1f7      	bne.n	800706a <_fwalk_reent+0xe>
 800707a:	4638      	mov	r0, r7
 800707c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007080:	89ab      	ldrh	r3, [r5, #12]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d907      	bls.n	8007096 <_fwalk_reent+0x3a>
 8007086:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800708a:	3301      	adds	r3, #1
 800708c:	d003      	beq.n	8007096 <_fwalk_reent+0x3a>
 800708e:	4629      	mov	r1, r5
 8007090:	4630      	mov	r0, r6
 8007092:	47c0      	blx	r8
 8007094:	4307      	orrs	r7, r0
 8007096:	3568      	adds	r5, #104	; 0x68
 8007098:	e7e9      	b.n	800706e <_fwalk_reent+0x12>

0800709a <__retarget_lock_init_recursive>:
 800709a:	4770      	bx	lr

0800709c <__retarget_lock_acquire_recursive>:
 800709c:	4770      	bx	lr

0800709e <__retarget_lock_release_recursive>:
 800709e:	4770      	bx	lr

080070a0 <_malloc_r>:
 80070a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070a2:	1ccd      	adds	r5, r1, #3
 80070a4:	f025 0503 	bic.w	r5, r5, #3
 80070a8:	3508      	adds	r5, #8
 80070aa:	2d0c      	cmp	r5, #12
 80070ac:	bf38      	it	cc
 80070ae:	250c      	movcc	r5, #12
 80070b0:	2d00      	cmp	r5, #0
 80070b2:	4606      	mov	r6, r0
 80070b4:	db01      	blt.n	80070ba <_malloc_r+0x1a>
 80070b6:	42a9      	cmp	r1, r5
 80070b8:	d903      	bls.n	80070c2 <_malloc_r+0x22>
 80070ba:	230c      	movs	r3, #12
 80070bc:	6033      	str	r3, [r6, #0]
 80070be:	2000      	movs	r0, #0
 80070c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070c2:	f000 fda3 	bl	8007c0c <__malloc_lock>
 80070c6:	4921      	ldr	r1, [pc, #132]	; (800714c <_malloc_r+0xac>)
 80070c8:	680a      	ldr	r2, [r1, #0]
 80070ca:	4614      	mov	r4, r2
 80070cc:	b99c      	cbnz	r4, 80070f6 <_malloc_r+0x56>
 80070ce:	4f20      	ldr	r7, [pc, #128]	; (8007150 <_malloc_r+0xb0>)
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	b923      	cbnz	r3, 80070de <_malloc_r+0x3e>
 80070d4:	4621      	mov	r1, r4
 80070d6:	4630      	mov	r0, r6
 80070d8:	f000 fb2a 	bl	8007730 <_sbrk_r>
 80070dc:	6038      	str	r0, [r7, #0]
 80070de:	4629      	mov	r1, r5
 80070e0:	4630      	mov	r0, r6
 80070e2:	f000 fb25 	bl	8007730 <_sbrk_r>
 80070e6:	1c43      	adds	r3, r0, #1
 80070e8:	d123      	bne.n	8007132 <_malloc_r+0x92>
 80070ea:	230c      	movs	r3, #12
 80070ec:	6033      	str	r3, [r6, #0]
 80070ee:	4630      	mov	r0, r6
 80070f0:	f000 fd92 	bl	8007c18 <__malloc_unlock>
 80070f4:	e7e3      	b.n	80070be <_malloc_r+0x1e>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	1b5b      	subs	r3, r3, r5
 80070fa:	d417      	bmi.n	800712c <_malloc_r+0x8c>
 80070fc:	2b0b      	cmp	r3, #11
 80070fe:	d903      	bls.n	8007108 <_malloc_r+0x68>
 8007100:	6023      	str	r3, [r4, #0]
 8007102:	441c      	add	r4, r3
 8007104:	6025      	str	r5, [r4, #0]
 8007106:	e004      	b.n	8007112 <_malloc_r+0x72>
 8007108:	6863      	ldr	r3, [r4, #4]
 800710a:	42a2      	cmp	r2, r4
 800710c:	bf0c      	ite	eq
 800710e:	600b      	streq	r3, [r1, #0]
 8007110:	6053      	strne	r3, [r2, #4]
 8007112:	4630      	mov	r0, r6
 8007114:	f000 fd80 	bl	8007c18 <__malloc_unlock>
 8007118:	f104 000b 	add.w	r0, r4, #11
 800711c:	1d23      	adds	r3, r4, #4
 800711e:	f020 0007 	bic.w	r0, r0, #7
 8007122:	1ac2      	subs	r2, r0, r3
 8007124:	d0cc      	beq.n	80070c0 <_malloc_r+0x20>
 8007126:	1a1b      	subs	r3, r3, r0
 8007128:	50a3      	str	r3, [r4, r2]
 800712a:	e7c9      	b.n	80070c0 <_malloc_r+0x20>
 800712c:	4622      	mov	r2, r4
 800712e:	6864      	ldr	r4, [r4, #4]
 8007130:	e7cc      	b.n	80070cc <_malloc_r+0x2c>
 8007132:	1cc4      	adds	r4, r0, #3
 8007134:	f024 0403 	bic.w	r4, r4, #3
 8007138:	42a0      	cmp	r0, r4
 800713a:	d0e3      	beq.n	8007104 <_malloc_r+0x64>
 800713c:	1a21      	subs	r1, r4, r0
 800713e:	4630      	mov	r0, r6
 8007140:	f000 faf6 	bl	8007730 <_sbrk_r>
 8007144:	3001      	adds	r0, #1
 8007146:	d1dd      	bne.n	8007104 <_malloc_r+0x64>
 8007148:	e7cf      	b.n	80070ea <_malloc_r+0x4a>
 800714a:	bf00      	nop
 800714c:	20000ba8 	.word	0x20000ba8
 8007150:	20000bac 	.word	0x20000bac

08007154 <__sfputc_r>:
 8007154:	6893      	ldr	r3, [r2, #8]
 8007156:	3b01      	subs	r3, #1
 8007158:	2b00      	cmp	r3, #0
 800715a:	b410      	push	{r4}
 800715c:	6093      	str	r3, [r2, #8]
 800715e:	da08      	bge.n	8007172 <__sfputc_r+0x1e>
 8007160:	6994      	ldr	r4, [r2, #24]
 8007162:	42a3      	cmp	r3, r4
 8007164:	db01      	blt.n	800716a <__sfputc_r+0x16>
 8007166:	290a      	cmp	r1, #10
 8007168:	d103      	bne.n	8007172 <__sfputc_r+0x1e>
 800716a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800716e:	f000 bb33 	b.w	80077d8 <__swbuf_r>
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	1c58      	adds	r0, r3, #1
 8007176:	6010      	str	r0, [r2, #0]
 8007178:	7019      	strb	r1, [r3, #0]
 800717a:	4608      	mov	r0, r1
 800717c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007180:	4770      	bx	lr

08007182 <__sfputs_r>:
 8007182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007184:	4606      	mov	r6, r0
 8007186:	460f      	mov	r7, r1
 8007188:	4614      	mov	r4, r2
 800718a:	18d5      	adds	r5, r2, r3
 800718c:	42ac      	cmp	r4, r5
 800718e:	d101      	bne.n	8007194 <__sfputs_r+0x12>
 8007190:	2000      	movs	r0, #0
 8007192:	e007      	b.n	80071a4 <__sfputs_r+0x22>
 8007194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007198:	463a      	mov	r2, r7
 800719a:	4630      	mov	r0, r6
 800719c:	f7ff ffda 	bl	8007154 <__sfputc_r>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d1f3      	bne.n	800718c <__sfputs_r+0xa>
 80071a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080071a8 <_vfiprintf_r>:
 80071a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ac:	460d      	mov	r5, r1
 80071ae:	b09d      	sub	sp, #116	; 0x74
 80071b0:	4614      	mov	r4, r2
 80071b2:	4698      	mov	r8, r3
 80071b4:	4606      	mov	r6, r0
 80071b6:	b118      	cbz	r0, 80071c0 <_vfiprintf_r+0x18>
 80071b8:	6983      	ldr	r3, [r0, #24]
 80071ba:	b90b      	cbnz	r3, 80071c0 <_vfiprintf_r+0x18>
 80071bc:	f7ff fed0 	bl	8006f60 <__sinit>
 80071c0:	4b89      	ldr	r3, [pc, #548]	; (80073e8 <_vfiprintf_r+0x240>)
 80071c2:	429d      	cmp	r5, r3
 80071c4:	d11b      	bne.n	80071fe <_vfiprintf_r+0x56>
 80071c6:	6875      	ldr	r5, [r6, #4]
 80071c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071ca:	07d9      	lsls	r1, r3, #31
 80071cc:	d405      	bmi.n	80071da <_vfiprintf_r+0x32>
 80071ce:	89ab      	ldrh	r3, [r5, #12]
 80071d0:	059a      	lsls	r2, r3, #22
 80071d2:	d402      	bmi.n	80071da <_vfiprintf_r+0x32>
 80071d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071d6:	f7ff ff61 	bl	800709c <__retarget_lock_acquire_recursive>
 80071da:	89ab      	ldrh	r3, [r5, #12]
 80071dc:	071b      	lsls	r3, r3, #28
 80071de:	d501      	bpl.n	80071e4 <_vfiprintf_r+0x3c>
 80071e0:	692b      	ldr	r3, [r5, #16]
 80071e2:	b9eb      	cbnz	r3, 8007220 <_vfiprintf_r+0x78>
 80071e4:	4629      	mov	r1, r5
 80071e6:	4630      	mov	r0, r6
 80071e8:	f000 fb5a 	bl	80078a0 <__swsetup_r>
 80071ec:	b1c0      	cbz	r0, 8007220 <_vfiprintf_r+0x78>
 80071ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071f0:	07dc      	lsls	r4, r3, #31
 80071f2:	d50e      	bpl.n	8007212 <_vfiprintf_r+0x6a>
 80071f4:	f04f 30ff 	mov.w	r0, #4294967295
 80071f8:	b01d      	add	sp, #116	; 0x74
 80071fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071fe:	4b7b      	ldr	r3, [pc, #492]	; (80073ec <_vfiprintf_r+0x244>)
 8007200:	429d      	cmp	r5, r3
 8007202:	d101      	bne.n	8007208 <_vfiprintf_r+0x60>
 8007204:	68b5      	ldr	r5, [r6, #8]
 8007206:	e7df      	b.n	80071c8 <_vfiprintf_r+0x20>
 8007208:	4b79      	ldr	r3, [pc, #484]	; (80073f0 <_vfiprintf_r+0x248>)
 800720a:	429d      	cmp	r5, r3
 800720c:	bf08      	it	eq
 800720e:	68f5      	ldreq	r5, [r6, #12]
 8007210:	e7da      	b.n	80071c8 <_vfiprintf_r+0x20>
 8007212:	89ab      	ldrh	r3, [r5, #12]
 8007214:	0598      	lsls	r0, r3, #22
 8007216:	d4ed      	bmi.n	80071f4 <_vfiprintf_r+0x4c>
 8007218:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800721a:	f7ff ff40 	bl	800709e <__retarget_lock_release_recursive>
 800721e:	e7e9      	b.n	80071f4 <_vfiprintf_r+0x4c>
 8007220:	2300      	movs	r3, #0
 8007222:	9309      	str	r3, [sp, #36]	; 0x24
 8007224:	2320      	movs	r3, #32
 8007226:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800722a:	f8cd 800c 	str.w	r8, [sp, #12]
 800722e:	2330      	movs	r3, #48	; 0x30
 8007230:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80073f4 <_vfiprintf_r+0x24c>
 8007234:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007238:	f04f 0901 	mov.w	r9, #1
 800723c:	4623      	mov	r3, r4
 800723e:	469a      	mov	sl, r3
 8007240:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007244:	b10a      	cbz	r2, 800724a <_vfiprintf_r+0xa2>
 8007246:	2a25      	cmp	r2, #37	; 0x25
 8007248:	d1f9      	bne.n	800723e <_vfiprintf_r+0x96>
 800724a:	ebba 0b04 	subs.w	fp, sl, r4
 800724e:	d00b      	beq.n	8007268 <_vfiprintf_r+0xc0>
 8007250:	465b      	mov	r3, fp
 8007252:	4622      	mov	r2, r4
 8007254:	4629      	mov	r1, r5
 8007256:	4630      	mov	r0, r6
 8007258:	f7ff ff93 	bl	8007182 <__sfputs_r>
 800725c:	3001      	adds	r0, #1
 800725e:	f000 80aa 	beq.w	80073b6 <_vfiprintf_r+0x20e>
 8007262:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007264:	445a      	add	r2, fp
 8007266:	9209      	str	r2, [sp, #36]	; 0x24
 8007268:	f89a 3000 	ldrb.w	r3, [sl]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 80a2 	beq.w	80073b6 <_vfiprintf_r+0x20e>
 8007272:	2300      	movs	r3, #0
 8007274:	f04f 32ff 	mov.w	r2, #4294967295
 8007278:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800727c:	f10a 0a01 	add.w	sl, sl, #1
 8007280:	9304      	str	r3, [sp, #16]
 8007282:	9307      	str	r3, [sp, #28]
 8007284:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007288:	931a      	str	r3, [sp, #104]	; 0x68
 800728a:	4654      	mov	r4, sl
 800728c:	2205      	movs	r2, #5
 800728e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007292:	4858      	ldr	r0, [pc, #352]	; (80073f4 <_vfiprintf_r+0x24c>)
 8007294:	f7f8 ff9c 	bl	80001d0 <memchr>
 8007298:	9a04      	ldr	r2, [sp, #16]
 800729a:	b9d8      	cbnz	r0, 80072d4 <_vfiprintf_r+0x12c>
 800729c:	06d1      	lsls	r1, r2, #27
 800729e:	bf44      	itt	mi
 80072a0:	2320      	movmi	r3, #32
 80072a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072a6:	0713      	lsls	r3, r2, #28
 80072a8:	bf44      	itt	mi
 80072aa:	232b      	movmi	r3, #43	; 0x2b
 80072ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072b0:	f89a 3000 	ldrb.w	r3, [sl]
 80072b4:	2b2a      	cmp	r3, #42	; 0x2a
 80072b6:	d015      	beq.n	80072e4 <_vfiprintf_r+0x13c>
 80072b8:	9a07      	ldr	r2, [sp, #28]
 80072ba:	4654      	mov	r4, sl
 80072bc:	2000      	movs	r0, #0
 80072be:	f04f 0c0a 	mov.w	ip, #10
 80072c2:	4621      	mov	r1, r4
 80072c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072c8:	3b30      	subs	r3, #48	; 0x30
 80072ca:	2b09      	cmp	r3, #9
 80072cc:	d94e      	bls.n	800736c <_vfiprintf_r+0x1c4>
 80072ce:	b1b0      	cbz	r0, 80072fe <_vfiprintf_r+0x156>
 80072d0:	9207      	str	r2, [sp, #28]
 80072d2:	e014      	b.n	80072fe <_vfiprintf_r+0x156>
 80072d4:	eba0 0308 	sub.w	r3, r0, r8
 80072d8:	fa09 f303 	lsl.w	r3, r9, r3
 80072dc:	4313      	orrs	r3, r2
 80072de:	9304      	str	r3, [sp, #16]
 80072e0:	46a2      	mov	sl, r4
 80072e2:	e7d2      	b.n	800728a <_vfiprintf_r+0xe2>
 80072e4:	9b03      	ldr	r3, [sp, #12]
 80072e6:	1d19      	adds	r1, r3, #4
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	9103      	str	r1, [sp, #12]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	bfbb      	ittet	lt
 80072f0:	425b      	neglt	r3, r3
 80072f2:	f042 0202 	orrlt.w	r2, r2, #2
 80072f6:	9307      	strge	r3, [sp, #28]
 80072f8:	9307      	strlt	r3, [sp, #28]
 80072fa:	bfb8      	it	lt
 80072fc:	9204      	strlt	r2, [sp, #16]
 80072fe:	7823      	ldrb	r3, [r4, #0]
 8007300:	2b2e      	cmp	r3, #46	; 0x2e
 8007302:	d10c      	bne.n	800731e <_vfiprintf_r+0x176>
 8007304:	7863      	ldrb	r3, [r4, #1]
 8007306:	2b2a      	cmp	r3, #42	; 0x2a
 8007308:	d135      	bne.n	8007376 <_vfiprintf_r+0x1ce>
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	1d1a      	adds	r2, r3, #4
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	9203      	str	r2, [sp, #12]
 8007312:	2b00      	cmp	r3, #0
 8007314:	bfb8      	it	lt
 8007316:	f04f 33ff 	movlt.w	r3, #4294967295
 800731a:	3402      	adds	r4, #2
 800731c:	9305      	str	r3, [sp, #20]
 800731e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007404 <_vfiprintf_r+0x25c>
 8007322:	7821      	ldrb	r1, [r4, #0]
 8007324:	2203      	movs	r2, #3
 8007326:	4650      	mov	r0, sl
 8007328:	f7f8 ff52 	bl	80001d0 <memchr>
 800732c:	b140      	cbz	r0, 8007340 <_vfiprintf_r+0x198>
 800732e:	2340      	movs	r3, #64	; 0x40
 8007330:	eba0 000a 	sub.w	r0, r0, sl
 8007334:	fa03 f000 	lsl.w	r0, r3, r0
 8007338:	9b04      	ldr	r3, [sp, #16]
 800733a:	4303      	orrs	r3, r0
 800733c:	3401      	adds	r4, #1
 800733e:	9304      	str	r3, [sp, #16]
 8007340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007344:	482c      	ldr	r0, [pc, #176]	; (80073f8 <_vfiprintf_r+0x250>)
 8007346:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800734a:	2206      	movs	r2, #6
 800734c:	f7f8 ff40 	bl	80001d0 <memchr>
 8007350:	2800      	cmp	r0, #0
 8007352:	d03f      	beq.n	80073d4 <_vfiprintf_r+0x22c>
 8007354:	4b29      	ldr	r3, [pc, #164]	; (80073fc <_vfiprintf_r+0x254>)
 8007356:	bb1b      	cbnz	r3, 80073a0 <_vfiprintf_r+0x1f8>
 8007358:	9b03      	ldr	r3, [sp, #12]
 800735a:	3307      	adds	r3, #7
 800735c:	f023 0307 	bic.w	r3, r3, #7
 8007360:	3308      	adds	r3, #8
 8007362:	9303      	str	r3, [sp, #12]
 8007364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007366:	443b      	add	r3, r7
 8007368:	9309      	str	r3, [sp, #36]	; 0x24
 800736a:	e767      	b.n	800723c <_vfiprintf_r+0x94>
 800736c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007370:	460c      	mov	r4, r1
 8007372:	2001      	movs	r0, #1
 8007374:	e7a5      	b.n	80072c2 <_vfiprintf_r+0x11a>
 8007376:	2300      	movs	r3, #0
 8007378:	3401      	adds	r4, #1
 800737a:	9305      	str	r3, [sp, #20]
 800737c:	4619      	mov	r1, r3
 800737e:	f04f 0c0a 	mov.w	ip, #10
 8007382:	4620      	mov	r0, r4
 8007384:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007388:	3a30      	subs	r2, #48	; 0x30
 800738a:	2a09      	cmp	r2, #9
 800738c:	d903      	bls.n	8007396 <_vfiprintf_r+0x1ee>
 800738e:	2b00      	cmp	r3, #0
 8007390:	d0c5      	beq.n	800731e <_vfiprintf_r+0x176>
 8007392:	9105      	str	r1, [sp, #20]
 8007394:	e7c3      	b.n	800731e <_vfiprintf_r+0x176>
 8007396:	fb0c 2101 	mla	r1, ip, r1, r2
 800739a:	4604      	mov	r4, r0
 800739c:	2301      	movs	r3, #1
 800739e:	e7f0      	b.n	8007382 <_vfiprintf_r+0x1da>
 80073a0:	ab03      	add	r3, sp, #12
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	462a      	mov	r2, r5
 80073a6:	4b16      	ldr	r3, [pc, #88]	; (8007400 <_vfiprintf_r+0x258>)
 80073a8:	a904      	add	r1, sp, #16
 80073aa:	4630      	mov	r0, r6
 80073ac:	f3af 8000 	nop.w
 80073b0:	4607      	mov	r7, r0
 80073b2:	1c78      	adds	r0, r7, #1
 80073b4:	d1d6      	bne.n	8007364 <_vfiprintf_r+0x1bc>
 80073b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073b8:	07d9      	lsls	r1, r3, #31
 80073ba:	d405      	bmi.n	80073c8 <_vfiprintf_r+0x220>
 80073bc:	89ab      	ldrh	r3, [r5, #12]
 80073be:	059a      	lsls	r2, r3, #22
 80073c0:	d402      	bmi.n	80073c8 <_vfiprintf_r+0x220>
 80073c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073c4:	f7ff fe6b 	bl	800709e <__retarget_lock_release_recursive>
 80073c8:	89ab      	ldrh	r3, [r5, #12]
 80073ca:	065b      	lsls	r3, r3, #25
 80073cc:	f53f af12 	bmi.w	80071f4 <_vfiprintf_r+0x4c>
 80073d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073d2:	e711      	b.n	80071f8 <_vfiprintf_r+0x50>
 80073d4:	ab03      	add	r3, sp, #12
 80073d6:	9300      	str	r3, [sp, #0]
 80073d8:	462a      	mov	r2, r5
 80073da:	4b09      	ldr	r3, [pc, #36]	; (8007400 <_vfiprintf_r+0x258>)
 80073dc:	a904      	add	r1, sp, #16
 80073de:	4630      	mov	r0, r6
 80073e0:	f000 f880 	bl	80074e4 <_printf_i>
 80073e4:	e7e4      	b.n	80073b0 <_vfiprintf_r+0x208>
 80073e6:	bf00      	nop
 80073e8:	0800a524 	.word	0x0800a524
 80073ec:	0800a544 	.word	0x0800a544
 80073f0:	0800a504 	.word	0x0800a504
 80073f4:	0800a564 	.word	0x0800a564
 80073f8:	0800a56e 	.word	0x0800a56e
 80073fc:	00000000 	.word	0x00000000
 8007400:	08007183 	.word	0x08007183
 8007404:	0800a56a 	.word	0x0800a56a

08007408 <_printf_common>:
 8007408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800740c:	4616      	mov	r6, r2
 800740e:	4699      	mov	r9, r3
 8007410:	688a      	ldr	r2, [r1, #8]
 8007412:	690b      	ldr	r3, [r1, #16]
 8007414:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007418:	4293      	cmp	r3, r2
 800741a:	bfb8      	it	lt
 800741c:	4613      	movlt	r3, r2
 800741e:	6033      	str	r3, [r6, #0]
 8007420:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007424:	4607      	mov	r7, r0
 8007426:	460c      	mov	r4, r1
 8007428:	b10a      	cbz	r2, 800742e <_printf_common+0x26>
 800742a:	3301      	adds	r3, #1
 800742c:	6033      	str	r3, [r6, #0]
 800742e:	6823      	ldr	r3, [r4, #0]
 8007430:	0699      	lsls	r1, r3, #26
 8007432:	bf42      	ittt	mi
 8007434:	6833      	ldrmi	r3, [r6, #0]
 8007436:	3302      	addmi	r3, #2
 8007438:	6033      	strmi	r3, [r6, #0]
 800743a:	6825      	ldr	r5, [r4, #0]
 800743c:	f015 0506 	ands.w	r5, r5, #6
 8007440:	d106      	bne.n	8007450 <_printf_common+0x48>
 8007442:	f104 0a19 	add.w	sl, r4, #25
 8007446:	68e3      	ldr	r3, [r4, #12]
 8007448:	6832      	ldr	r2, [r6, #0]
 800744a:	1a9b      	subs	r3, r3, r2
 800744c:	42ab      	cmp	r3, r5
 800744e:	dc26      	bgt.n	800749e <_printf_common+0x96>
 8007450:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007454:	1e13      	subs	r3, r2, #0
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	bf18      	it	ne
 800745a:	2301      	movne	r3, #1
 800745c:	0692      	lsls	r2, r2, #26
 800745e:	d42b      	bmi.n	80074b8 <_printf_common+0xb0>
 8007460:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007464:	4649      	mov	r1, r9
 8007466:	4638      	mov	r0, r7
 8007468:	47c0      	blx	r8
 800746a:	3001      	adds	r0, #1
 800746c:	d01e      	beq.n	80074ac <_printf_common+0xa4>
 800746e:	6823      	ldr	r3, [r4, #0]
 8007470:	68e5      	ldr	r5, [r4, #12]
 8007472:	6832      	ldr	r2, [r6, #0]
 8007474:	f003 0306 	and.w	r3, r3, #6
 8007478:	2b04      	cmp	r3, #4
 800747a:	bf08      	it	eq
 800747c:	1aad      	subeq	r5, r5, r2
 800747e:	68a3      	ldr	r3, [r4, #8]
 8007480:	6922      	ldr	r2, [r4, #16]
 8007482:	bf0c      	ite	eq
 8007484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007488:	2500      	movne	r5, #0
 800748a:	4293      	cmp	r3, r2
 800748c:	bfc4      	itt	gt
 800748e:	1a9b      	subgt	r3, r3, r2
 8007490:	18ed      	addgt	r5, r5, r3
 8007492:	2600      	movs	r6, #0
 8007494:	341a      	adds	r4, #26
 8007496:	42b5      	cmp	r5, r6
 8007498:	d11a      	bne.n	80074d0 <_printf_common+0xc8>
 800749a:	2000      	movs	r0, #0
 800749c:	e008      	b.n	80074b0 <_printf_common+0xa8>
 800749e:	2301      	movs	r3, #1
 80074a0:	4652      	mov	r2, sl
 80074a2:	4649      	mov	r1, r9
 80074a4:	4638      	mov	r0, r7
 80074a6:	47c0      	blx	r8
 80074a8:	3001      	adds	r0, #1
 80074aa:	d103      	bne.n	80074b4 <_printf_common+0xac>
 80074ac:	f04f 30ff 	mov.w	r0, #4294967295
 80074b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b4:	3501      	adds	r5, #1
 80074b6:	e7c6      	b.n	8007446 <_printf_common+0x3e>
 80074b8:	18e1      	adds	r1, r4, r3
 80074ba:	1c5a      	adds	r2, r3, #1
 80074bc:	2030      	movs	r0, #48	; 0x30
 80074be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074c2:	4422      	add	r2, r4
 80074c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074cc:	3302      	adds	r3, #2
 80074ce:	e7c7      	b.n	8007460 <_printf_common+0x58>
 80074d0:	2301      	movs	r3, #1
 80074d2:	4622      	mov	r2, r4
 80074d4:	4649      	mov	r1, r9
 80074d6:	4638      	mov	r0, r7
 80074d8:	47c0      	blx	r8
 80074da:	3001      	adds	r0, #1
 80074dc:	d0e6      	beq.n	80074ac <_printf_common+0xa4>
 80074de:	3601      	adds	r6, #1
 80074e0:	e7d9      	b.n	8007496 <_printf_common+0x8e>
	...

080074e4 <_printf_i>:
 80074e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074e8:	460c      	mov	r4, r1
 80074ea:	4691      	mov	r9, r2
 80074ec:	7e27      	ldrb	r7, [r4, #24]
 80074ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80074f0:	2f78      	cmp	r7, #120	; 0x78
 80074f2:	4680      	mov	r8, r0
 80074f4:	469a      	mov	sl, r3
 80074f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074fa:	d807      	bhi.n	800750c <_printf_i+0x28>
 80074fc:	2f62      	cmp	r7, #98	; 0x62
 80074fe:	d80a      	bhi.n	8007516 <_printf_i+0x32>
 8007500:	2f00      	cmp	r7, #0
 8007502:	f000 80d8 	beq.w	80076b6 <_printf_i+0x1d2>
 8007506:	2f58      	cmp	r7, #88	; 0x58
 8007508:	f000 80a3 	beq.w	8007652 <_printf_i+0x16e>
 800750c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007510:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007514:	e03a      	b.n	800758c <_printf_i+0xa8>
 8007516:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800751a:	2b15      	cmp	r3, #21
 800751c:	d8f6      	bhi.n	800750c <_printf_i+0x28>
 800751e:	a001      	add	r0, pc, #4	; (adr r0, 8007524 <_printf_i+0x40>)
 8007520:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007524:	0800757d 	.word	0x0800757d
 8007528:	08007591 	.word	0x08007591
 800752c:	0800750d 	.word	0x0800750d
 8007530:	0800750d 	.word	0x0800750d
 8007534:	0800750d 	.word	0x0800750d
 8007538:	0800750d 	.word	0x0800750d
 800753c:	08007591 	.word	0x08007591
 8007540:	0800750d 	.word	0x0800750d
 8007544:	0800750d 	.word	0x0800750d
 8007548:	0800750d 	.word	0x0800750d
 800754c:	0800750d 	.word	0x0800750d
 8007550:	0800769d 	.word	0x0800769d
 8007554:	080075c1 	.word	0x080075c1
 8007558:	0800767f 	.word	0x0800767f
 800755c:	0800750d 	.word	0x0800750d
 8007560:	0800750d 	.word	0x0800750d
 8007564:	080076bf 	.word	0x080076bf
 8007568:	0800750d 	.word	0x0800750d
 800756c:	080075c1 	.word	0x080075c1
 8007570:	0800750d 	.word	0x0800750d
 8007574:	0800750d 	.word	0x0800750d
 8007578:	08007687 	.word	0x08007687
 800757c:	680b      	ldr	r3, [r1, #0]
 800757e:	1d1a      	adds	r2, r3, #4
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	600a      	str	r2, [r1, #0]
 8007584:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007588:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800758c:	2301      	movs	r3, #1
 800758e:	e0a3      	b.n	80076d8 <_printf_i+0x1f4>
 8007590:	6825      	ldr	r5, [r4, #0]
 8007592:	6808      	ldr	r0, [r1, #0]
 8007594:	062e      	lsls	r6, r5, #24
 8007596:	f100 0304 	add.w	r3, r0, #4
 800759a:	d50a      	bpl.n	80075b2 <_printf_i+0xce>
 800759c:	6805      	ldr	r5, [r0, #0]
 800759e:	600b      	str	r3, [r1, #0]
 80075a0:	2d00      	cmp	r5, #0
 80075a2:	da03      	bge.n	80075ac <_printf_i+0xc8>
 80075a4:	232d      	movs	r3, #45	; 0x2d
 80075a6:	426d      	negs	r5, r5
 80075a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075ac:	485e      	ldr	r0, [pc, #376]	; (8007728 <_printf_i+0x244>)
 80075ae:	230a      	movs	r3, #10
 80075b0:	e019      	b.n	80075e6 <_printf_i+0x102>
 80075b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80075b6:	6805      	ldr	r5, [r0, #0]
 80075b8:	600b      	str	r3, [r1, #0]
 80075ba:	bf18      	it	ne
 80075bc:	b22d      	sxthne	r5, r5
 80075be:	e7ef      	b.n	80075a0 <_printf_i+0xbc>
 80075c0:	680b      	ldr	r3, [r1, #0]
 80075c2:	6825      	ldr	r5, [r4, #0]
 80075c4:	1d18      	adds	r0, r3, #4
 80075c6:	6008      	str	r0, [r1, #0]
 80075c8:	0628      	lsls	r0, r5, #24
 80075ca:	d501      	bpl.n	80075d0 <_printf_i+0xec>
 80075cc:	681d      	ldr	r5, [r3, #0]
 80075ce:	e002      	b.n	80075d6 <_printf_i+0xf2>
 80075d0:	0669      	lsls	r1, r5, #25
 80075d2:	d5fb      	bpl.n	80075cc <_printf_i+0xe8>
 80075d4:	881d      	ldrh	r5, [r3, #0]
 80075d6:	4854      	ldr	r0, [pc, #336]	; (8007728 <_printf_i+0x244>)
 80075d8:	2f6f      	cmp	r7, #111	; 0x6f
 80075da:	bf0c      	ite	eq
 80075dc:	2308      	moveq	r3, #8
 80075de:	230a      	movne	r3, #10
 80075e0:	2100      	movs	r1, #0
 80075e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075e6:	6866      	ldr	r6, [r4, #4]
 80075e8:	60a6      	str	r6, [r4, #8]
 80075ea:	2e00      	cmp	r6, #0
 80075ec:	bfa2      	ittt	ge
 80075ee:	6821      	ldrge	r1, [r4, #0]
 80075f0:	f021 0104 	bicge.w	r1, r1, #4
 80075f4:	6021      	strge	r1, [r4, #0]
 80075f6:	b90d      	cbnz	r5, 80075fc <_printf_i+0x118>
 80075f8:	2e00      	cmp	r6, #0
 80075fa:	d04d      	beq.n	8007698 <_printf_i+0x1b4>
 80075fc:	4616      	mov	r6, r2
 80075fe:	fbb5 f1f3 	udiv	r1, r5, r3
 8007602:	fb03 5711 	mls	r7, r3, r1, r5
 8007606:	5dc7      	ldrb	r7, [r0, r7]
 8007608:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800760c:	462f      	mov	r7, r5
 800760e:	42bb      	cmp	r3, r7
 8007610:	460d      	mov	r5, r1
 8007612:	d9f4      	bls.n	80075fe <_printf_i+0x11a>
 8007614:	2b08      	cmp	r3, #8
 8007616:	d10b      	bne.n	8007630 <_printf_i+0x14c>
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	07df      	lsls	r7, r3, #31
 800761c:	d508      	bpl.n	8007630 <_printf_i+0x14c>
 800761e:	6923      	ldr	r3, [r4, #16]
 8007620:	6861      	ldr	r1, [r4, #4]
 8007622:	4299      	cmp	r1, r3
 8007624:	bfde      	ittt	le
 8007626:	2330      	movle	r3, #48	; 0x30
 8007628:	f806 3c01 	strble.w	r3, [r6, #-1]
 800762c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007630:	1b92      	subs	r2, r2, r6
 8007632:	6122      	str	r2, [r4, #16]
 8007634:	f8cd a000 	str.w	sl, [sp]
 8007638:	464b      	mov	r3, r9
 800763a:	aa03      	add	r2, sp, #12
 800763c:	4621      	mov	r1, r4
 800763e:	4640      	mov	r0, r8
 8007640:	f7ff fee2 	bl	8007408 <_printf_common>
 8007644:	3001      	adds	r0, #1
 8007646:	d14c      	bne.n	80076e2 <_printf_i+0x1fe>
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	b004      	add	sp, #16
 800764e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007652:	4835      	ldr	r0, [pc, #212]	; (8007728 <_printf_i+0x244>)
 8007654:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007658:	6823      	ldr	r3, [r4, #0]
 800765a:	680e      	ldr	r6, [r1, #0]
 800765c:	061f      	lsls	r7, r3, #24
 800765e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007662:	600e      	str	r6, [r1, #0]
 8007664:	d514      	bpl.n	8007690 <_printf_i+0x1ac>
 8007666:	07d9      	lsls	r1, r3, #31
 8007668:	bf44      	itt	mi
 800766a:	f043 0320 	orrmi.w	r3, r3, #32
 800766e:	6023      	strmi	r3, [r4, #0]
 8007670:	b91d      	cbnz	r5, 800767a <_printf_i+0x196>
 8007672:	6823      	ldr	r3, [r4, #0]
 8007674:	f023 0320 	bic.w	r3, r3, #32
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	2310      	movs	r3, #16
 800767c:	e7b0      	b.n	80075e0 <_printf_i+0xfc>
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	f043 0320 	orr.w	r3, r3, #32
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	2378      	movs	r3, #120	; 0x78
 8007688:	4828      	ldr	r0, [pc, #160]	; (800772c <_printf_i+0x248>)
 800768a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800768e:	e7e3      	b.n	8007658 <_printf_i+0x174>
 8007690:	065e      	lsls	r6, r3, #25
 8007692:	bf48      	it	mi
 8007694:	b2ad      	uxthmi	r5, r5
 8007696:	e7e6      	b.n	8007666 <_printf_i+0x182>
 8007698:	4616      	mov	r6, r2
 800769a:	e7bb      	b.n	8007614 <_printf_i+0x130>
 800769c:	680b      	ldr	r3, [r1, #0]
 800769e:	6826      	ldr	r6, [r4, #0]
 80076a0:	6960      	ldr	r0, [r4, #20]
 80076a2:	1d1d      	adds	r5, r3, #4
 80076a4:	600d      	str	r5, [r1, #0]
 80076a6:	0635      	lsls	r5, r6, #24
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	d501      	bpl.n	80076b0 <_printf_i+0x1cc>
 80076ac:	6018      	str	r0, [r3, #0]
 80076ae:	e002      	b.n	80076b6 <_printf_i+0x1d2>
 80076b0:	0671      	lsls	r1, r6, #25
 80076b2:	d5fb      	bpl.n	80076ac <_printf_i+0x1c8>
 80076b4:	8018      	strh	r0, [r3, #0]
 80076b6:	2300      	movs	r3, #0
 80076b8:	6123      	str	r3, [r4, #16]
 80076ba:	4616      	mov	r6, r2
 80076bc:	e7ba      	b.n	8007634 <_printf_i+0x150>
 80076be:	680b      	ldr	r3, [r1, #0]
 80076c0:	1d1a      	adds	r2, r3, #4
 80076c2:	600a      	str	r2, [r1, #0]
 80076c4:	681e      	ldr	r6, [r3, #0]
 80076c6:	6862      	ldr	r2, [r4, #4]
 80076c8:	2100      	movs	r1, #0
 80076ca:	4630      	mov	r0, r6
 80076cc:	f7f8 fd80 	bl	80001d0 <memchr>
 80076d0:	b108      	cbz	r0, 80076d6 <_printf_i+0x1f2>
 80076d2:	1b80      	subs	r0, r0, r6
 80076d4:	6060      	str	r0, [r4, #4]
 80076d6:	6863      	ldr	r3, [r4, #4]
 80076d8:	6123      	str	r3, [r4, #16]
 80076da:	2300      	movs	r3, #0
 80076dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076e0:	e7a8      	b.n	8007634 <_printf_i+0x150>
 80076e2:	6923      	ldr	r3, [r4, #16]
 80076e4:	4632      	mov	r2, r6
 80076e6:	4649      	mov	r1, r9
 80076e8:	4640      	mov	r0, r8
 80076ea:	47d0      	blx	sl
 80076ec:	3001      	adds	r0, #1
 80076ee:	d0ab      	beq.n	8007648 <_printf_i+0x164>
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	079b      	lsls	r3, r3, #30
 80076f4:	d413      	bmi.n	800771e <_printf_i+0x23a>
 80076f6:	68e0      	ldr	r0, [r4, #12]
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	4298      	cmp	r0, r3
 80076fc:	bfb8      	it	lt
 80076fe:	4618      	movlt	r0, r3
 8007700:	e7a4      	b.n	800764c <_printf_i+0x168>
 8007702:	2301      	movs	r3, #1
 8007704:	4632      	mov	r2, r6
 8007706:	4649      	mov	r1, r9
 8007708:	4640      	mov	r0, r8
 800770a:	47d0      	blx	sl
 800770c:	3001      	adds	r0, #1
 800770e:	d09b      	beq.n	8007648 <_printf_i+0x164>
 8007710:	3501      	adds	r5, #1
 8007712:	68e3      	ldr	r3, [r4, #12]
 8007714:	9903      	ldr	r1, [sp, #12]
 8007716:	1a5b      	subs	r3, r3, r1
 8007718:	42ab      	cmp	r3, r5
 800771a:	dcf2      	bgt.n	8007702 <_printf_i+0x21e>
 800771c:	e7eb      	b.n	80076f6 <_printf_i+0x212>
 800771e:	2500      	movs	r5, #0
 8007720:	f104 0619 	add.w	r6, r4, #25
 8007724:	e7f5      	b.n	8007712 <_printf_i+0x22e>
 8007726:	bf00      	nop
 8007728:	0800a575 	.word	0x0800a575
 800772c:	0800a586 	.word	0x0800a586

08007730 <_sbrk_r>:
 8007730:	b538      	push	{r3, r4, r5, lr}
 8007732:	4d06      	ldr	r5, [pc, #24]	; (800774c <_sbrk_r+0x1c>)
 8007734:	2300      	movs	r3, #0
 8007736:	4604      	mov	r4, r0
 8007738:	4608      	mov	r0, r1
 800773a:	602b      	str	r3, [r5, #0]
 800773c:	f7fa ffe4 	bl	8002708 <_sbrk>
 8007740:	1c43      	adds	r3, r0, #1
 8007742:	d102      	bne.n	800774a <_sbrk_r+0x1a>
 8007744:	682b      	ldr	r3, [r5, #0]
 8007746:	b103      	cbz	r3, 800774a <_sbrk_r+0x1a>
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	bd38      	pop	{r3, r4, r5, pc}
 800774c:	20000e1c 	.word	0x20000e1c

08007750 <__sread>:
 8007750:	b510      	push	{r4, lr}
 8007752:	460c      	mov	r4, r1
 8007754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007758:	f000 fab4 	bl	8007cc4 <_read_r>
 800775c:	2800      	cmp	r0, #0
 800775e:	bfab      	itete	ge
 8007760:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007762:	89a3      	ldrhlt	r3, [r4, #12]
 8007764:	181b      	addge	r3, r3, r0
 8007766:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800776a:	bfac      	ite	ge
 800776c:	6563      	strge	r3, [r4, #84]	; 0x54
 800776e:	81a3      	strhlt	r3, [r4, #12]
 8007770:	bd10      	pop	{r4, pc}

08007772 <__swrite>:
 8007772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007776:	461f      	mov	r7, r3
 8007778:	898b      	ldrh	r3, [r1, #12]
 800777a:	05db      	lsls	r3, r3, #23
 800777c:	4605      	mov	r5, r0
 800777e:	460c      	mov	r4, r1
 8007780:	4616      	mov	r6, r2
 8007782:	d505      	bpl.n	8007790 <__swrite+0x1e>
 8007784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007788:	2302      	movs	r3, #2
 800778a:	2200      	movs	r2, #0
 800778c:	f000 f9c8 	bl	8007b20 <_lseek_r>
 8007790:	89a3      	ldrh	r3, [r4, #12]
 8007792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007796:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800779a:	81a3      	strh	r3, [r4, #12]
 800779c:	4632      	mov	r2, r6
 800779e:	463b      	mov	r3, r7
 80077a0:	4628      	mov	r0, r5
 80077a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077a6:	f000 b869 	b.w	800787c <_write_r>

080077aa <__sseek>:
 80077aa:	b510      	push	{r4, lr}
 80077ac:	460c      	mov	r4, r1
 80077ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b2:	f000 f9b5 	bl	8007b20 <_lseek_r>
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	89a3      	ldrh	r3, [r4, #12]
 80077ba:	bf15      	itete	ne
 80077bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80077be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80077c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80077c6:	81a3      	strheq	r3, [r4, #12]
 80077c8:	bf18      	it	ne
 80077ca:	81a3      	strhne	r3, [r4, #12]
 80077cc:	bd10      	pop	{r4, pc}

080077ce <__sclose>:
 80077ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d2:	f000 b8d3 	b.w	800797c <_close_r>
	...

080077d8 <__swbuf_r>:
 80077d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077da:	460e      	mov	r6, r1
 80077dc:	4614      	mov	r4, r2
 80077de:	4605      	mov	r5, r0
 80077e0:	b118      	cbz	r0, 80077ea <__swbuf_r+0x12>
 80077e2:	6983      	ldr	r3, [r0, #24]
 80077e4:	b90b      	cbnz	r3, 80077ea <__swbuf_r+0x12>
 80077e6:	f7ff fbbb 	bl	8006f60 <__sinit>
 80077ea:	4b21      	ldr	r3, [pc, #132]	; (8007870 <__swbuf_r+0x98>)
 80077ec:	429c      	cmp	r4, r3
 80077ee:	d12b      	bne.n	8007848 <__swbuf_r+0x70>
 80077f0:	686c      	ldr	r4, [r5, #4]
 80077f2:	69a3      	ldr	r3, [r4, #24]
 80077f4:	60a3      	str	r3, [r4, #8]
 80077f6:	89a3      	ldrh	r3, [r4, #12]
 80077f8:	071a      	lsls	r2, r3, #28
 80077fa:	d52f      	bpl.n	800785c <__swbuf_r+0x84>
 80077fc:	6923      	ldr	r3, [r4, #16]
 80077fe:	b36b      	cbz	r3, 800785c <__swbuf_r+0x84>
 8007800:	6923      	ldr	r3, [r4, #16]
 8007802:	6820      	ldr	r0, [r4, #0]
 8007804:	1ac0      	subs	r0, r0, r3
 8007806:	6963      	ldr	r3, [r4, #20]
 8007808:	b2f6      	uxtb	r6, r6
 800780a:	4283      	cmp	r3, r0
 800780c:	4637      	mov	r7, r6
 800780e:	dc04      	bgt.n	800781a <__swbuf_r+0x42>
 8007810:	4621      	mov	r1, r4
 8007812:	4628      	mov	r0, r5
 8007814:	f000 f948 	bl	8007aa8 <_fflush_r>
 8007818:	bb30      	cbnz	r0, 8007868 <__swbuf_r+0x90>
 800781a:	68a3      	ldr	r3, [r4, #8]
 800781c:	3b01      	subs	r3, #1
 800781e:	60a3      	str	r3, [r4, #8]
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	6022      	str	r2, [r4, #0]
 8007826:	701e      	strb	r6, [r3, #0]
 8007828:	6963      	ldr	r3, [r4, #20]
 800782a:	3001      	adds	r0, #1
 800782c:	4283      	cmp	r3, r0
 800782e:	d004      	beq.n	800783a <__swbuf_r+0x62>
 8007830:	89a3      	ldrh	r3, [r4, #12]
 8007832:	07db      	lsls	r3, r3, #31
 8007834:	d506      	bpl.n	8007844 <__swbuf_r+0x6c>
 8007836:	2e0a      	cmp	r6, #10
 8007838:	d104      	bne.n	8007844 <__swbuf_r+0x6c>
 800783a:	4621      	mov	r1, r4
 800783c:	4628      	mov	r0, r5
 800783e:	f000 f933 	bl	8007aa8 <_fflush_r>
 8007842:	b988      	cbnz	r0, 8007868 <__swbuf_r+0x90>
 8007844:	4638      	mov	r0, r7
 8007846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007848:	4b0a      	ldr	r3, [pc, #40]	; (8007874 <__swbuf_r+0x9c>)
 800784a:	429c      	cmp	r4, r3
 800784c:	d101      	bne.n	8007852 <__swbuf_r+0x7a>
 800784e:	68ac      	ldr	r4, [r5, #8]
 8007850:	e7cf      	b.n	80077f2 <__swbuf_r+0x1a>
 8007852:	4b09      	ldr	r3, [pc, #36]	; (8007878 <__swbuf_r+0xa0>)
 8007854:	429c      	cmp	r4, r3
 8007856:	bf08      	it	eq
 8007858:	68ec      	ldreq	r4, [r5, #12]
 800785a:	e7ca      	b.n	80077f2 <__swbuf_r+0x1a>
 800785c:	4621      	mov	r1, r4
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f81e 	bl	80078a0 <__swsetup_r>
 8007864:	2800      	cmp	r0, #0
 8007866:	d0cb      	beq.n	8007800 <__swbuf_r+0x28>
 8007868:	f04f 37ff 	mov.w	r7, #4294967295
 800786c:	e7ea      	b.n	8007844 <__swbuf_r+0x6c>
 800786e:	bf00      	nop
 8007870:	0800a524 	.word	0x0800a524
 8007874:	0800a544 	.word	0x0800a544
 8007878:	0800a504 	.word	0x0800a504

0800787c <_write_r>:
 800787c:	b538      	push	{r3, r4, r5, lr}
 800787e:	4d07      	ldr	r5, [pc, #28]	; (800789c <_write_r+0x20>)
 8007880:	4604      	mov	r4, r0
 8007882:	4608      	mov	r0, r1
 8007884:	4611      	mov	r1, r2
 8007886:	2200      	movs	r2, #0
 8007888:	602a      	str	r2, [r5, #0]
 800788a:	461a      	mov	r2, r3
 800788c:	f7f9 fd1a 	bl	80012c4 <_write>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_write_r+0x1e>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_write_r+0x1e>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	20000e1c 	.word	0x20000e1c

080078a0 <__swsetup_r>:
 80078a0:	4b32      	ldr	r3, [pc, #200]	; (800796c <__swsetup_r+0xcc>)
 80078a2:	b570      	push	{r4, r5, r6, lr}
 80078a4:	681d      	ldr	r5, [r3, #0]
 80078a6:	4606      	mov	r6, r0
 80078a8:	460c      	mov	r4, r1
 80078aa:	b125      	cbz	r5, 80078b6 <__swsetup_r+0x16>
 80078ac:	69ab      	ldr	r3, [r5, #24]
 80078ae:	b913      	cbnz	r3, 80078b6 <__swsetup_r+0x16>
 80078b0:	4628      	mov	r0, r5
 80078b2:	f7ff fb55 	bl	8006f60 <__sinit>
 80078b6:	4b2e      	ldr	r3, [pc, #184]	; (8007970 <__swsetup_r+0xd0>)
 80078b8:	429c      	cmp	r4, r3
 80078ba:	d10f      	bne.n	80078dc <__swsetup_r+0x3c>
 80078bc:	686c      	ldr	r4, [r5, #4]
 80078be:	89a3      	ldrh	r3, [r4, #12]
 80078c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078c4:	0719      	lsls	r1, r3, #28
 80078c6:	d42c      	bmi.n	8007922 <__swsetup_r+0x82>
 80078c8:	06dd      	lsls	r5, r3, #27
 80078ca:	d411      	bmi.n	80078f0 <__swsetup_r+0x50>
 80078cc:	2309      	movs	r3, #9
 80078ce:	6033      	str	r3, [r6, #0]
 80078d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078d4:	81a3      	strh	r3, [r4, #12]
 80078d6:	f04f 30ff 	mov.w	r0, #4294967295
 80078da:	e03e      	b.n	800795a <__swsetup_r+0xba>
 80078dc:	4b25      	ldr	r3, [pc, #148]	; (8007974 <__swsetup_r+0xd4>)
 80078de:	429c      	cmp	r4, r3
 80078e0:	d101      	bne.n	80078e6 <__swsetup_r+0x46>
 80078e2:	68ac      	ldr	r4, [r5, #8]
 80078e4:	e7eb      	b.n	80078be <__swsetup_r+0x1e>
 80078e6:	4b24      	ldr	r3, [pc, #144]	; (8007978 <__swsetup_r+0xd8>)
 80078e8:	429c      	cmp	r4, r3
 80078ea:	bf08      	it	eq
 80078ec:	68ec      	ldreq	r4, [r5, #12]
 80078ee:	e7e6      	b.n	80078be <__swsetup_r+0x1e>
 80078f0:	0758      	lsls	r0, r3, #29
 80078f2:	d512      	bpl.n	800791a <__swsetup_r+0x7a>
 80078f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078f6:	b141      	cbz	r1, 800790a <__swsetup_r+0x6a>
 80078f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078fc:	4299      	cmp	r1, r3
 80078fe:	d002      	beq.n	8007906 <__swsetup_r+0x66>
 8007900:	4630      	mov	r0, r6
 8007902:	f000 f98f 	bl	8007c24 <_free_r>
 8007906:	2300      	movs	r3, #0
 8007908:	6363      	str	r3, [r4, #52]	; 0x34
 800790a:	89a3      	ldrh	r3, [r4, #12]
 800790c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007910:	81a3      	strh	r3, [r4, #12]
 8007912:	2300      	movs	r3, #0
 8007914:	6063      	str	r3, [r4, #4]
 8007916:	6923      	ldr	r3, [r4, #16]
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	89a3      	ldrh	r3, [r4, #12]
 800791c:	f043 0308 	orr.w	r3, r3, #8
 8007920:	81a3      	strh	r3, [r4, #12]
 8007922:	6923      	ldr	r3, [r4, #16]
 8007924:	b94b      	cbnz	r3, 800793a <__swsetup_r+0x9a>
 8007926:	89a3      	ldrh	r3, [r4, #12]
 8007928:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800792c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007930:	d003      	beq.n	800793a <__swsetup_r+0x9a>
 8007932:	4621      	mov	r1, r4
 8007934:	4630      	mov	r0, r6
 8007936:	f000 f929 	bl	8007b8c <__smakebuf_r>
 800793a:	89a0      	ldrh	r0, [r4, #12]
 800793c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007940:	f010 0301 	ands.w	r3, r0, #1
 8007944:	d00a      	beq.n	800795c <__swsetup_r+0xbc>
 8007946:	2300      	movs	r3, #0
 8007948:	60a3      	str	r3, [r4, #8]
 800794a:	6963      	ldr	r3, [r4, #20]
 800794c:	425b      	negs	r3, r3
 800794e:	61a3      	str	r3, [r4, #24]
 8007950:	6923      	ldr	r3, [r4, #16]
 8007952:	b943      	cbnz	r3, 8007966 <__swsetup_r+0xc6>
 8007954:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007958:	d1ba      	bne.n	80078d0 <__swsetup_r+0x30>
 800795a:	bd70      	pop	{r4, r5, r6, pc}
 800795c:	0781      	lsls	r1, r0, #30
 800795e:	bf58      	it	pl
 8007960:	6963      	ldrpl	r3, [r4, #20]
 8007962:	60a3      	str	r3, [r4, #8]
 8007964:	e7f4      	b.n	8007950 <__swsetup_r+0xb0>
 8007966:	2000      	movs	r0, #0
 8007968:	e7f7      	b.n	800795a <__swsetup_r+0xba>
 800796a:	bf00      	nop
 800796c:	20000068 	.word	0x20000068
 8007970:	0800a524 	.word	0x0800a524
 8007974:	0800a544 	.word	0x0800a544
 8007978:	0800a504 	.word	0x0800a504

0800797c <_close_r>:
 800797c:	b538      	push	{r3, r4, r5, lr}
 800797e:	4d06      	ldr	r5, [pc, #24]	; (8007998 <_close_r+0x1c>)
 8007980:	2300      	movs	r3, #0
 8007982:	4604      	mov	r4, r0
 8007984:	4608      	mov	r0, r1
 8007986:	602b      	str	r3, [r5, #0]
 8007988:	f7fa fe89 	bl	800269e <_close>
 800798c:	1c43      	adds	r3, r0, #1
 800798e:	d102      	bne.n	8007996 <_close_r+0x1a>
 8007990:	682b      	ldr	r3, [r5, #0]
 8007992:	b103      	cbz	r3, 8007996 <_close_r+0x1a>
 8007994:	6023      	str	r3, [r4, #0]
 8007996:	bd38      	pop	{r3, r4, r5, pc}
 8007998:	20000e1c 	.word	0x20000e1c

0800799c <__sflush_r>:
 800799c:	898a      	ldrh	r2, [r1, #12]
 800799e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a2:	4605      	mov	r5, r0
 80079a4:	0710      	lsls	r0, r2, #28
 80079a6:	460c      	mov	r4, r1
 80079a8:	d458      	bmi.n	8007a5c <__sflush_r+0xc0>
 80079aa:	684b      	ldr	r3, [r1, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	dc05      	bgt.n	80079bc <__sflush_r+0x20>
 80079b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	dc02      	bgt.n	80079bc <__sflush_r+0x20>
 80079b6:	2000      	movs	r0, #0
 80079b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079be:	2e00      	cmp	r6, #0
 80079c0:	d0f9      	beq.n	80079b6 <__sflush_r+0x1a>
 80079c2:	2300      	movs	r3, #0
 80079c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80079c8:	682f      	ldr	r7, [r5, #0]
 80079ca:	602b      	str	r3, [r5, #0]
 80079cc:	d032      	beq.n	8007a34 <__sflush_r+0x98>
 80079ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80079d0:	89a3      	ldrh	r3, [r4, #12]
 80079d2:	075a      	lsls	r2, r3, #29
 80079d4:	d505      	bpl.n	80079e2 <__sflush_r+0x46>
 80079d6:	6863      	ldr	r3, [r4, #4]
 80079d8:	1ac0      	subs	r0, r0, r3
 80079da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80079dc:	b10b      	cbz	r3, 80079e2 <__sflush_r+0x46>
 80079de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80079e0:	1ac0      	subs	r0, r0, r3
 80079e2:	2300      	movs	r3, #0
 80079e4:	4602      	mov	r2, r0
 80079e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80079e8:	6a21      	ldr	r1, [r4, #32]
 80079ea:	4628      	mov	r0, r5
 80079ec:	47b0      	blx	r6
 80079ee:	1c43      	adds	r3, r0, #1
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	d106      	bne.n	8007a02 <__sflush_r+0x66>
 80079f4:	6829      	ldr	r1, [r5, #0]
 80079f6:	291d      	cmp	r1, #29
 80079f8:	d82c      	bhi.n	8007a54 <__sflush_r+0xb8>
 80079fa:	4a2a      	ldr	r2, [pc, #168]	; (8007aa4 <__sflush_r+0x108>)
 80079fc:	40ca      	lsrs	r2, r1
 80079fe:	07d6      	lsls	r6, r2, #31
 8007a00:	d528      	bpl.n	8007a54 <__sflush_r+0xb8>
 8007a02:	2200      	movs	r2, #0
 8007a04:	6062      	str	r2, [r4, #4]
 8007a06:	04d9      	lsls	r1, r3, #19
 8007a08:	6922      	ldr	r2, [r4, #16]
 8007a0a:	6022      	str	r2, [r4, #0]
 8007a0c:	d504      	bpl.n	8007a18 <__sflush_r+0x7c>
 8007a0e:	1c42      	adds	r2, r0, #1
 8007a10:	d101      	bne.n	8007a16 <__sflush_r+0x7a>
 8007a12:	682b      	ldr	r3, [r5, #0]
 8007a14:	b903      	cbnz	r3, 8007a18 <__sflush_r+0x7c>
 8007a16:	6560      	str	r0, [r4, #84]	; 0x54
 8007a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a1a:	602f      	str	r7, [r5, #0]
 8007a1c:	2900      	cmp	r1, #0
 8007a1e:	d0ca      	beq.n	80079b6 <__sflush_r+0x1a>
 8007a20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a24:	4299      	cmp	r1, r3
 8007a26:	d002      	beq.n	8007a2e <__sflush_r+0x92>
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 f8fb 	bl	8007c24 <_free_r>
 8007a2e:	2000      	movs	r0, #0
 8007a30:	6360      	str	r0, [r4, #52]	; 0x34
 8007a32:	e7c1      	b.n	80079b8 <__sflush_r+0x1c>
 8007a34:	6a21      	ldr	r1, [r4, #32]
 8007a36:	2301      	movs	r3, #1
 8007a38:	4628      	mov	r0, r5
 8007a3a:	47b0      	blx	r6
 8007a3c:	1c41      	adds	r1, r0, #1
 8007a3e:	d1c7      	bne.n	80079d0 <__sflush_r+0x34>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d0c4      	beq.n	80079d0 <__sflush_r+0x34>
 8007a46:	2b1d      	cmp	r3, #29
 8007a48:	d001      	beq.n	8007a4e <__sflush_r+0xb2>
 8007a4a:	2b16      	cmp	r3, #22
 8007a4c:	d101      	bne.n	8007a52 <__sflush_r+0xb6>
 8007a4e:	602f      	str	r7, [r5, #0]
 8007a50:	e7b1      	b.n	80079b6 <__sflush_r+0x1a>
 8007a52:	89a3      	ldrh	r3, [r4, #12]
 8007a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a58:	81a3      	strh	r3, [r4, #12]
 8007a5a:	e7ad      	b.n	80079b8 <__sflush_r+0x1c>
 8007a5c:	690f      	ldr	r7, [r1, #16]
 8007a5e:	2f00      	cmp	r7, #0
 8007a60:	d0a9      	beq.n	80079b6 <__sflush_r+0x1a>
 8007a62:	0793      	lsls	r3, r2, #30
 8007a64:	680e      	ldr	r6, [r1, #0]
 8007a66:	bf08      	it	eq
 8007a68:	694b      	ldreq	r3, [r1, #20]
 8007a6a:	600f      	str	r7, [r1, #0]
 8007a6c:	bf18      	it	ne
 8007a6e:	2300      	movne	r3, #0
 8007a70:	eba6 0807 	sub.w	r8, r6, r7
 8007a74:	608b      	str	r3, [r1, #8]
 8007a76:	f1b8 0f00 	cmp.w	r8, #0
 8007a7a:	dd9c      	ble.n	80079b6 <__sflush_r+0x1a>
 8007a7c:	6a21      	ldr	r1, [r4, #32]
 8007a7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a80:	4643      	mov	r3, r8
 8007a82:	463a      	mov	r2, r7
 8007a84:	4628      	mov	r0, r5
 8007a86:	47b0      	blx	r6
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	dc06      	bgt.n	8007a9a <__sflush_r+0xfe>
 8007a8c:	89a3      	ldrh	r3, [r4, #12]
 8007a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a92:	81a3      	strh	r3, [r4, #12]
 8007a94:	f04f 30ff 	mov.w	r0, #4294967295
 8007a98:	e78e      	b.n	80079b8 <__sflush_r+0x1c>
 8007a9a:	4407      	add	r7, r0
 8007a9c:	eba8 0800 	sub.w	r8, r8, r0
 8007aa0:	e7e9      	b.n	8007a76 <__sflush_r+0xda>
 8007aa2:	bf00      	nop
 8007aa4:	20400001 	.word	0x20400001

08007aa8 <_fflush_r>:
 8007aa8:	b538      	push	{r3, r4, r5, lr}
 8007aaa:	690b      	ldr	r3, [r1, #16]
 8007aac:	4605      	mov	r5, r0
 8007aae:	460c      	mov	r4, r1
 8007ab0:	b913      	cbnz	r3, 8007ab8 <_fflush_r+0x10>
 8007ab2:	2500      	movs	r5, #0
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	b118      	cbz	r0, 8007ac2 <_fflush_r+0x1a>
 8007aba:	6983      	ldr	r3, [r0, #24]
 8007abc:	b90b      	cbnz	r3, 8007ac2 <_fflush_r+0x1a>
 8007abe:	f7ff fa4f 	bl	8006f60 <__sinit>
 8007ac2:	4b14      	ldr	r3, [pc, #80]	; (8007b14 <_fflush_r+0x6c>)
 8007ac4:	429c      	cmp	r4, r3
 8007ac6:	d11b      	bne.n	8007b00 <_fflush_r+0x58>
 8007ac8:	686c      	ldr	r4, [r5, #4]
 8007aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d0ef      	beq.n	8007ab2 <_fflush_r+0xa>
 8007ad2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ad4:	07d0      	lsls	r0, r2, #31
 8007ad6:	d404      	bmi.n	8007ae2 <_fflush_r+0x3a>
 8007ad8:	0599      	lsls	r1, r3, #22
 8007ada:	d402      	bmi.n	8007ae2 <_fflush_r+0x3a>
 8007adc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ade:	f7ff fadd 	bl	800709c <__retarget_lock_acquire_recursive>
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	f7ff ff59 	bl	800799c <__sflush_r>
 8007aea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007aec:	07da      	lsls	r2, r3, #31
 8007aee:	4605      	mov	r5, r0
 8007af0:	d4e0      	bmi.n	8007ab4 <_fflush_r+0xc>
 8007af2:	89a3      	ldrh	r3, [r4, #12]
 8007af4:	059b      	lsls	r3, r3, #22
 8007af6:	d4dd      	bmi.n	8007ab4 <_fflush_r+0xc>
 8007af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007afa:	f7ff fad0 	bl	800709e <__retarget_lock_release_recursive>
 8007afe:	e7d9      	b.n	8007ab4 <_fflush_r+0xc>
 8007b00:	4b05      	ldr	r3, [pc, #20]	; (8007b18 <_fflush_r+0x70>)
 8007b02:	429c      	cmp	r4, r3
 8007b04:	d101      	bne.n	8007b0a <_fflush_r+0x62>
 8007b06:	68ac      	ldr	r4, [r5, #8]
 8007b08:	e7df      	b.n	8007aca <_fflush_r+0x22>
 8007b0a:	4b04      	ldr	r3, [pc, #16]	; (8007b1c <_fflush_r+0x74>)
 8007b0c:	429c      	cmp	r4, r3
 8007b0e:	bf08      	it	eq
 8007b10:	68ec      	ldreq	r4, [r5, #12]
 8007b12:	e7da      	b.n	8007aca <_fflush_r+0x22>
 8007b14:	0800a524 	.word	0x0800a524
 8007b18:	0800a544 	.word	0x0800a544
 8007b1c:	0800a504 	.word	0x0800a504

08007b20 <_lseek_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4d07      	ldr	r5, [pc, #28]	; (8007b40 <_lseek_r+0x20>)
 8007b24:	4604      	mov	r4, r0
 8007b26:	4608      	mov	r0, r1
 8007b28:	4611      	mov	r1, r2
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	602a      	str	r2, [r5, #0]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f7fa fddc 	bl	80026ec <_lseek>
 8007b34:	1c43      	adds	r3, r0, #1
 8007b36:	d102      	bne.n	8007b3e <_lseek_r+0x1e>
 8007b38:	682b      	ldr	r3, [r5, #0]
 8007b3a:	b103      	cbz	r3, 8007b3e <_lseek_r+0x1e>
 8007b3c:	6023      	str	r3, [r4, #0]
 8007b3e:	bd38      	pop	{r3, r4, r5, pc}
 8007b40:	20000e1c 	.word	0x20000e1c

08007b44 <__swhatbuf_r>:
 8007b44:	b570      	push	{r4, r5, r6, lr}
 8007b46:	460e      	mov	r6, r1
 8007b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b4c:	2900      	cmp	r1, #0
 8007b4e:	b096      	sub	sp, #88	; 0x58
 8007b50:	4614      	mov	r4, r2
 8007b52:	461d      	mov	r5, r3
 8007b54:	da07      	bge.n	8007b66 <__swhatbuf_r+0x22>
 8007b56:	2300      	movs	r3, #0
 8007b58:	602b      	str	r3, [r5, #0]
 8007b5a:	89b3      	ldrh	r3, [r6, #12]
 8007b5c:	061a      	lsls	r2, r3, #24
 8007b5e:	d410      	bmi.n	8007b82 <__swhatbuf_r+0x3e>
 8007b60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b64:	e00e      	b.n	8007b84 <__swhatbuf_r+0x40>
 8007b66:	466a      	mov	r2, sp
 8007b68:	f000 f8be 	bl	8007ce8 <_fstat_r>
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	dbf2      	blt.n	8007b56 <__swhatbuf_r+0x12>
 8007b70:	9a01      	ldr	r2, [sp, #4]
 8007b72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007b76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007b7a:	425a      	negs	r2, r3
 8007b7c:	415a      	adcs	r2, r3
 8007b7e:	602a      	str	r2, [r5, #0]
 8007b80:	e7ee      	b.n	8007b60 <__swhatbuf_r+0x1c>
 8007b82:	2340      	movs	r3, #64	; 0x40
 8007b84:	2000      	movs	r0, #0
 8007b86:	6023      	str	r3, [r4, #0]
 8007b88:	b016      	add	sp, #88	; 0x58
 8007b8a:	bd70      	pop	{r4, r5, r6, pc}

08007b8c <__smakebuf_r>:
 8007b8c:	898b      	ldrh	r3, [r1, #12]
 8007b8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007b90:	079d      	lsls	r5, r3, #30
 8007b92:	4606      	mov	r6, r0
 8007b94:	460c      	mov	r4, r1
 8007b96:	d507      	bpl.n	8007ba8 <__smakebuf_r+0x1c>
 8007b98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007b9c:	6023      	str	r3, [r4, #0]
 8007b9e:	6123      	str	r3, [r4, #16]
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	6163      	str	r3, [r4, #20]
 8007ba4:	b002      	add	sp, #8
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}
 8007ba8:	ab01      	add	r3, sp, #4
 8007baa:	466a      	mov	r2, sp
 8007bac:	f7ff ffca 	bl	8007b44 <__swhatbuf_r>
 8007bb0:	9900      	ldr	r1, [sp, #0]
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	f7ff fa73 	bl	80070a0 <_malloc_r>
 8007bba:	b948      	cbnz	r0, 8007bd0 <__smakebuf_r+0x44>
 8007bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bc0:	059a      	lsls	r2, r3, #22
 8007bc2:	d4ef      	bmi.n	8007ba4 <__smakebuf_r+0x18>
 8007bc4:	f023 0303 	bic.w	r3, r3, #3
 8007bc8:	f043 0302 	orr.w	r3, r3, #2
 8007bcc:	81a3      	strh	r3, [r4, #12]
 8007bce:	e7e3      	b.n	8007b98 <__smakebuf_r+0xc>
 8007bd0:	4b0d      	ldr	r3, [pc, #52]	; (8007c08 <__smakebuf_r+0x7c>)
 8007bd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007bd4:	89a3      	ldrh	r3, [r4, #12]
 8007bd6:	6020      	str	r0, [r4, #0]
 8007bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bdc:	81a3      	strh	r3, [r4, #12]
 8007bde:	9b00      	ldr	r3, [sp, #0]
 8007be0:	6163      	str	r3, [r4, #20]
 8007be2:	9b01      	ldr	r3, [sp, #4]
 8007be4:	6120      	str	r0, [r4, #16]
 8007be6:	b15b      	cbz	r3, 8007c00 <__smakebuf_r+0x74>
 8007be8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bec:	4630      	mov	r0, r6
 8007bee:	f000 f88d 	bl	8007d0c <_isatty_r>
 8007bf2:	b128      	cbz	r0, 8007c00 <__smakebuf_r+0x74>
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	f023 0303 	bic.w	r3, r3, #3
 8007bfa:	f043 0301 	orr.w	r3, r3, #1
 8007bfe:	81a3      	strh	r3, [r4, #12]
 8007c00:	89a0      	ldrh	r0, [r4, #12]
 8007c02:	4305      	orrs	r5, r0
 8007c04:	81a5      	strh	r5, [r4, #12]
 8007c06:	e7cd      	b.n	8007ba4 <__smakebuf_r+0x18>
 8007c08:	08006ef9 	.word	0x08006ef9

08007c0c <__malloc_lock>:
 8007c0c:	4801      	ldr	r0, [pc, #4]	; (8007c14 <__malloc_lock+0x8>)
 8007c0e:	f7ff ba45 	b.w	800709c <__retarget_lock_acquire_recursive>
 8007c12:	bf00      	nop
 8007c14:	20000e14 	.word	0x20000e14

08007c18 <__malloc_unlock>:
 8007c18:	4801      	ldr	r0, [pc, #4]	; (8007c20 <__malloc_unlock+0x8>)
 8007c1a:	f7ff ba40 	b.w	800709e <__retarget_lock_release_recursive>
 8007c1e:	bf00      	nop
 8007c20:	20000e14 	.word	0x20000e14

08007c24 <_free_r>:
 8007c24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c26:	2900      	cmp	r1, #0
 8007c28:	d048      	beq.n	8007cbc <_free_r+0x98>
 8007c2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2e:	9001      	str	r0, [sp, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f1a1 0404 	sub.w	r4, r1, #4
 8007c36:	bfb8      	it	lt
 8007c38:	18e4      	addlt	r4, r4, r3
 8007c3a:	f7ff ffe7 	bl	8007c0c <__malloc_lock>
 8007c3e:	4a20      	ldr	r2, [pc, #128]	; (8007cc0 <_free_r+0x9c>)
 8007c40:	9801      	ldr	r0, [sp, #4]
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	4615      	mov	r5, r2
 8007c46:	b933      	cbnz	r3, 8007c56 <_free_r+0x32>
 8007c48:	6063      	str	r3, [r4, #4]
 8007c4a:	6014      	str	r4, [r2, #0]
 8007c4c:	b003      	add	sp, #12
 8007c4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c52:	f7ff bfe1 	b.w	8007c18 <__malloc_unlock>
 8007c56:	42a3      	cmp	r3, r4
 8007c58:	d90b      	bls.n	8007c72 <_free_r+0x4e>
 8007c5a:	6821      	ldr	r1, [r4, #0]
 8007c5c:	1862      	adds	r2, r4, r1
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	bf04      	itt	eq
 8007c62:	681a      	ldreq	r2, [r3, #0]
 8007c64:	685b      	ldreq	r3, [r3, #4]
 8007c66:	6063      	str	r3, [r4, #4]
 8007c68:	bf04      	itt	eq
 8007c6a:	1852      	addeq	r2, r2, r1
 8007c6c:	6022      	streq	r2, [r4, #0]
 8007c6e:	602c      	str	r4, [r5, #0]
 8007c70:	e7ec      	b.n	8007c4c <_free_r+0x28>
 8007c72:	461a      	mov	r2, r3
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b10b      	cbz	r3, 8007c7c <_free_r+0x58>
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d9fa      	bls.n	8007c72 <_free_r+0x4e>
 8007c7c:	6811      	ldr	r1, [r2, #0]
 8007c7e:	1855      	adds	r5, r2, r1
 8007c80:	42a5      	cmp	r5, r4
 8007c82:	d10b      	bne.n	8007c9c <_free_r+0x78>
 8007c84:	6824      	ldr	r4, [r4, #0]
 8007c86:	4421      	add	r1, r4
 8007c88:	1854      	adds	r4, r2, r1
 8007c8a:	42a3      	cmp	r3, r4
 8007c8c:	6011      	str	r1, [r2, #0]
 8007c8e:	d1dd      	bne.n	8007c4c <_free_r+0x28>
 8007c90:	681c      	ldr	r4, [r3, #0]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	6053      	str	r3, [r2, #4]
 8007c96:	4421      	add	r1, r4
 8007c98:	6011      	str	r1, [r2, #0]
 8007c9a:	e7d7      	b.n	8007c4c <_free_r+0x28>
 8007c9c:	d902      	bls.n	8007ca4 <_free_r+0x80>
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	6003      	str	r3, [r0, #0]
 8007ca2:	e7d3      	b.n	8007c4c <_free_r+0x28>
 8007ca4:	6825      	ldr	r5, [r4, #0]
 8007ca6:	1961      	adds	r1, r4, r5
 8007ca8:	428b      	cmp	r3, r1
 8007caa:	bf04      	itt	eq
 8007cac:	6819      	ldreq	r1, [r3, #0]
 8007cae:	685b      	ldreq	r3, [r3, #4]
 8007cb0:	6063      	str	r3, [r4, #4]
 8007cb2:	bf04      	itt	eq
 8007cb4:	1949      	addeq	r1, r1, r5
 8007cb6:	6021      	streq	r1, [r4, #0]
 8007cb8:	6054      	str	r4, [r2, #4]
 8007cba:	e7c7      	b.n	8007c4c <_free_r+0x28>
 8007cbc:	b003      	add	sp, #12
 8007cbe:	bd30      	pop	{r4, r5, pc}
 8007cc0:	20000ba8 	.word	0x20000ba8

08007cc4 <_read_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	4d07      	ldr	r5, [pc, #28]	; (8007ce4 <_read_r+0x20>)
 8007cc8:	4604      	mov	r4, r0
 8007cca:	4608      	mov	r0, r1
 8007ccc:	4611      	mov	r1, r2
 8007cce:	2200      	movs	r2, #0
 8007cd0:	602a      	str	r2, [r5, #0]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f7fa fcc6 	bl	8002664 <_read>
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	d102      	bne.n	8007ce2 <_read_r+0x1e>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	b103      	cbz	r3, 8007ce2 <_read_r+0x1e>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	20000e1c 	.word	0x20000e1c

08007ce8 <_fstat_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	4d07      	ldr	r5, [pc, #28]	; (8007d08 <_fstat_r+0x20>)
 8007cec:	2300      	movs	r3, #0
 8007cee:	4604      	mov	r4, r0
 8007cf0:	4608      	mov	r0, r1
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	602b      	str	r3, [r5, #0]
 8007cf6:	f7fa fcde 	bl	80026b6 <_fstat>
 8007cfa:	1c43      	adds	r3, r0, #1
 8007cfc:	d102      	bne.n	8007d04 <_fstat_r+0x1c>
 8007cfe:	682b      	ldr	r3, [r5, #0]
 8007d00:	b103      	cbz	r3, 8007d04 <_fstat_r+0x1c>
 8007d02:	6023      	str	r3, [r4, #0]
 8007d04:	bd38      	pop	{r3, r4, r5, pc}
 8007d06:	bf00      	nop
 8007d08:	20000e1c 	.word	0x20000e1c

08007d0c <_isatty_r>:
 8007d0c:	b538      	push	{r3, r4, r5, lr}
 8007d0e:	4d06      	ldr	r5, [pc, #24]	; (8007d28 <_isatty_r+0x1c>)
 8007d10:	2300      	movs	r3, #0
 8007d12:	4604      	mov	r4, r0
 8007d14:	4608      	mov	r0, r1
 8007d16:	602b      	str	r3, [r5, #0]
 8007d18:	f7fa fcdd 	bl	80026d6 <_isatty>
 8007d1c:	1c43      	adds	r3, r0, #1
 8007d1e:	d102      	bne.n	8007d26 <_isatty_r+0x1a>
 8007d20:	682b      	ldr	r3, [r5, #0]
 8007d22:	b103      	cbz	r3, 8007d26 <_isatty_r+0x1a>
 8007d24:	6023      	str	r3, [r4, #0]
 8007d26:	bd38      	pop	{r3, r4, r5, pc}
 8007d28:	20000e1c 	.word	0x20000e1c
 8007d2c:	00000000 	.word	0x00000000

08007d30 <cos>:
 8007d30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d32:	ec53 2b10 	vmov	r2, r3, d0
 8007d36:	4824      	ldr	r0, [pc, #144]	; (8007dc8 <cos+0x98>)
 8007d38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007d3c:	4281      	cmp	r1, r0
 8007d3e:	dc06      	bgt.n	8007d4e <cos+0x1e>
 8007d40:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8007dc0 <cos+0x90>
 8007d44:	f001 fa74 	bl	8009230 <__kernel_cos>
 8007d48:	ec51 0b10 	vmov	r0, r1, d0
 8007d4c:	e007      	b.n	8007d5e <cos+0x2e>
 8007d4e:	481f      	ldr	r0, [pc, #124]	; (8007dcc <cos+0x9c>)
 8007d50:	4281      	cmp	r1, r0
 8007d52:	dd09      	ble.n	8007d68 <cos+0x38>
 8007d54:	ee10 0a10 	vmov	r0, s0
 8007d58:	4619      	mov	r1, r3
 8007d5a:	f7f8 fa8d 	bl	8000278 <__aeabi_dsub>
 8007d5e:	ec41 0b10 	vmov	d0, r0, r1
 8007d62:	b005      	add	sp, #20
 8007d64:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d68:	4668      	mov	r0, sp
 8007d6a:	f000 ffa1 	bl	8008cb0 <__ieee754_rem_pio2>
 8007d6e:	f000 0003 	and.w	r0, r0, #3
 8007d72:	2801      	cmp	r0, #1
 8007d74:	d007      	beq.n	8007d86 <cos+0x56>
 8007d76:	2802      	cmp	r0, #2
 8007d78:	d012      	beq.n	8007da0 <cos+0x70>
 8007d7a:	b9c0      	cbnz	r0, 8007dae <cos+0x7e>
 8007d7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d80:	ed9d 0b00 	vldr	d0, [sp]
 8007d84:	e7de      	b.n	8007d44 <cos+0x14>
 8007d86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d8a:	ed9d 0b00 	vldr	d0, [sp]
 8007d8e:	f001 fe57 	bl	8009a40 <__kernel_sin>
 8007d92:	ec53 2b10 	vmov	r2, r3, d0
 8007d96:	ee10 0a10 	vmov	r0, s0
 8007d9a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007d9e:	e7de      	b.n	8007d5e <cos+0x2e>
 8007da0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007da4:	ed9d 0b00 	vldr	d0, [sp]
 8007da8:	f001 fa42 	bl	8009230 <__kernel_cos>
 8007dac:	e7f1      	b.n	8007d92 <cos+0x62>
 8007dae:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007db2:	ed9d 0b00 	vldr	d0, [sp]
 8007db6:	2001      	movs	r0, #1
 8007db8:	f001 fe42 	bl	8009a40 <__kernel_sin>
 8007dbc:	e7c4      	b.n	8007d48 <cos+0x18>
 8007dbe:	bf00      	nop
	...
 8007dc8:	3fe921fb 	.word	0x3fe921fb
 8007dcc:	7fefffff 	.word	0x7fefffff

08007dd0 <round>:
 8007dd0:	ec51 0b10 	vmov	r0, r1, d0
 8007dd4:	b570      	push	{r4, r5, r6, lr}
 8007dd6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8007dda:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8007dde:	2c13      	cmp	r4, #19
 8007de0:	ee10 2a10 	vmov	r2, s0
 8007de4:	460b      	mov	r3, r1
 8007de6:	dc19      	bgt.n	8007e1c <round+0x4c>
 8007de8:	2c00      	cmp	r4, #0
 8007dea:	da09      	bge.n	8007e00 <round+0x30>
 8007dec:	3401      	adds	r4, #1
 8007dee:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8007df2:	d103      	bne.n	8007dfc <round+0x2c>
 8007df4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007df8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	e028      	b.n	8007e52 <round+0x82>
 8007e00:	4d15      	ldr	r5, [pc, #84]	; (8007e58 <round+0x88>)
 8007e02:	4125      	asrs	r5, r4
 8007e04:	ea01 0605 	and.w	r6, r1, r5
 8007e08:	4332      	orrs	r2, r6
 8007e0a:	d00e      	beq.n	8007e2a <round+0x5a>
 8007e0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007e10:	fa42 f404 	asr.w	r4, r2, r4
 8007e14:	4423      	add	r3, r4
 8007e16:	ea23 0305 	bic.w	r3, r3, r5
 8007e1a:	e7ef      	b.n	8007dfc <round+0x2c>
 8007e1c:	2c33      	cmp	r4, #51	; 0x33
 8007e1e:	dd07      	ble.n	8007e30 <round+0x60>
 8007e20:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8007e24:	d101      	bne.n	8007e2a <round+0x5a>
 8007e26:	f7f8 fa29 	bl	800027c <__adddf3>
 8007e2a:	ec41 0b10 	vmov	d0, r0, r1
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8007e34:	f04f 35ff 	mov.w	r5, #4294967295
 8007e38:	40f5      	lsrs	r5, r6
 8007e3a:	4228      	tst	r0, r5
 8007e3c:	d0f5      	beq.n	8007e2a <round+0x5a>
 8007e3e:	2101      	movs	r1, #1
 8007e40:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007e44:	fa01 f404 	lsl.w	r4, r1, r4
 8007e48:	1912      	adds	r2, r2, r4
 8007e4a:	bf28      	it	cs
 8007e4c:	185b      	addcs	r3, r3, r1
 8007e4e:	ea22 0105 	bic.w	r1, r2, r5
 8007e52:	4608      	mov	r0, r1
 8007e54:	4619      	mov	r1, r3
 8007e56:	e7e8      	b.n	8007e2a <round+0x5a>
 8007e58:	000fffff 	.word	0x000fffff
 8007e5c:	00000000 	.word	0x00000000

08007e60 <sin>:
 8007e60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e62:	ec53 2b10 	vmov	r2, r3, d0
 8007e66:	4826      	ldr	r0, [pc, #152]	; (8007f00 <sin+0xa0>)
 8007e68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007e6c:	4281      	cmp	r1, r0
 8007e6e:	dc07      	bgt.n	8007e80 <sin+0x20>
 8007e70:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007ef8 <sin+0x98>
 8007e74:	2000      	movs	r0, #0
 8007e76:	f001 fde3 	bl	8009a40 <__kernel_sin>
 8007e7a:	ec51 0b10 	vmov	r0, r1, d0
 8007e7e:	e007      	b.n	8007e90 <sin+0x30>
 8007e80:	4820      	ldr	r0, [pc, #128]	; (8007f04 <sin+0xa4>)
 8007e82:	4281      	cmp	r1, r0
 8007e84:	dd09      	ble.n	8007e9a <sin+0x3a>
 8007e86:	ee10 0a10 	vmov	r0, s0
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f7f8 f9f4 	bl	8000278 <__aeabi_dsub>
 8007e90:	ec41 0b10 	vmov	d0, r0, r1
 8007e94:	b005      	add	sp, #20
 8007e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e9a:	4668      	mov	r0, sp
 8007e9c:	f000 ff08 	bl	8008cb0 <__ieee754_rem_pio2>
 8007ea0:	f000 0003 	and.w	r0, r0, #3
 8007ea4:	2801      	cmp	r0, #1
 8007ea6:	d008      	beq.n	8007eba <sin+0x5a>
 8007ea8:	2802      	cmp	r0, #2
 8007eaa:	d00d      	beq.n	8007ec8 <sin+0x68>
 8007eac:	b9d0      	cbnz	r0, 8007ee4 <sin+0x84>
 8007eae:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007eb2:	ed9d 0b00 	vldr	d0, [sp]
 8007eb6:	2001      	movs	r0, #1
 8007eb8:	e7dd      	b.n	8007e76 <sin+0x16>
 8007eba:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ebe:	ed9d 0b00 	vldr	d0, [sp]
 8007ec2:	f001 f9b5 	bl	8009230 <__kernel_cos>
 8007ec6:	e7d8      	b.n	8007e7a <sin+0x1a>
 8007ec8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ecc:	ed9d 0b00 	vldr	d0, [sp]
 8007ed0:	2001      	movs	r0, #1
 8007ed2:	f001 fdb5 	bl	8009a40 <__kernel_sin>
 8007ed6:	ec53 2b10 	vmov	r2, r3, d0
 8007eda:	ee10 0a10 	vmov	r0, s0
 8007ede:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007ee2:	e7d5      	b.n	8007e90 <sin+0x30>
 8007ee4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ee8:	ed9d 0b00 	vldr	d0, [sp]
 8007eec:	f001 f9a0 	bl	8009230 <__kernel_cos>
 8007ef0:	e7f1      	b.n	8007ed6 <sin+0x76>
 8007ef2:	bf00      	nop
 8007ef4:	f3af 8000 	nop.w
	...
 8007f00:	3fe921fb 	.word	0x3fe921fb
 8007f04:	7fefffff 	.word	0x7fefffff

08007f08 <atan2>:
 8007f08:	f000 b8e2 	b.w	80080d0 <__ieee754_atan2>

08007f0c <pow>:
 8007f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f10:	ec59 8b10 	vmov	r8, r9, d0
 8007f14:	ec57 6b11 	vmov	r6, r7, d1
 8007f18:	f000 f9a6 	bl	8008268 <__ieee754_pow>
 8007f1c:	4b4e      	ldr	r3, [pc, #312]	; (8008058 <pow+0x14c>)
 8007f1e:	f993 3000 	ldrsb.w	r3, [r3]
 8007f22:	3301      	adds	r3, #1
 8007f24:	ec55 4b10 	vmov	r4, r5, d0
 8007f28:	d015      	beq.n	8007f56 <pow+0x4a>
 8007f2a:	4632      	mov	r2, r6
 8007f2c:	463b      	mov	r3, r7
 8007f2e:	4630      	mov	r0, r6
 8007f30:	4639      	mov	r1, r7
 8007f32:	f7f8 fdf3 	bl	8000b1c <__aeabi_dcmpun>
 8007f36:	b970      	cbnz	r0, 8007f56 <pow+0x4a>
 8007f38:	4642      	mov	r2, r8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	4640      	mov	r0, r8
 8007f3e:	4649      	mov	r1, r9
 8007f40:	f7f8 fdec 	bl	8000b1c <__aeabi_dcmpun>
 8007f44:	2200      	movs	r2, #0
 8007f46:	2300      	movs	r3, #0
 8007f48:	b148      	cbz	r0, 8007f5e <pow+0x52>
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	4639      	mov	r1, r7
 8007f4e:	f7f8 fdb3 	bl	8000ab8 <__aeabi_dcmpeq>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d17d      	bne.n	8008052 <pow+0x146>
 8007f56:	ec45 4b10 	vmov	d0, r4, r5
 8007f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	4640      	mov	r0, r8
 8007f60:	4649      	mov	r1, r9
 8007f62:	f7f8 fda9 	bl	8000ab8 <__aeabi_dcmpeq>
 8007f66:	b1e0      	cbz	r0, 8007fa2 <pow+0x96>
 8007f68:	2200      	movs	r2, #0
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	4639      	mov	r1, r7
 8007f70:	f7f8 fda2 	bl	8000ab8 <__aeabi_dcmpeq>
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d16c      	bne.n	8008052 <pow+0x146>
 8007f78:	ec47 6b10 	vmov	d0, r6, r7
 8007f7c:	f001 ffc9 	bl	8009f12 <finite>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	d0e8      	beq.n	8007f56 <pow+0x4a>
 8007f84:	2200      	movs	r2, #0
 8007f86:	2300      	movs	r3, #0
 8007f88:	4630      	mov	r0, r6
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	f7f8 fd9e 	bl	8000acc <__aeabi_dcmplt>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	d0e0      	beq.n	8007f56 <pow+0x4a>
 8007f94:	f7fe ff34 	bl	8006e00 <__errno>
 8007f98:	2321      	movs	r3, #33	; 0x21
 8007f9a:	6003      	str	r3, [r0, #0]
 8007f9c:	2400      	movs	r4, #0
 8007f9e:	4d2f      	ldr	r5, [pc, #188]	; (800805c <pow+0x150>)
 8007fa0:	e7d9      	b.n	8007f56 <pow+0x4a>
 8007fa2:	ec45 4b10 	vmov	d0, r4, r5
 8007fa6:	f001 ffb4 	bl	8009f12 <finite>
 8007faa:	bbb8      	cbnz	r0, 800801c <pow+0x110>
 8007fac:	ec49 8b10 	vmov	d0, r8, r9
 8007fb0:	f001 ffaf 	bl	8009f12 <finite>
 8007fb4:	b390      	cbz	r0, 800801c <pow+0x110>
 8007fb6:	ec47 6b10 	vmov	d0, r6, r7
 8007fba:	f001 ffaa 	bl	8009f12 <finite>
 8007fbe:	b368      	cbz	r0, 800801c <pow+0x110>
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	462b      	mov	r3, r5
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	4629      	mov	r1, r5
 8007fc8:	f7f8 fda8 	bl	8000b1c <__aeabi_dcmpun>
 8007fcc:	b160      	cbz	r0, 8007fe8 <pow+0xdc>
 8007fce:	f7fe ff17 	bl	8006e00 <__errno>
 8007fd2:	2321      	movs	r3, #33	; 0x21
 8007fd4:	6003      	str	r3, [r0, #0]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	2300      	movs	r3, #0
 8007fda:	4610      	mov	r0, r2
 8007fdc:	4619      	mov	r1, r3
 8007fde:	f7f8 fc2d 	bl	800083c <__aeabi_ddiv>
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	e7b6      	b.n	8007f56 <pow+0x4a>
 8007fe8:	f7fe ff0a 	bl	8006e00 <__errno>
 8007fec:	2322      	movs	r3, #34	; 0x22
 8007fee:	6003      	str	r3, [r0, #0]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	4640      	mov	r0, r8
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	f7f8 fd68 	bl	8000acc <__aeabi_dcmplt>
 8007ffc:	2400      	movs	r4, #0
 8007ffe:	b158      	cbz	r0, 8008018 <pow+0x10c>
 8008000:	ec47 6b10 	vmov	d0, r6, r7
 8008004:	f002 f818 	bl	800a038 <rint>
 8008008:	4632      	mov	r2, r6
 800800a:	ec51 0b10 	vmov	r0, r1, d0
 800800e:	463b      	mov	r3, r7
 8008010:	f7f8 fd52 	bl	8000ab8 <__aeabi_dcmpeq>
 8008014:	2800      	cmp	r0, #0
 8008016:	d0c2      	beq.n	8007f9e <pow+0x92>
 8008018:	4d11      	ldr	r5, [pc, #68]	; (8008060 <pow+0x154>)
 800801a:	e79c      	b.n	8007f56 <pow+0x4a>
 800801c:	2200      	movs	r2, #0
 800801e:	2300      	movs	r3, #0
 8008020:	4620      	mov	r0, r4
 8008022:	4629      	mov	r1, r5
 8008024:	f7f8 fd48 	bl	8000ab8 <__aeabi_dcmpeq>
 8008028:	2800      	cmp	r0, #0
 800802a:	d094      	beq.n	8007f56 <pow+0x4a>
 800802c:	ec49 8b10 	vmov	d0, r8, r9
 8008030:	f001 ff6f 	bl	8009f12 <finite>
 8008034:	2800      	cmp	r0, #0
 8008036:	d08e      	beq.n	8007f56 <pow+0x4a>
 8008038:	ec47 6b10 	vmov	d0, r6, r7
 800803c:	f001 ff69 	bl	8009f12 <finite>
 8008040:	2800      	cmp	r0, #0
 8008042:	d088      	beq.n	8007f56 <pow+0x4a>
 8008044:	f7fe fedc 	bl	8006e00 <__errno>
 8008048:	2322      	movs	r3, #34	; 0x22
 800804a:	6003      	str	r3, [r0, #0]
 800804c:	2400      	movs	r4, #0
 800804e:	2500      	movs	r5, #0
 8008050:	e781      	b.n	8007f56 <pow+0x4a>
 8008052:	4d04      	ldr	r5, [pc, #16]	; (8008064 <pow+0x158>)
 8008054:	2400      	movs	r4, #0
 8008056:	e77e      	b.n	8007f56 <pow+0x4a>
 8008058:	200000cc 	.word	0x200000cc
 800805c:	fff00000 	.word	0xfff00000
 8008060:	7ff00000 	.word	0x7ff00000
 8008064:	3ff00000 	.word	0x3ff00000

08008068 <sqrt>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	ed2d 8b02 	vpush	{d8}
 800806e:	ec55 4b10 	vmov	r4, r5, d0
 8008072:	f001 f827 	bl	80090c4 <__ieee754_sqrt>
 8008076:	4b15      	ldr	r3, [pc, #84]	; (80080cc <sqrt+0x64>)
 8008078:	eeb0 8a40 	vmov.f32	s16, s0
 800807c:	eef0 8a60 	vmov.f32	s17, s1
 8008080:	f993 3000 	ldrsb.w	r3, [r3]
 8008084:	3301      	adds	r3, #1
 8008086:	d019      	beq.n	80080bc <sqrt+0x54>
 8008088:	4622      	mov	r2, r4
 800808a:	462b      	mov	r3, r5
 800808c:	4620      	mov	r0, r4
 800808e:	4629      	mov	r1, r5
 8008090:	f7f8 fd44 	bl	8000b1c <__aeabi_dcmpun>
 8008094:	b990      	cbnz	r0, 80080bc <sqrt+0x54>
 8008096:	2200      	movs	r2, #0
 8008098:	2300      	movs	r3, #0
 800809a:	4620      	mov	r0, r4
 800809c:	4629      	mov	r1, r5
 800809e:	f7f8 fd15 	bl	8000acc <__aeabi_dcmplt>
 80080a2:	b158      	cbz	r0, 80080bc <sqrt+0x54>
 80080a4:	f7fe feac 	bl	8006e00 <__errno>
 80080a8:	2321      	movs	r3, #33	; 0x21
 80080aa:	6003      	str	r3, [r0, #0]
 80080ac:	2200      	movs	r2, #0
 80080ae:	2300      	movs	r3, #0
 80080b0:	4610      	mov	r0, r2
 80080b2:	4619      	mov	r1, r3
 80080b4:	f7f8 fbc2 	bl	800083c <__aeabi_ddiv>
 80080b8:	ec41 0b18 	vmov	d8, r0, r1
 80080bc:	eeb0 0a48 	vmov.f32	s0, s16
 80080c0:	eef0 0a68 	vmov.f32	s1, s17
 80080c4:	ecbd 8b02 	vpop	{d8}
 80080c8:	bd38      	pop	{r3, r4, r5, pc}
 80080ca:	bf00      	nop
 80080cc:	200000cc 	.word	0x200000cc

080080d0 <__ieee754_atan2>:
 80080d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d4:	ec57 6b11 	vmov	r6, r7, d1
 80080d8:	4273      	negs	r3, r6
 80080da:	f8df e184 	ldr.w	lr, [pc, #388]	; 8008260 <__ieee754_atan2+0x190>
 80080de:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80080e2:	4333      	orrs	r3, r6
 80080e4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80080e8:	4573      	cmp	r3, lr
 80080ea:	ec51 0b10 	vmov	r0, r1, d0
 80080ee:	ee11 8a10 	vmov	r8, s2
 80080f2:	d80a      	bhi.n	800810a <__ieee754_atan2+0x3a>
 80080f4:	4244      	negs	r4, r0
 80080f6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80080fa:	4304      	orrs	r4, r0
 80080fc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008100:	4574      	cmp	r4, lr
 8008102:	ee10 9a10 	vmov	r9, s0
 8008106:	468c      	mov	ip, r1
 8008108:	d907      	bls.n	800811a <__ieee754_atan2+0x4a>
 800810a:	4632      	mov	r2, r6
 800810c:	463b      	mov	r3, r7
 800810e:	f7f8 f8b5 	bl	800027c <__adddf3>
 8008112:	ec41 0b10 	vmov	d0, r0, r1
 8008116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800811a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800811e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008122:	4334      	orrs	r4, r6
 8008124:	d103      	bne.n	800812e <__ieee754_atan2+0x5e>
 8008126:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800812a:	f001 bd49 	b.w	8009bc0 <atan>
 800812e:	17bc      	asrs	r4, r7, #30
 8008130:	f004 0402 	and.w	r4, r4, #2
 8008134:	ea53 0909 	orrs.w	r9, r3, r9
 8008138:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800813c:	d107      	bne.n	800814e <__ieee754_atan2+0x7e>
 800813e:	2c02      	cmp	r4, #2
 8008140:	d060      	beq.n	8008204 <__ieee754_atan2+0x134>
 8008142:	2c03      	cmp	r4, #3
 8008144:	d1e5      	bne.n	8008112 <__ieee754_atan2+0x42>
 8008146:	a142      	add	r1, pc, #264	; (adr r1, 8008250 <__ieee754_atan2+0x180>)
 8008148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800814c:	e7e1      	b.n	8008112 <__ieee754_atan2+0x42>
 800814e:	ea52 0808 	orrs.w	r8, r2, r8
 8008152:	d106      	bne.n	8008162 <__ieee754_atan2+0x92>
 8008154:	f1bc 0f00 	cmp.w	ip, #0
 8008158:	da5f      	bge.n	800821a <__ieee754_atan2+0x14a>
 800815a:	a13f      	add	r1, pc, #252	; (adr r1, 8008258 <__ieee754_atan2+0x188>)
 800815c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008160:	e7d7      	b.n	8008112 <__ieee754_atan2+0x42>
 8008162:	4572      	cmp	r2, lr
 8008164:	d10f      	bne.n	8008186 <__ieee754_atan2+0xb6>
 8008166:	4293      	cmp	r3, r2
 8008168:	f104 34ff 	add.w	r4, r4, #4294967295
 800816c:	d107      	bne.n	800817e <__ieee754_atan2+0xae>
 800816e:	2c02      	cmp	r4, #2
 8008170:	d84c      	bhi.n	800820c <__ieee754_atan2+0x13c>
 8008172:	4b35      	ldr	r3, [pc, #212]	; (8008248 <__ieee754_atan2+0x178>)
 8008174:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8008178:	e9d4 0100 	ldrd	r0, r1, [r4]
 800817c:	e7c9      	b.n	8008112 <__ieee754_atan2+0x42>
 800817e:	2c02      	cmp	r4, #2
 8008180:	d848      	bhi.n	8008214 <__ieee754_atan2+0x144>
 8008182:	4b32      	ldr	r3, [pc, #200]	; (800824c <__ieee754_atan2+0x17c>)
 8008184:	e7f6      	b.n	8008174 <__ieee754_atan2+0xa4>
 8008186:	4573      	cmp	r3, lr
 8008188:	d0e4      	beq.n	8008154 <__ieee754_atan2+0x84>
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8008190:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008194:	da1e      	bge.n	80081d4 <__ieee754_atan2+0x104>
 8008196:	2f00      	cmp	r7, #0
 8008198:	da01      	bge.n	800819e <__ieee754_atan2+0xce>
 800819a:	323c      	adds	r2, #60	; 0x3c
 800819c:	db1e      	blt.n	80081dc <__ieee754_atan2+0x10c>
 800819e:	4632      	mov	r2, r6
 80081a0:	463b      	mov	r3, r7
 80081a2:	f7f8 fb4b 	bl	800083c <__aeabi_ddiv>
 80081a6:	ec41 0b10 	vmov	d0, r0, r1
 80081aa:	f001 fea9 	bl	8009f00 <fabs>
 80081ae:	f001 fd07 	bl	8009bc0 <atan>
 80081b2:	ec51 0b10 	vmov	r0, r1, d0
 80081b6:	2c01      	cmp	r4, #1
 80081b8:	d013      	beq.n	80081e2 <__ieee754_atan2+0x112>
 80081ba:	2c02      	cmp	r4, #2
 80081bc:	d015      	beq.n	80081ea <__ieee754_atan2+0x11a>
 80081be:	2c00      	cmp	r4, #0
 80081c0:	d0a7      	beq.n	8008112 <__ieee754_atan2+0x42>
 80081c2:	a319      	add	r3, pc, #100	; (adr r3, 8008228 <__ieee754_atan2+0x158>)
 80081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c8:	f7f8 f856 	bl	8000278 <__aeabi_dsub>
 80081cc:	a318      	add	r3, pc, #96	; (adr r3, 8008230 <__ieee754_atan2+0x160>)
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	e014      	b.n	80081fe <__ieee754_atan2+0x12e>
 80081d4:	a118      	add	r1, pc, #96	; (adr r1, 8008238 <__ieee754_atan2+0x168>)
 80081d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081da:	e7ec      	b.n	80081b6 <__ieee754_atan2+0xe6>
 80081dc:	2000      	movs	r0, #0
 80081de:	2100      	movs	r1, #0
 80081e0:	e7e9      	b.n	80081b6 <__ieee754_atan2+0xe6>
 80081e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081e6:	4619      	mov	r1, r3
 80081e8:	e793      	b.n	8008112 <__ieee754_atan2+0x42>
 80081ea:	a30f      	add	r3, pc, #60	; (adr r3, 8008228 <__ieee754_atan2+0x158>)
 80081ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f0:	f7f8 f842 	bl	8000278 <__aeabi_dsub>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	a10d      	add	r1, pc, #52	; (adr r1, 8008230 <__ieee754_atan2+0x160>)
 80081fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081fe:	f7f8 f83b 	bl	8000278 <__aeabi_dsub>
 8008202:	e786      	b.n	8008112 <__ieee754_atan2+0x42>
 8008204:	a10a      	add	r1, pc, #40	; (adr r1, 8008230 <__ieee754_atan2+0x160>)
 8008206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800820a:	e782      	b.n	8008112 <__ieee754_atan2+0x42>
 800820c:	a10c      	add	r1, pc, #48	; (adr r1, 8008240 <__ieee754_atan2+0x170>)
 800820e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008212:	e77e      	b.n	8008112 <__ieee754_atan2+0x42>
 8008214:	2000      	movs	r0, #0
 8008216:	2100      	movs	r1, #0
 8008218:	e77b      	b.n	8008112 <__ieee754_atan2+0x42>
 800821a:	a107      	add	r1, pc, #28	; (adr r1, 8008238 <__ieee754_atan2+0x168>)
 800821c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008220:	e777      	b.n	8008112 <__ieee754_atan2+0x42>
 8008222:	bf00      	nop
 8008224:	f3af 8000 	nop.w
 8008228:	33145c07 	.word	0x33145c07
 800822c:	3ca1a626 	.word	0x3ca1a626
 8008230:	54442d18 	.word	0x54442d18
 8008234:	400921fb 	.word	0x400921fb
 8008238:	54442d18 	.word	0x54442d18
 800823c:	3ff921fb 	.word	0x3ff921fb
 8008240:	54442d18 	.word	0x54442d18
 8008244:	3fe921fb 	.word	0x3fe921fb
 8008248:	0800a598 	.word	0x0800a598
 800824c:	0800a5b0 	.word	0x0800a5b0
 8008250:	54442d18 	.word	0x54442d18
 8008254:	c00921fb 	.word	0xc00921fb
 8008258:	54442d18 	.word	0x54442d18
 800825c:	bff921fb 	.word	0xbff921fb
 8008260:	7ff00000 	.word	0x7ff00000
 8008264:	00000000 	.word	0x00000000

08008268 <__ieee754_pow>:
 8008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	ed2d 8b06 	vpush	{d8-d10}
 8008270:	b08d      	sub	sp, #52	; 0x34
 8008272:	ed8d 1b02 	vstr	d1, [sp, #8]
 8008276:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800827a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800827e:	ea56 0100 	orrs.w	r1, r6, r0
 8008282:	ec53 2b10 	vmov	r2, r3, d0
 8008286:	f000 84d1 	beq.w	8008c2c <__ieee754_pow+0x9c4>
 800828a:	497f      	ldr	r1, [pc, #508]	; (8008488 <__ieee754_pow+0x220>)
 800828c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8008290:	428c      	cmp	r4, r1
 8008292:	ee10 8a10 	vmov	r8, s0
 8008296:	4699      	mov	r9, r3
 8008298:	dc09      	bgt.n	80082ae <__ieee754_pow+0x46>
 800829a:	d103      	bne.n	80082a4 <__ieee754_pow+0x3c>
 800829c:	b97a      	cbnz	r2, 80082be <__ieee754_pow+0x56>
 800829e:	42a6      	cmp	r6, r4
 80082a0:	dd02      	ble.n	80082a8 <__ieee754_pow+0x40>
 80082a2:	e00c      	b.n	80082be <__ieee754_pow+0x56>
 80082a4:	428e      	cmp	r6, r1
 80082a6:	dc02      	bgt.n	80082ae <__ieee754_pow+0x46>
 80082a8:	428e      	cmp	r6, r1
 80082aa:	d110      	bne.n	80082ce <__ieee754_pow+0x66>
 80082ac:	b178      	cbz	r0, 80082ce <__ieee754_pow+0x66>
 80082ae:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80082b2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80082b6:	ea54 0308 	orrs.w	r3, r4, r8
 80082ba:	f000 84b7 	beq.w	8008c2c <__ieee754_pow+0x9c4>
 80082be:	4873      	ldr	r0, [pc, #460]	; (800848c <__ieee754_pow+0x224>)
 80082c0:	b00d      	add	sp, #52	; 0x34
 80082c2:	ecbd 8b06 	vpop	{d8-d10}
 80082c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ca:	f001 bead 	b.w	800a028 <nan>
 80082ce:	f1b9 0f00 	cmp.w	r9, #0
 80082d2:	da36      	bge.n	8008342 <__ieee754_pow+0xda>
 80082d4:	496e      	ldr	r1, [pc, #440]	; (8008490 <__ieee754_pow+0x228>)
 80082d6:	428e      	cmp	r6, r1
 80082d8:	dc51      	bgt.n	800837e <__ieee754_pow+0x116>
 80082da:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 80082de:	428e      	cmp	r6, r1
 80082e0:	f340 84af 	ble.w	8008c42 <__ieee754_pow+0x9da>
 80082e4:	1531      	asrs	r1, r6, #20
 80082e6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80082ea:	2914      	cmp	r1, #20
 80082ec:	dd0f      	ble.n	800830e <__ieee754_pow+0xa6>
 80082ee:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 80082f2:	fa20 fc01 	lsr.w	ip, r0, r1
 80082f6:	fa0c f101 	lsl.w	r1, ip, r1
 80082fa:	4281      	cmp	r1, r0
 80082fc:	f040 84a1 	bne.w	8008c42 <__ieee754_pow+0x9da>
 8008300:	f00c 0c01 	and.w	ip, ip, #1
 8008304:	f1cc 0102 	rsb	r1, ip, #2
 8008308:	9100      	str	r1, [sp, #0]
 800830a:	b180      	cbz	r0, 800832e <__ieee754_pow+0xc6>
 800830c:	e059      	b.n	80083c2 <__ieee754_pow+0x15a>
 800830e:	2800      	cmp	r0, #0
 8008310:	d155      	bne.n	80083be <__ieee754_pow+0x156>
 8008312:	f1c1 0114 	rsb	r1, r1, #20
 8008316:	fa46 fc01 	asr.w	ip, r6, r1
 800831a:	fa0c f101 	lsl.w	r1, ip, r1
 800831e:	42b1      	cmp	r1, r6
 8008320:	f040 848c 	bne.w	8008c3c <__ieee754_pow+0x9d4>
 8008324:	f00c 0c01 	and.w	ip, ip, #1
 8008328:	f1cc 0102 	rsb	r1, ip, #2
 800832c:	9100      	str	r1, [sp, #0]
 800832e:	4959      	ldr	r1, [pc, #356]	; (8008494 <__ieee754_pow+0x22c>)
 8008330:	428e      	cmp	r6, r1
 8008332:	d12d      	bne.n	8008390 <__ieee754_pow+0x128>
 8008334:	2f00      	cmp	r7, #0
 8008336:	da79      	bge.n	800842c <__ieee754_pow+0x1c4>
 8008338:	4956      	ldr	r1, [pc, #344]	; (8008494 <__ieee754_pow+0x22c>)
 800833a:	2000      	movs	r0, #0
 800833c:	f7f8 fa7e 	bl	800083c <__aeabi_ddiv>
 8008340:	e016      	b.n	8008370 <__ieee754_pow+0x108>
 8008342:	2100      	movs	r1, #0
 8008344:	9100      	str	r1, [sp, #0]
 8008346:	2800      	cmp	r0, #0
 8008348:	d13b      	bne.n	80083c2 <__ieee754_pow+0x15a>
 800834a:	494f      	ldr	r1, [pc, #316]	; (8008488 <__ieee754_pow+0x220>)
 800834c:	428e      	cmp	r6, r1
 800834e:	d1ee      	bne.n	800832e <__ieee754_pow+0xc6>
 8008350:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008354:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008358:	ea53 0308 	orrs.w	r3, r3, r8
 800835c:	f000 8466 	beq.w	8008c2c <__ieee754_pow+0x9c4>
 8008360:	4b4d      	ldr	r3, [pc, #308]	; (8008498 <__ieee754_pow+0x230>)
 8008362:	429c      	cmp	r4, r3
 8008364:	dd0d      	ble.n	8008382 <__ieee754_pow+0x11a>
 8008366:	2f00      	cmp	r7, #0
 8008368:	f280 8464 	bge.w	8008c34 <__ieee754_pow+0x9cc>
 800836c:	2000      	movs	r0, #0
 800836e:	2100      	movs	r1, #0
 8008370:	ec41 0b10 	vmov	d0, r0, r1
 8008374:	b00d      	add	sp, #52	; 0x34
 8008376:	ecbd 8b06 	vpop	{d8-d10}
 800837a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837e:	2102      	movs	r1, #2
 8008380:	e7e0      	b.n	8008344 <__ieee754_pow+0xdc>
 8008382:	2f00      	cmp	r7, #0
 8008384:	daf2      	bge.n	800836c <__ieee754_pow+0x104>
 8008386:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800838a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800838e:	e7ef      	b.n	8008370 <__ieee754_pow+0x108>
 8008390:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8008394:	d104      	bne.n	80083a0 <__ieee754_pow+0x138>
 8008396:	4610      	mov	r0, r2
 8008398:	4619      	mov	r1, r3
 800839a:	f7f8 f925 	bl	80005e8 <__aeabi_dmul>
 800839e:	e7e7      	b.n	8008370 <__ieee754_pow+0x108>
 80083a0:	493e      	ldr	r1, [pc, #248]	; (800849c <__ieee754_pow+0x234>)
 80083a2:	428f      	cmp	r7, r1
 80083a4:	d10d      	bne.n	80083c2 <__ieee754_pow+0x15a>
 80083a6:	f1b9 0f00 	cmp.w	r9, #0
 80083aa:	db0a      	blt.n	80083c2 <__ieee754_pow+0x15a>
 80083ac:	ec43 2b10 	vmov	d0, r2, r3
 80083b0:	b00d      	add	sp, #52	; 0x34
 80083b2:	ecbd 8b06 	vpop	{d8-d10}
 80083b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ba:	f000 be83 	b.w	80090c4 <__ieee754_sqrt>
 80083be:	2100      	movs	r1, #0
 80083c0:	9100      	str	r1, [sp, #0]
 80083c2:	ec43 2b10 	vmov	d0, r2, r3
 80083c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083ca:	f001 fd99 	bl	8009f00 <fabs>
 80083ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083d2:	ec51 0b10 	vmov	r0, r1, d0
 80083d6:	f1b8 0f00 	cmp.w	r8, #0
 80083da:	d12a      	bne.n	8008432 <__ieee754_pow+0x1ca>
 80083dc:	b12c      	cbz	r4, 80083ea <__ieee754_pow+0x182>
 80083de:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8008494 <__ieee754_pow+0x22c>
 80083e2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 80083e6:	45e6      	cmp	lr, ip
 80083e8:	d123      	bne.n	8008432 <__ieee754_pow+0x1ca>
 80083ea:	2f00      	cmp	r7, #0
 80083ec:	da05      	bge.n	80083fa <__ieee754_pow+0x192>
 80083ee:	4602      	mov	r2, r0
 80083f0:	460b      	mov	r3, r1
 80083f2:	2000      	movs	r0, #0
 80083f4:	4927      	ldr	r1, [pc, #156]	; (8008494 <__ieee754_pow+0x22c>)
 80083f6:	f7f8 fa21 	bl	800083c <__aeabi_ddiv>
 80083fa:	f1b9 0f00 	cmp.w	r9, #0
 80083fe:	dab7      	bge.n	8008370 <__ieee754_pow+0x108>
 8008400:	9b00      	ldr	r3, [sp, #0]
 8008402:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008406:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800840a:	4323      	orrs	r3, r4
 800840c:	d108      	bne.n	8008420 <__ieee754_pow+0x1b8>
 800840e:	4602      	mov	r2, r0
 8008410:	460b      	mov	r3, r1
 8008412:	4610      	mov	r0, r2
 8008414:	4619      	mov	r1, r3
 8008416:	f7f7 ff2f 	bl	8000278 <__aeabi_dsub>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	e78d      	b.n	800833c <__ieee754_pow+0xd4>
 8008420:	9b00      	ldr	r3, [sp, #0]
 8008422:	2b01      	cmp	r3, #1
 8008424:	d1a4      	bne.n	8008370 <__ieee754_pow+0x108>
 8008426:	4602      	mov	r2, r0
 8008428:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800842c:	4610      	mov	r0, r2
 800842e:	4619      	mov	r1, r3
 8008430:	e79e      	b.n	8008370 <__ieee754_pow+0x108>
 8008432:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8008436:	f10c 35ff 	add.w	r5, ip, #4294967295
 800843a:	950a      	str	r5, [sp, #40]	; 0x28
 800843c:	9d00      	ldr	r5, [sp, #0]
 800843e:	46ac      	mov	ip, r5
 8008440:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008442:	ea5c 0505 	orrs.w	r5, ip, r5
 8008446:	d0e4      	beq.n	8008412 <__ieee754_pow+0x1aa>
 8008448:	4b15      	ldr	r3, [pc, #84]	; (80084a0 <__ieee754_pow+0x238>)
 800844a:	429e      	cmp	r6, r3
 800844c:	f340 80fc 	ble.w	8008648 <__ieee754_pow+0x3e0>
 8008450:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008454:	429e      	cmp	r6, r3
 8008456:	4b10      	ldr	r3, [pc, #64]	; (8008498 <__ieee754_pow+0x230>)
 8008458:	dd07      	ble.n	800846a <__ieee754_pow+0x202>
 800845a:	429c      	cmp	r4, r3
 800845c:	dc0a      	bgt.n	8008474 <__ieee754_pow+0x20c>
 800845e:	2f00      	cmp	r7, #0
 8008460:	da84      	bge.n	800836c <__ieee754_pow+0x104>
 8008462:	a307      	add	r3, pc, #28	; (adr r3, 8008480 <__ieee754_pow+0x218>)
 8008464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008468:	e795      	b.n	8008396 <__ieee754_pow+0x12e>
 800846a:	429c      	cmp	r4, r3
 800846c:	dbf7      	blt.n	800845e <__ieee754_pow+0x1f6>
 800846e:	4b09      	ldr	r3, [pc, #36]	; (8008494 <__ieee754_pow+0x22c>)
 8008470:	429c      	cmp	r4, r3
 8008472:	dd17      	ble.n	80084a4 <__ieee754_pow+0x23c>
 8008474:	2f00      	cmp	r7, #0
 8008476:	dcf4      	bgt.n	8008462 <__ieee754_pow+0x1fa>
 8008478:	e778      	b.n	800836c <__ieee754_pow+0x104>
 800847a:	bf00      	nop
 800847c:	f3af 8000 	nop.w
 8008480:	8800759c 	.word	0x8800759c
 8008484:	7e37e43c 	.word	0x7e37e43c
 8008488:	7ff00000 	.word	0x7ff00000
 800848c:	0800a569 	.word	0x0800a569
 8008490:	433fffff 	.word	0x433fffff
 8008494:	3ff00000 	.word	0x3ff00000
 8008498:	3fefffff 	.word	0x3fefffff
 800849c:	3fe00000 	.word	0x3fe00000
 80084a0:	41e00000 	.word	0x41e00000
 80084a4:	4b64      	ldr	r3, [pc, #400]	; (8008638 <__ieee754_pow+0x3d0>)
 80084a6:	2200      	movs	r2, #0
 80084a8:	f7f7 fee6 	bl	8000278 <__aeabi_dsub>
 80084ac:	a356      	add	r3, pc, #344	; (adr r3, 8008608 <__ieee754_pow+0x3a0>)
 80084ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b2:	4604      	mov	r4, r0
 80084b4:	460d      	mov	r5, r1
 80084b6:	f7f8 f897 	bl	80005e8 <__aeabi_dmul>
 80084ba:	a355      	add	r3, pc, #340	; (adr r3, 8008610 <__ieee754_pow+0x3a8>)
 80084bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c0:	4606      	mov	r6, r0
 80084c2:	460f      	mov	r7, r1
 80084c4:	4620      	mov	r0, r4
 80084c6:	4629      	mov	r1, r5
 80084c8:	f7f8 f88e 	bl	80005e8 <__aeabi_dmul>
 80084cc:	4b5b      	ldr	r3, [pc, #364]	; (800863c <__ieee754_pow+0x3d4>)
 80084ce:	4682      	mov	sl, r0
 80084d0:	468b      	mov	fp, r1
 80084d2:	2200      	movs	r2, #0
 80084d4:	4620      	mov	r0, r4
 80084d6:	4629      	mov	r1, r5
 80084d8:	f7f8 f886 	bl	80005e8 <__aeabi_dmul>
 80084dc:	4602      	mov	r2, r0
 80084de:	460b      	mov	r3, r1
 80084e0:	a14d      	add	r1, pc, #308	; (adr r1, 8008618 <__ieee754_pow+0x3b0>)
 80084e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084e6:	f7f7 fec7 	bl	8000278 <__aeabi_dsub>
 80084ea:	4622      	mov	r2, r4
 80084ec:	462b      	mov	r3, r5
 80084ee:	f7f8 f87b 	bl	80005e8 <__aeabi_dmul>
 80084f2:	4602      	mov	r2, r0
 80084f4:	460b      	mov	r3, r1
 80084f6:	2000      	movs	r0, #0
 80084f8:	4951      	ldr	r1, [pc, #324]	; (8008640 <__ieee754_pow+0x3d8>)
 80084fa:	f7f7 febd 	bl	8000278 <__aeabi_dsub>
 80084fe:	4622      	mov	r2, r4
 8008500:	4680      	mov	r8, r0
 8008502:	4689      	mov	r9, r1
 8008504:	462b      	mov	r3, r5
 8008506:	4620      	mov	r0, r4
 8008508:	4629      	mov	r1, r5
 800850a:	f7f8 f86d 	bl	80005e8 <__aeabi_dmul>
 800850e:	4602      	mov	r2, r0
 8008510:	460b      	mov	r3, r1
 8008512:	4640      	mov	r0, r8
 8008514:	4649      	mov	r1, r9
 8008516:	f7f8 f867 	bl	80005e8 <__aeabi_dmul>
 800851a:	a341      	add	r3, pc, #260	; (adr r3, 8008620 <__ieee754_pow+0x3b8>)
 800851c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008520:	f7f8 f862 	bl	80005e8 <__aeabi_dmul>
 8008524:	4602      	mov	r2, r0
 8008526:	460b      	mov	r3, r1
 8008528:	4650      	mov	r0, sl
 800852a:	4659      	mov	r1, fp
 800852c:	f7f7 fea4 	bl	8000278 <__aeabi_dsub>
 8008530:	4602      	mov	r2, r0
 8008532:	460b      	mov	r3, r1
 8008534:	4680      	mov	r8, r0
 8008536:	4689      	mov	r9, r1
 8008538:	4630      	mov	r0, r6
 800853a:	4639      	mov	r1, r7
 800853c:	f7f7 fe9e 	bl	800027c <__adddf3>
 8008540:	2400      	movs	r4, #0
 8008542:	4632      	mov	r2, r6
 8008544:	463b      	mov	r3, r7
 8008546:	4620      	mov	r0, r4
 8008548:	460d      	mov	r5, r1
 800854a:	f7f7 fe95 	bl	8000278 <__aeabi_dsub>
 800854e:	4602      	mov	r2, r0
 8008550:	460b      	mov	r3, r1
 8008552:	4640      	mov	r0, r8
 8008554:	4649      	mov	r1, r9
 8008556:	f7f7 fe8f 	bl	8000278 <__aeabi_dsub>
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800855e:	3b01      	subs	r3, #1
 8008560:	4313      	orrs	r3, r2
 8008562:	4682      	mov	sl, r0
 8008564:	468b      	mov	fp, r1
 8008566:	f040 81f1 	bne.w	800894c <__ieee754_pow+0x6e4>
 800856a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8008628 <__ieee754_pow+0x3c0>
 800856e:	eeb0 8a47 	vmov.f32	s16, s14
 8008572:	eef0 8a67 	vmov.f32	s17, s15
 8008576:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800857a:	2600      	movs	r6, #0
 800857c:	4632      	mov	r2, r6
 800857e:	463b      	mov	r3, r7
 8008580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008584:	f7f7 fe78 	bl	8000278 <__aeabi_dsub>
 8008588:	4622      	mov	r2, r4
 800858a:	462b      	mov	r3, r5
 800858c:	f7f8 f82c 	bl	80005e8 <__aeabi_dmul>
 8008590:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008594:	4680      	mov	r8, r0
 8008596:	4689      	mov	r9, r1
 8008598:	4650      	mov	r0, sl
 800859a:	4659      	mov	r1, fp
 800859c:	f7f8 f824 	bl	80005e8 <__aeabi_dmul>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f7 fe68 	bl	800027c <__adddf3>
 80085ac:	4632      	mov	r2, r6
 80085ae:	463b      	mov	r3, r7
 80085b0:	4680      	mov	r8, r0
 80085b2:	4689      	mov	r9, r1
 80085b4:	4620      	mov	r0, r4
 80085b6:	4629      	mov	r1, r5
 80085b8:	f7f8 f816 	bl	80005e8 <__aeabi_dmul>
 80085bc:	460b      	mov	r3, r1
 80085be:	4604      	mov	r4, r0
 80085c0:	460d      	mov	r5, r1
 80085c2:	4602      	mov	r2, r0
 80085c4:	4649      	mov	r1, r9
 80085c6:	4640      	mov	r0, r8
 80085c8:	f7f7 fe58 	bl	800027c <__adddf3>
 80085cc:	4b1d      	ldr	r3, [pc, #116]	; (8008644 <__ieee754_pow+0x3dc>)
 80085ce:	4299      	cmp	r1, r3
 80085d0:	ec45 4b19 	vmov	d9, r4, r5
 80085d4:	4606      	mov	r6, r0
 80085d6:	460f      	mov	r7, r1
 80085d8:	468b      	mov	fp, r1
 80085da:	f340 82fe 	ble.w	8008bda <__ieee754_pow+0x972>
 80085de:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80085e2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80085e6:	4303      	orrs	r3, r0
 80085e8:	f000 81f0 	beq.w	80089cc <__ieee754_pow+0x764>
 80085ec:	a310      	add	r3, pc, #64	; (adr r3, 8008630 <__ieee754_pow+0x3c8>)
 80085ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f2:	ec51 0b18 	vmov	r0, r1, d8
 80085f6:	f7f7 fff7 	bl	80005e8 <__aeabi_dmul>
 80085fa:	a30d      	add	r3, pc, #52	; (adr r3, 8008630 <__ieee754_pow+0x3c8>)
 80085fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008600:	e6cb      	b.n	800839a <__ieee754_pow+0x132>
 8008602:	bf00      	nop
 8008604:	f3af 8000 	nop.w
 8008608:	60000000 	.word	0x60000000
 800860c:	3ff71547 	.word	0x3ff71547
 8008610:	f85ddf44 	.word	0xf85ddf44
 8008614:	3e54ae0b 	.word	0x3e54ae0b
 8008618:	55555555 	.word	0x55555555
 800861c:	3fd55555 	.word	0x3fd55555
 8008620:	652b82fe 	.word	0x652b82fe
 8008624:	3ff71547 	.word	0x3ff71547
 8008628:	00000000 	.word	0x00000000
 800862c:	bff00000 	.word	0xbff00000
 8008630:	8800759c 	.word	0x8800759c
 8008634:	7e37e43c 	.word	0x7e37e43c
 8008638:	3ff00000 	.word	0x3ff00000
 800863c:	3fd00000 	.word	0x3fd00000
 8008640:	3fe00000 	.word	0x3fe00000
 8008644:	408fffff 	.word	0x408fffff
 8008648:	4bd7      	ldr	r3, [pc, #860]	; (80089a8 <__ieee754_pow+0x740>)
 800864a:	ea03 0309 	and.w	r3, r3, r9
 800864e:	2200      	movs	r2, #0
 8008650:	b92b      	cbnz	r3, 800865e <__ieee754_pow+0x3f6>
 8008652:	4bd6      	ldr	r3, [pc, #856]	; (80089ac <__ieee754_pow+0x744>)
 8008654:	f7f7 ffc8 	bl	80005e8 <__aeabi_dmul>
 8008658:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800865c:	460c      	mov	r4, r1
 800865e:	1523      	asrs	r3, r4, #20
 8008660:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008664:	4413      	add	r3, r2
 8008666:	9309      	str	r3, [sp, #36]	; 0x24
 8008668:	4bd1      	ldr	r3, [pc, #836]	; (80089b0 <__ieee754_pow+0x748>)
 800866a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800866e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008672:	429c      	cmp	r4, r3
 8008674:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008678:	dd08      	ble.n	800868c <__ieee754_pow+0x424>
 800867a:	4bce      	ldr	r3, [pc, #824]	; (80089b4 <__ieee754_pow+0x74c>)
 800867c:	429c      	cmp	r4, r3
 800867e:	f340 8163 	ble.w	8008948 <__ieee754_pow+0x6e0>
 8008682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008684:	3301      	adds	r3, #1
 8008686:	9309      	str	r3, [sp, #36]	; 0x24
 8008688:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800868c:	2400      	movs	r4, #0
 800868e:	00e3      	lsls	r3, r4, #3
 8008690:	930b      	str	r3, [sp, #44]	; 0x2c
 8008692:	4bc9      	ldr	r3, [pc, #804]	; (80089b8 <__ieee754_pow+0x750>)
 8008694:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008698:	ed93 7b00 	vldr	d7, [r3]
 800869c:	4629      	mov	r1, r5
 800869e:	ec53 2b17 	vmov	r2, r3, d7
 80086a2:	eeb0 8a47 	vmov.f32	s16, s14
 80086a6:	eef0 8a67 	vmov.f32	s17, s15
 80086aa:	4682      	mov	sl, r0
 80086ac:	f7f7 fde4 	bl	8000278 <__aeabi_dsub>
 80086b0:	4652      	mov	r2, sl
 80086b2:	4606      	mov	r6, r0
 80086b4:	460f      	mov	r7, r1
 80086b6:	462b      	mov	r3, r5
 80086b8:	ec51 0b18 	vmov	r0, r1, d8
 80086bc:	f7f7 fdde 	bl	800027c <__adddf3>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	2000      	movs	r0, #0
 80086c6:	49bd      	ldr	r1, [pc, #756]	; (80089bc <__ieee754_pow+0x754>)
 80086c8:	f7f8 f8b8 	bl	800083c <__aeabi_ddiv>
 80086cc:	ec41 0b19 	vmov	d9, r0, r1
 80086d0:	4602      	mov	r2, r0
 80086d2:	460b      	mov	r3, r1
 80086d4:	4630      	mov	r0, r6
 80086d6:	4639      	mov	r1, r7
 80086d8:	f7f7 ff86 	bl	80005e8 <__aeabi_dmul>
 80086dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80086e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80086e8:	2300      	movs	r3, #0
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80086f0:	46ab      	mov	fp, r5
 80086f2:	106d      	asrs	r5, r5, #1
 80086f4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80086f8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80086fc:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008700:	2200      	movs	r2, #0
 8008702:	4640      	mov	r0, r8
 8008704:	4649      	mov	r1, r9
 8008706:	4614      	mov	r4, r2
 8008708:	461d      	mov	r5, r3
 800870a:	f7f7 ff6d 	bl	80005e8 <__aeabi_dmul>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	4630      	mov	r0, r6
 8008714:	4639      	mov	r1, r7
 8008716:	f7f7 fdaf 	bl	8000278 <__aeabi_dsub>
 800871a:	ec53 2b18 	vmov	r2, r3, d8
 800871e:	4606      	mov	r6, r0
 8008720:	460f      	mov	r7, r1
 8008722:	4620      	mov	r0, r4
 8008724:	4629      	mov	r1, r5
 8008726:	f7f7 fda7 	bl	8000278 <__aeabi_dsub>
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	4650      	mov	r0, sl
 8008730:	4659      	mov	r1, fp
 8008732:	f7f7 fda1 	bl	8000278 <__aeabi_dsub>
 8008736:	4642      	mov	r2, r8
 8008738:	464b      	mov	r3, r9
 800873a:	f7f7 ff55 	bl	80005e8 <__aeabi_dmul>
 800873e:	4602      	mov	r2, r0
 8008740:	460b      	mov	r3, r1
 8008742:	4630      	mov	r0, r6
 8008744:	4639      	mov	r1, r7
 8008746:	f7f7 fd97 	bl	8000278 <__aeabi_dsub>
 800874a:	ec53 2b19 	vmov	r2, r3, d9
 800874e:	f7f7 ff4b 	bl	80005e8 <__aeabi_dmul>
 8008752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008756:	ec41 0b18 	vmov	d8, r0, r1
 800875a:	4610      	mov	r0, r2
 800875c:	4619      	mov	r1, r3
 800875e:	f7f7 ff43 	bl	80005e8 <__aeabi_dmul>
 8008762:	a37d      	add	r3, pc, #500	; (adr r3, 8008958 <__ieee754_pow+0x6f0>)
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	4604      	mov	r4, r0
 800876a:	460d      	mov	r5, r1
 800876c:	f7f7 ff3c 	bl	80005e8 <__aeabi_dmul>
 8008770:	a37b      	add	r3, pc, #492	; (adr r3, 8008960 <__ieee754_pow+0x6f8>)
 8008772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008776:	f7f7 fd81 	bl	800027c <__adddf3>
 800877a:	4622      	mov	r2, r4
 800877c:	462b      	mov	r3, r5
 800877e:	f7f7 ff33 	bl	80005e8 <__aeabi_dmul>
 8008782:	a379      	add	r3, pc, #484	; (adr r3, 8008968 <__ieee754_pow+0x700>)
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f7f7 fd78 	bl	800027c <__adddf3>
 800878c:	4622      	mov	r2, r4
 800878e:	462b      	mov	r3, r5
 8008790:	f7f7 ff2a 	bl	80005e8 <__aeabi_dmul>
 8008794:	a376      	add	r3, pc, #472	; (adr r3, 8008970 <__ieee754_pow+0x708>)
 8008796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800879a:	f7f7 fd6f 	bl	800027c <__adddf3>
 800879e:	4622      	mov	r2, r4
 80087a0:	462b      	mov	r3, r5
 80087a2:	f7f7 ff21 	bl	80005e8 <__aeabi_dmul>
 80087a6:	a374      	add	r3, pc, #464	; (adr r3, 8008978 <__ieee754_pow+0x710>)
 80087a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ac:	f7f7 fd66 	bl	800027c <__adddf3>
 80087b0:	4622      	mov	r2, r4
 80087b2:	462b      	mov	r3, r5
 80087b4:	f7f7 ff18 	bl	80005e8 <__aeabi_dmul>
 80087b8:	a371      	add	r3, pc, #452	; (adr r3, 8008980 <__ieee754_pow+0x718>)
 80087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087be:	f7f7 fd5d 	bl	800027c <__adddf3>
 80087c2:	4622      	mov	r2, r4
 80087c4:	4606      	mov	r6, r0
 80087c6:	460f      	mov	r7, r1
 80087c8:	462b      	mov	r3, r5
 80087ca:	4620      	mov	r0, r4
 80087cc:	4629      	mov	r1, r5
 80087ce:	f7f7 ff0b 	bl	80005e8 <__aeabi_dmul>
 80087d2:	4602      	mov	r2, r0
 80087d4:	460b      	mov	r3, r1
 80087d6:	4630      	mov	r0, r6
 80087d8:	4639      	mov	r1, r7
 80087da:	f7f7 ff05 	bl	80005e8 <__aeabi_dmul>
 80087de:	4642      	mov	r2, r8
 80087e0:	4604      	mov	r4, r0
 80087e2:	460d      	mov	r5, r1
 80087e4:	464b      	mov	r3, r9
 80087e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ea:	f7f7 fd47 	bl	800027c <__adddf3>
 80087ee:	ec53 2b18 	vmov	r2, r3, d8
 80087f2:	f7f7 fef9 	bl	80005e8 <__aeabi_dmul>
 80087f6:	4622      	mov	r2, r4
 80087f8:	462b      	mov	r3, r5
 80087fa:	f7f7 fd3f 	bl	800027c <__adddf3>
 80087fe:	4642      	mov	r2, r8
 8008800:	4682      	mov	sl, r0
 8008802:	468b      	mov	fp, r1
 8008804:	464b      	mov	r3, r9
 8008806:	4640      	mov	r0, r8
 8008808:	4649      	mov	r1, r9
 800880a:	f7f7 feed 	bl	80005e8 <__aeabi_dmul>
 800880e:	4b6c      	ldr	r3, [pc, #432]	; (80089c0 <__ieee754_pow+0x758>)
 8008810:	2200      	movs	r2, #0
 8008812:	4606      	mov	r6, r0
 8008814:	460f      	mov	r7, r1
 8008816:	f7f7 fd31 	bl	800027c <__adddf3>
 800881a:	4652      	mov	r2, sl
 800881c:	465b      	mov	r3, fp
 800881e:	f7f7 fd2d 	bl	800027c <__adddf3>
 8008822:	9c04      	ldr	r4, [sp, #16]
 8008824:	460d      	mov	r5, r1
 8008826:	4622      	mov	r2, r4
 8008828:	460b      	mov	r3, r1
 800882a:	4640      	mov	r0, r8
 800882c:	4649      	mov	r1, r9
 800882e:	f7f7 fedb 	bl	80005e8 <__aeabi_dmul>
 8008832:	4b63      	ldr	r3, [pc, #396]	; (80089c0 <__ieee754_pow+0x758>)
 8008834:	4680      	mov	r8, r0
 8008836:	4689      	mov	r9, r1
 8008838:	2200      	movs	r2, #0
 800883a:	4620      	mov	r0, r4
 800883c:	4629      	mov	r1, r5
 800883e:	f7f7 fd1b 	bl	8000278 <__aeabi_dsub>
 8008842:	4632      	mov	r2, r6
 8008844:	463b      	mov	r3, r7
 8008846:	f7f7 fd17 	bl	8000278 <__aeabi_dsub>
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	4650      	mov	r0, sl
 8008850:	4659      	mov	r1, fp
 8008852:	f7f7 fd11 	bl	8000278 <__aeabi_dsub>
 8008856:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800885a:	f7f7 fec5 	bl	80005e8 <__aeabi_dmul>
 800885e:	4622      	mov	r2, r4
 8008860:	4606      	mov	r6, r0
 8008862:	460f      	mov	r7, r1
 8008864:	462b      	mov	r3, r5
 8008866:	ec51 0b18 	vmov	r0, r1, d8
 800886a:	f7f7 febd 	bl	80005e8 <__aeabi_dmul>
 800886e:	4602      	mov	r2, r0
 8008870:	460b      	mov	r3, r1
 8008872:	4630      	mov	r0, r6
 8008874:	4639      	mov	r1, r7
 8008876:	f7f7 fd01 	bl	800027c <__adddf3>
 800887a:	4606      	mov	r6, r0
 800887c:	460f      	mov	r7, r1
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4640      	mov	r0, r8
 8008884:	4649      	mov	r1, r9
 8008886:	f7f7 fcf9 	bl	800027c <__adddf3>
 800888a:	9c04      	ldr	r4, [sp, #16]
 800888c:	a33e      	add	r3, pc, #248	; (adr r3, 8008988 <__ieee754_pow+0x720>)
 800888e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008892:	4620      	mov	r0, r4
 8008894:	460d      	mov	r5, r1
 8008896:	f7f7 fea7 	bl	80005e8 <__aeabi_dmul>
 800889a:	4642      	mov	r2, r8
 800889c:	ec41 0b18 	vmov	d8, r0, r1
 80088a0:	464b      	mov	r3, r9
 80088a2:	4620      	mov	r0, r4
 80088a4:	4629      	mov	r1, r5
 80088a6:	f7f7 fce7 	bl	8000278 <__aeabi_dsub>
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	4630      	mov	r0, r6
 80088b0:	4639      	mov	r1, r7
 80088b2:	f7f7 fce1 	bl	8000278 <__aeabi_dsub>
 80088b6:	a336      	add	r3, pc, #216	; (adr r3, 8008990 <__ieee754_pow+0x728>)
 80088b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088bc:	f7f7 fe94 	bl	80005e8 <__aeabi_dmul>
 80088c0:	a335      	add	r3, pc, #212	; (adr r3, 8008998 <__ieee754_pow+0x730>)
 80088c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c6:	4606      	mov	r6, r0
 80088c8:	460f      	mov	r7, r1
 80088ca:	4620      	mov	r0, r4
 80088cc:	4629      	mov	r1, r5
 80088ce:	f7f7 fe8b 	bl	80005e8 <__aeabi_dmul>
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	4630      	mov	r0, r6
 80088d8:	4639      	mov	r1, r7
 80088da:	f7f7 fccf 	bl	800027c <__adddf3>
 80088de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088e0:	4b38      	ldr	r3, [pc, #224]	; (80089c4 <__ieee754_pow+0x75c>)
 80088e2:	4413      	add	r3, r2
 80088e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e8:	f7f7 fcc8 	bl	800027c <__adddf3>
 80088ec:	4682      	mov	sl, r0
 80088ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088f0:	468b      	mov	fp, r1
 80088f2:	f7f7 fe0f 	bl	8000514 <__aeabi_i2d>
 80088f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088f8:	4b33      	ldr	r3, [pc, #204]	; (80089c8 <__ieee754_pow+0x760>)
 80088fa:	4413      	add	r3, r2
 80088fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008900:	4606      	mov	r6, r0
 8008902:	460f      	mov	r7, r1
 8008904:	4652      	mov	r2, sl
 8008906:	465b      	mov	r3, fp
 8008908:	ec51 0b18 	vmov	r0, r1, d8
 800890c:	f7f7 fcb6 	bl	800027c <__adddf3>
 8008910:	4642      	mov	r2, r8
 8008912:	464b      	mov	r3, r9
 8008914:	f7f7 fcb2 	bl	800027c <__adddf3>
 8008918:	4632      	mov	r2, r6
 800891a:	463b      	mov	r3, r7
 800891c:	f7f7 fcae 	bl	800027c <__adddf3>
 8008920:	9c04      	ldr	r4, [sp, #16]
 8008922:	4632      	mov	r2, r6
 8008924:	463b      	mov	r3, r7
 8008926:	4620      	mov	r0, r4
 8008928:	460d      	mov	r5, r1
 800892a:	f7f7 fca5 	bl	8000278 <__aeabi_dsub>
 800892e:	4642      	mov	r2, r8
 8008930:	464b      	mov	r3, r9
 8008932:	f7f7 fca1 	bl	8000278 <__aeabi_dsub>
 8008936:	ec53 2b18 	vmov	r2, r3, d8
 800893a:	f7f7 fc9d 	bl	8000278 <__aeabi_dsub>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	4650      	mov	r0, sl
 8008944:	4659      	mov	r1, fp
 8008946:	e606      	b.n	8008556 <__ieee754_pow+0x2ee>
 8008948:	2401      	movs	r4, #1
 800894a:	e6a0      	b.n	800868e <__ieee754_pow+0x426>
 800894c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80089a0 <__ieee754_pow+0x738>
 8008950:	e60d      	b.n	800856e <__ieee754_pow+0x306>
 8008952:	bf00      	nop
 8008954:	f3af 8000 	nop.w
 8008958:	4a454eef 	.word	0x4a454eef
 800895c:	3fca7e28 	.word	0x3fca7e28
 8008960:	93c9db65 	.word	0x93c9db65
 8008964:	3fcd864a 	.word	0x3fcd864a
 8008968:	a91d4101 	.word	0xa91d4101
 800896c:	3fd17460 	.word	0x3fd17460
 8008970:	518f264d 	.word	0x518f264d
 8008974:	3fd55555 	.word	0x3fd55555
 8008978:	db6fabff 	.word	0xdb6fabff
 800897c:	3fdb6db6 	.word	0x3fdb6db6
 8008980:	33333303 	.word	0x33333303
 8008984:	3fe33333 	.word	0x3fe33333
 8008988:	e0000000 	.word	0xe0000000
 800898c:	3feec709 	.word	0x3feec709
 8008990:	dc3a03fd 	.word	0xdc3a03fd
 8008994:	3feec709 	.word	0x3feec709
 8008998:	145b01f5 	.word	0x145b01f5
 800899c:	be3e2fe0 	.word	0xbe3e2fe0
 80089a0:	00000000 	.word	0x00000000
 80089a4:	3ff00000 	.word	0x3ff00000
 80089a8:	7ff00000 	.word	0x7ff00000
 80089ac:	43400000 	.word	0x43400000
 80089b0:	0003988e 	.word	0x0003988e
 80089b4:	000bb679 	.word	0x000bb679
 80089b8:	0800a5c8 	.word	0x0800a5c8
 80089bc:	3ff00000 	.word	0x3ff00000
 80089c0:	40080000 	.word	0x40080000
 80089c4:	0800a5e8 	.word	0x0800a5e8
 80089c8:	0800a5d8 	.word	0x0800a5d8
 80089cc:	a3b5      	add	r3, pc, #724	; (adr r3, 8008ca4 <__ieee754_pow+0xa3c>)
 80089ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d2:	4640      	mov	r0, r8
 80089d4:	4649      	mov	r1, r9
 80089d6:	f7f7 fc51 	bl	800027c <__adddf3>
 80089da:	4622      	mov	r2, r4
 80089dc:	ec41 0b1a 	vmov	d10, r0, r1
 80089e0:	462b      	mov	r3, r5
 80089e2:	4630      	mov	r0, r6
 80089e4:	4639      	mov	r1, r7
 80089e6:	f7f7 fc47 	bl	8000278 <__aeabi_dsub>
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	ec51 0b1a 	vmov	r0, r1, d10
 80089f2:	f7f8 f889 	bl	8000b08 <__aeabi_dcmpgt>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	f47f adf8 	bne.w	80085ec <__ieee754_pow+0x384>
 80089fc:	4aa4      	ldr	r2, [pc, #656]	; (8008c90 <__ieee754_pow+0xa28>)
 80089fe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008a02:	4293      	cmp	r3, r2
 8008a04:	f340 810b 	ble.w	8008c1e <__ieee754_pow+0x9b6>
 8008a08:	151b      	asrs	r3, r3, #20
 8008a0a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008a0e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008a12:	fa4a f303 	asr.w	r3, sl, r3
 8008a16:	445b      	add	r3, fp
 8008a18:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008a1c:	4e9d      	ldr	r6, [pc, #628]	; (8008c94 <__ieee754_pow+0xa2c>)
 8008a1e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008a22:	4116      	asrs	r6, r2
 8008a24:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008a28:	2000      	movs	r0, #0
 8008a2a:	ea23 0106 	bic.w	r1, r3, r6
 8008a2e:	f1c2 0214 	rsb	r2, r2, #20
 8008a32:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008a36:	fa4a fa02 	asr.w	sl, sl, r2
 8008a3a:	f1bb 0f00 	cmp.w	fp, #0
 8008a3e:	4602      	mov	r2, r0
 8008a40:	460b      	mov	r3, r1
 8008a42:	4620      	mov	r0, r4
 8008a44:	4629      	mov	r1, r5
 8008a46:	bfb8      	it	lt
 8008a48:	f1ca 0a00 	rsblt	sl, sl, #0
 8008a4c:	f7f7 fc14 	bl	8000278 <__aeabi_dsub>
 8008a50:	ec41 0b19 	vmov	d9, r0, r1
 8008a54:	4642      	mov	r2, r8
 8008a56:	464b      	mov	r3, r9
 8008a58:	ec51 0b19 	vmov	r0, r1, d9
 8008a5c:	f7f7 fc0e 	bl	800027c <__adddf3>
 8008a60:	2400      	movs	r4, #0
 8008a62:	a379      	add	r3, pc, #484	; (adr r3, 8008c48 <__ieee754_pow+0x9e0>)
 8008a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a68:	4620      	mov	r0, r4
 8008a6a:	460d      	mov	r5, r1
 8008a6c:	f7f7 fdbc 	bl	80005e8 <__aeabi_dmul>
 8008a70:	ec53 2b19 	vmov	r2, r3, d9
 8008a74:	4606      	mov	r6, r0
 8008a76:	460f      	mov	r7, r1
 8008a78:	4620      	mov	r0, r4
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	f7f7 fbfc 	bl	8000278 <__aeabi_dsub>
 8008a80:	4602      	mov	r2, r0
 8008a82:	460b      	mov	r3, r1
 8008a84:	4640      	mov	r0, r8
 8008a86:	4649      	mov	r1, r9
 8008a88:	f7f7 fbf6 	bl	8000278 <__aeabi_dsub>
 8008a8c:	a370      	add	r3, pc, #448	; (adr r3, 8008c50 <__ieee754_pow+0x9e8>)
 8008a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a92:	f7f7 fda9 	bl	80005e8 <__aeabi_dmul>
 8008a96:	a370      	add	r3, pc, #448	; (adr r3, 8008c58 <__ieee754_pow+0x9f0>)
 8008a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9c:	4680      	mov	r8, r0
 8008a9e:	4689      	mov	r9, r1
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	4629      	mov	r1, r5
 8008aa4:	f7f7 fda0 	bl	80005e8 <__aeabi_dmul>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	4640      	mov	r0, r8
 8008aae:	4649      	mov	r1, r9
 8008ab0:	f7f7 fbe4 	bl	800027c <__adddf3>
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	460d      	mov	r5, r1
 8008ab8:	4602      	mov	r2, r0
 8008aba:	460b      	mov	r3, r1
 8008abc:	4630      	mov	r0, r6
 8008abe:	4639      	mov	r1, r7
 8008ac0:	f7f7 fbdc 	bl	800027c <__adddf3>
 8008ac4:	4632      	mov	r2, r6
 8008ac6:	463b      	mov	r3, r7
 8008ac8:	4680      	mov	r8, r0
 8008aca:	4689      	mov	r9, r1
 8008acc:	f7f7 fbd4 	bl	8000278 <__aeabi_dsub>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	f7f7 fbce 	bl	8000278 <__aeabi_dsub>
 8008adc:	4642      	mov	r2, r8
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460f      	mov	r7, r1
 8008ae2:	464b      	mov	r3, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	4649      	mov	r1, r9
 8008ae8:	f7f7 fd7e 	bl	80005e8 <__aeabi_dmul>
 8008aec:	a35c      	add	r3, pc, #368	; (adr r3, 8008c60 <__ieee754_pow+0x9f8>)
 8008aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af2:	4604      	mov	r4, r0
 8008af4:	460d      	mov	r5, r1
 8008af6:	f7f7 fd77 	bl	80005e8 <__aeabi_dmul>
 8008afa:	a35b      	add	r3, pc, #364	; (adr r3, 8008c68 <__ieee754_pow+0xa00>)
 8008afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b00:	f7f7 fbba 	bl	8000278 <__aeabi_dsub>
 8008b04:	4622      	mov	r2, r4
 8008b06:	462b      	mov	r3, r5
 8008b08:	f7f7 fd6e 	bl	80005e8 <__aeabi_dmul>
 8008b0c:	a358      	add	r3, pc, #352	; (adr r3, 8008c70 <__ieee754_pow+0xa08>)
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	f7f7 fbb3 	bl	800027c <__adddf3>
 8008b16:	4622      	mov	r2, r4
 8008b18:	462b      	mov	r3, r5
 8008b1a:	f7f7 fd65 	bl	80005e8 <__aeabi_dmul>
 8008b1e:	a356      	add	r3, pc, #344	; (adr r3, 8008c78 <__ieee754_pow+0xa10>)
 8008b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b24:	f7f7 fba8 	bl	8000278 <__aeabi_dsub>
 8008b28:	4622      	mov	r2, r4
 8008b2a:	462b      	mov	r3, r5
 8008b2c:	f7f7 fd5c 	bl	80005e8 <__aeabi_dmul>
 8008b30:	a353      	add	r3, pc, #332	; (adr r3, 8008c80 <__ieee754_pow+0xa18>)
 8008b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b36:	f7f7 fba1 	bl	800027c <__adddf3>
 8008b3a:	4622      	mov	r2, r4
 8008b3c:	462b      	mov	r3, r5
 8008b3e:	f7f7 fd53 	bl	80005e8 <__aeabi_dmul>
 8008b42:	4602      	mov	r2, r0
 8008b44:	460b      	mov	r3, r1
 8008b46:	4640      	mov	r0, r8
 8008b48:	4649      	mov	r1, r9
 8008b4a:	f7f7 fb95 	bl	8000278 <__aeabi_dsub>
 8008b4e:	4604      	mov	r4, r0
 8008b50:	460d      	mov	r5, r1
 8008b52:	4602      	mov	r2, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	4640      	mov	r0, r8
 8008b58:	4649      	mov	r1, r9
 8008b5a:	f7f7 fd45 	bl	80005e8 <__aeabi_dmul>
 8008b5e:	2200      	movs	r2, #0
 8008b60:	ec41 0b19 	vmov	d9, r0, r1
 8008b64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008b68:	4620      	mov	r0, r4
 8008b6a:	4629      	mov	r1, r5
 8008b6c:	f7f7 fb84 	bl	8000278 <__aeabi_dsub>
 8008b70:	4602      	mov	r2, r0
 8008b72:	460b      	mov	r3, r1
 8008b74:	ec51 0b19 	vmov	r0, r1, d9
 8008b78:	f7f7 fe60 	bl	800083c <__aeabi_ddiv>
 8008b7c:	4632      	mov	r2, r6
 8008b7e:	4604      	mov	r4, r0
 8008b80:	460d      	mov	r5, r1
 8008b82:	463b      	mov	r3, r7
 8008b84:	4640      	mov	r0, r8
 8008b86:	4649      	mov	r1, r9
 8008b88:	f7f7 fd2e 	bl	80005e8 <__aeabi_dmul>
 8008b8c:	4632      	mov	r2, r6
 8008b8e:	463b      	mov	r3, r7
 8008b90:	f7f7 fb74 	bl	800027c <__adddf3>
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	4620      	mov	r0, r4
 8008b9a:	4629      	mov	r1, r5
 8008b9c:	f7f7 fb6c 	bl	8000278 <__aeabi_dsub>
 8008ba0:	4642      	mov	r2, r8
 8008ba2:	464b      	mov	r3, r9
 8008ba4:	f7f7 fb68 	bl	8000278 <__aeabi_dsub>
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4602      	mov	r2, r0
 8008bac:	493a      	ldr	r1, [pc, #232]	; (8008c98 <__ieee754_pow+0xa30>)
 8008bae:	2000      	movs	r0, #0
 8008bb0:	f7f7 fb62 	bl	8000278 <__aeabi_dsub>
 8008bb4:	e9cd 0100 	strd	r0, r1, [sp]
 8008bb8:	9b01      	ldr	r3, [sp, #4]
 8008bba:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008bbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bc2:	da2f      	bge.n	8008c24 <__ieee754_pow+0x9bc>
 8008bc4:	4650      	mov	r0, sl
 8008bc6:	ed9d 0b00 	vldr	d0, [sp]
 8008bca:	f001 fac1 	bl	800a150 <scalbn>
 8008bce:	ec51 0b10 	vmov	r0, r1, d0
 8008bd2:	ec53 2b18 	vmov	r2, r3, d8
 8008bd6:	f7ff bbe0 	b.w	800839a <__ieee754_pow+0x132>
 8008bda:	4b30      	ldr	r3, [pc, #192]	; (8008c9c <__ieee754_pow+0xa34>)
 8008bdc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008be0:	429e      	cmp	r6, r3
 8008be2:	f77f af0b 	ble.w	80089fc <__ieee754_pow+0x794>
 8008be6:	4b2e      	ldr	r3, [pc, #184]	; (8008ca0 <__ieee754_pow+0xa38>)
 8008be8:	440b      	add	r3, r1
 8008bea:	4303      	orrs	r3, r0
 8008bec:	d00b      	beq.n	8008c06 <__ieee754_pow+0x99e>
 8008bee:	a326      	add	r3, pc, #152	; (adr r3, 8008c88 <__ieee754_pow+0xa20>)
 8008bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf4:	ec51 0b18 	vmov	r0, r1, d8
 8008bf8:	f7f7 fcf6 	bl	80005e8 <__aeabi_dmul>
 8008bfc:	a322      	add	r3, pc, #136	; (adr r3, 8008c88 <__ieee754_pow+0xa20>)
 8008bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c02:	f7ff bbca 	b.w	800839a <__ieee754_pow+0x132>
 8008c06:	4622      	mov	r2, r4
 8008c08:	462b      	mov	r3, r5
 8008c0a:	f7f7 fb35 	bl	8000278 <__aeabi_dsub>
 8008c0e:	4642      	mov	r2, r8
 8008c10:	464b      	mov	r3, r9
 8008c12:	f7f7 ff6f 	bl	8000af4 <__aeabi_dcmpge>
 8008c16:	2800      	cmp	r0, #0
 8008c18:	f43f aef0 	beq.w	80089fc <__ieee754_pow+0x794>
 8008c1c:	e7e7      	b.n	8008bee <__ieee754_pow+0x986>
 8008c1e:	f04f 0a00 	mov.w	sl, #0
 8008c22:	e717      	b.n	8008a54 <__ieee754_pow+0x7ec>
 8008c24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c28:	4619      	mov	r1, r3
 8008c2a:	e7d2      	b.n	8008bd2 <__ieee754_pow+0x96a>
 8008c2c:	491a      	ldr	r1, [pc, #104]	; (8008c98 <__ieee754_pow+0xa30>)
 8008c2e:	2000      	movs	r0, #0
 8008c30:	f7ff bb9e 	b.w	8008370 <__ieee754_pow+0x108>
 8008c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c38:	f7ff bb9a 	b.w	8008370 <__ieee754_pow+0x108>
 8008c3c:	9000      	str	r0, [sp, #0]
 8008c3e:	f7ff bb76 	b.w	800832e <__ieee754_pow+0xc6>
 8008c42:	2100      	movs	r1, #0
 8008c44:	f7ff bb60 	b.w	8008308 <__ieee754_pow+0xa0>
 8008c48:	00000000 	.word	0x00000000
 8008c4c:	3fe62e43 	.word	0x3fe62e43
 8008c50:	fefa39ef 	.word	0xfefa39ef
 8008c54:	3fe62e42 	.word	0x3fe62e42
 8008c58:	0ca86c39 	.word	0x0ca86c39
 8008c5c:	be205c61 	.word	0xbe205c61
 8008c60:	72bea4d0 	.word	0x72bea4d0
 8008c64:	3e663769 	.word	0x3e663769
 8008c68:	c5d26bf1 	.word	0xc5d26bf1
 8008c6c:	3ebbbd41 	.word	0x3ebbbd41
 8008c70:	af25de2c 	.word	0xaf25de2c
 8008c74:	3f11566a 	.word	0x3f11566a
 8008c78:	16bebd93 	.word	0x16bebd93
 8008c7c:	3f66c16c 	.word	0x3f66c16c
 8008c80:	5555553e 	.word	0x5555553e
 8008c84:	3fc55555 	.word	0x3fc55555
 8008c88:	c2f8f359 	.word	0xc2f8f359
 8008c8c:	01a56e1f 	.word	0x01a56e1f
 8008c90:	3fe00000 	.word	0x3fe00000
 8008c94:	000fffff 	.word	0x000fffff
 8008c98:	3ff00000 	.word	0x3ff00000
 8008c9c:	4090cbff 	.word	0x4090cbff
 8008ca0:	3f6f3400 	.word	0x3f6f3400
 8008ca4:	652b82fe 	.word	0x652b82fe
 8008ca8:	3c971547 	.word	0x3c971547
 8008cac:	00000000 	.word	0x00000000

08008cb0 <__ieee754_rem_pio2>:
 8008cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	ed2d 8b02 	vpush	{d8}
 8008cb8:	ec55 4b10 	vmov	r4, r5, d0
 8008cbc:	4bca      	ldr	r3, [pc, #808]	; (8008fe8 <__ieee754_rem_pio2+0x338>)
 8008cbe:	b08b      	sub	sp, #44	; 0x2c
 8008cc0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8008cc4:	4598      	cmp	r8, r3
 8008cc6:	4682      	mov	sl, r0
 8008cc8:	9502      	str	r5, [sp, #8]
 8008cca:	dc08      	bgt.n	8008cde <__ieee754_rem_pio2+0x2e>
 8008ccc:	2200      	movs	r2, #0
 8008cce:	2300      	movs	r3, #0
 8008cd0:	ed80 0b00 	vstr	d0, [r0]
 8008cd4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008cd8:	f04f 0b00 	mov.w	fp, #0
 8008cdc:	e028      	b.n	8008d30 <__ieee754_rem_pio2+0x80>
 8008cde:	4bc3      	ldr	r3, [pc, #780]	; (8008fec <__ieee754_rem_pio2+0x33c>)
 8008ce0:	4598      	cmp	r8, r3
 8008ce2:	dc78      	bgt.n	8008dd6 <__ieee754_rem_pio2+0x126>
 8008ce4:	9b02      	ldr	r3, [sp, #8]
 8008ce6:	4ec2      	ldr	r6, [pc, #776]	; (8008ff0 <__ieee754_rem_pio2+0x340>)
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	ee10 0a10 	vmov	r0, s0
 8008cee:	a3b0      	add	r3, pc, #704	; (adr r3, 8008fb0 <__ieee754_rem_pio2+0x300>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	4629      	mov	r1, r5
 8008cf6:	dd39      	ble.n	8008d6c <__ieee754_rem_pio2+0xbc>
 8008cf8:	f7f7 fabe 	bl	8000278 <__aeabi_dsub>
 8008cfc:	45b0      	cmp	r8, r6
 8008cfe:	4604      	mov	r4, r0
 8008d00:	460d      	mov	r5, r1
 8008d02:	d01b      	beq.n	8008d3c <__ieee754_rem_pio2+0x8c>
 8008d04:	a3ac      	add	r3, pc, #688	; (adr r3, 8008fb8 <__ieee754_rem_pio2+0x308>)
 8008d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0a:	f7f7 fab5 	bl	8000278 <__aeabi_dsub>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	460b      	mov	r3, r1
 8008d12:	e9ca 2300 	strd	r2, r3, [sl]
 8008d16:	4620      	mov	r0, r4
 8008d18:	4629      	mov	r1, r5
 8008d1a:	f7f7 faad 	bl	8000278 <__aeabi_dsub>
 8008d1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8008fb8 <__ieee754_rem_pio2+0x308>)
 8008d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d24:	f7f7 faa8 	bl	8000278 <__aeabi_dsub>
 8008d28:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008d2c:	f04f 0b01 	mov.w	fp, #1
 8008d30:	4658      	mov	r0, fp
 8008d32:	b00b      	add	sp, #44	; 0x2c
 8008d34:	ecbd 8b02 	vpop	{d8}
 8008d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3c:	a3a0      	add	r3, pc, #640	; (adr r3, 8008fc0 <__ieee754_rem_pio2+0x310>)
 8008d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d42:	f7f7 fa99 	bl	8000278 <__aeabi_dsub>
 8008d46:	a3a0      	add	r3, pc, #640	; (adr r3, 8008fc8 <__ieee754_rem_pio2+0x318>)
 8008d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4c:	4604      	mov	r4, r0
 8008d4e:	460d      	mov	r5, r1
 8008d50:	f7f7 fa92 	bl	8000278 <__aeabi_dsub>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	e9ca 2300 	strd	r2, r3, [sl]
 8008d5c:	4620      	mov	r0, r4
 8008d5e:	4629      	mov	r1, r5
 8008d60:	f7f7 fa8a 	bl	8000278 <__aeabi_dsub>
 8008d64:	a398      	add	r3, pc, #608	; (adr r3, 8008fc8 <__ieee754_rem_pio2+0x318>)
 8008d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6a:	e7db      	b.n	8008d24 <__ieee754_rem_pio2+0x74>
 8008d6c:	f7f7 fa86 	bl	800027c <__adddf3>
 8008d70:	45b0      	cmp	r8, r6
 8008d72:	4604      	mov	r4, r0
 8008d74:	460d      	mov	r5, r1
 8008d76:	d016      	beq.n	8008da6 <__ieee754_rem_pio2+0xf6>
 8008d78:	a38f      	add	r3, pc, #572	; (adr r3, 8008fb8 <__ieee754_rem_pio2+0x308>)
 8008d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7e:	f7f7 fa7d 	bl	800027c <__adddf3>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	e9ca 2300 	strd	r2, r3, [sl]
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	f7f7 fa73 	bl	8000278 <__aeabi_dsub>
 8008d92:	a389      	add	r3, pc, #548	; (adr r3, 8008fb8 <__ieee754_rem_pio2+0x308>)
 8008d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d98:	f7f7 fa70 	bl	800027c <__adddf3>
 8008d9c:	f04f 3bff 	mov.w	fp, #4294967295
 8008da0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008da4:	e7c4      	b.n	8008d30 <__ieee754_rem_pio2+0x80>
 8008da6:	a386      	add	r3, pc, #536	; (adr r3, 8008fc0 <__ieee754_rem_pio2+0x310>)
 8008da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dac:	f7f7 fa66 	bl	800027c <__adddf3>
 8008db0:	a385      	add	r3, pc, #532	; (adr r3, 8008fc8 <__ieee754_rem_pio2+0x318>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	4604      	mov	r4, r0
 8008db8:	460d      	mov	r5, r1
 8008dba:	f7f7 fa5f 	bl	800027c <__adddf3>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	e9ca 2300 	strd	r2, r3, [sl]
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	4629      	mov	r1, r5
 8008dca:	f7f7 fa55 	bl	8000278 <__aeabi_dsub>
 8008dce:	a37e      	add	r3, pc, #504	; (adr r3, 8008fc8 <__ieee754_rem_pio2+0x318>)
 8008dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dd4:	e7e0      	b.n	8008d98 <__ieee754_rem_pio2+0xe8>
 8008dd6:	4b87      	ldr	r3, [pc, #540]	; (8008ff4 <__ieee754_rem_pio2+0x344>)
 8008dd8:	4598      	cmp	r8, r3
 8008dda:	f300 80d9 	bgt.w	8008f90 <__ieee754_rem_pio2+0x2e0>
 8008dde:	f001 f88f 	bl	8009f00 <fabs>
 8008de2:	ec55 4b10 	vmov	r4, r5, d0
 8008de6:	ee10 0a10 	vmov	r0, s0
 8008dea:	a379      	add	r3, pc, #484	; (adr r3, 8008fd0 <__ieee754_rem_pio2+0x320>)
 8008dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df0:	4629      	mov	r1, r5
 8008df2:	f7f7 fbf9 	bl	80005e8 <__aeabi_dmul>
 8008df6:	4b80      	ldr	r3, [pc, #512]	; (8008ff8 <__ieee754_rem_pio2+0x348>)
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f7f7 fa3f 	bl	800027c <__adddf3>
 8008dfe:	f7f7 fea3 	bl	8000b48 <__aeabi_d2iz>
 8008e02:	4683      	mov	fp, r0
 8008e04:	f7f7 fb86 	bl	8000514 <__aeabi_i2d>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	ec43 2b18 	vmov	d8, r2, r3
 8008e10:	a367      	add	r3, pc, #412	; (adr r3, 8008fb0 <__ieee754_rem_pio2+0x300>)
 8008e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e16:	f7f7 fbe7 	bl	80005e8 <__aeabi_dmul>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	4620      	mov	r0, r4
 8008e20:	4629      	mov	r1, r5
 8008e22:	f7f7 fa29 	bl	8000278 <__aeabi_dsub>
 8008e26:	a364      	add	r3, pc, #400	; (adr r3, 8008fb8 <__ieee754_rem_pio2+0x308>)
 8008e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	460f      	mov	r7, r1
 8008e30:	ec51 0b18 	vmov	r0, r1, d8
 8008e34:	f7f7 fbd8 	bl	80005e8 <__aeabi_dmul>
 8008e38:	f1bb 0f1f 	cmp.w	fp, #31
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	460d      	mov	r5, r1
 8008e40:	dc0d      	bgt.n	8008e5e <__ieee754_rem_pio2+0x1ae>
 8008e42:	4b6e      	ldr	r3, [pc, #440]	; (8008ffc <__ieee754_rem_pio2+0x34c>)
 8008e44:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4c:	4543      	cmp	r3, r8
 8008e4e:	d006      	beq.n	8008e5e <__ieee754_rem_pio2+0x1ae>
 8008e50:	4622      	mov	r2, r4
 8008e52:	462b      	mov	r3, r5
 8008e54:	4630      	mov	r0, r6
 8008e56:	4639      	mov	r1, r7
 8008e58:	f7f7 fa0e 	bl	8000278 <__aeabi_dsub>
 8008e5c:	e00f      	b.n	8008e7e <__ieee754_rem_pio2+0x1ce>
 8008e5e:	462b      	mov	r3, r5
 8008e60:	4622      	mov	r2, r4
 8008e62:	4630      	mov	r0, r6
 8008e64:	4639      	mov	r1, r7
 8008e66:	f7f7 fa07 	bl	8000278 <__aeabi_dsub>
 8008e6a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008e6e:	9303      	str	r3, [sp, #12]
 8008e70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008e74:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8008e78:	f1b8 0f10 	cmp.w	r8, #16
 8008e7c:	dc02      	bgt.n	8008e84 <__ieee754_rem_pio2+0x1d4>
 8008e7e:	e9ca 0100 	strd	r0, r1, [sl]
 8008e82:	e039      	b.n	8008ef8 <__ieee754_rem_pio2+0x248>
 8008e84:	a34e      	add	r3, pc, #312	; (adr r3, 8008fc0 <__ieee754_rem_pio2+0x310>)
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	ec51 0b18 	vmov	r0, r1, d8
 8008e8e:	f7f7 fbab 	bl	80005e8 <__aeabi_dmul>
 8008e92:	4604      	mov	r4, r0
 8008e94:	460d      	mov	r5, r1
 8008e96:	4602      	mov	r2, r0
 8008e98:	460b      	mov	r3, r1
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	4639      	mov	r1, r7
 8008e9e:	f7f7 f9eb 	bl	8000278 <__aeabi_dsub>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4680      	mov	r8, r0
 8008ea8:	4689      	mov	r9, r1
 8008eaa:	4630      	mov	r0, r6
 8008eac:	4639      	mov	r1, r7
 8008eae:	f7f7 f9e3 	bl	8000278 <__aeabi_dsub>
 8008eb2:	4622      	mov	r2, r4
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	f7f7 f9df 	bl	8000278 <__aeabi_dsub>
 8008eba:	a343      	add	r3, pc, #268	; (adr r3, 8008fc8 <__ieee754_rem_pio2+0x318>)
 8008ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	460d      	mov	r5, r1
 8008ec4:	ec51 0b18 	vmov	r0, r1, d8
 8008ec8:	f7f7 fb8e 	bl	80005e8 <__aeabi_dmul>
 8008ecc:	4622      	mov	r2, r4
 8008ece:	462b      	mov	r3, r5
 8008ed0:	f7f7 f9d2 	bl	8000278 <__aeabi_dsub>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	4604      	mov	r4, r0
 8008eda:	460d      	mov	r5, r1
 8008edc:	4640      	mov	r0, r8
 8008ede:	4649      	mov	r1, r9
 8008ee0:	f7f7 f9ca 	bl	8000278 <__aeabi_dsub>
 8008ee4:	9a03      	ldr	r2, [sp, #12]
 8008ee6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008eea:	1ad3      	subs	r3, r2, r3
 8008eec:	2b31      	cmp	r3, #49	; 0x31
 8008eee:	dc24      	bgt.n	8008f3a <__ieee754_rem_pio2+0x28a>
 8008ef0:	e9ca 0100 	strd	r0, r1, [sl]
 8008ef4:	4646      	mov	r6, r8
 8008ef6:	464f      	mov	r7, r9
 8008ef8:	e9da 8900 	ldrd	r8, r9, [sl]
 8008efc:	4630      	mov	r0, r6
 8008efe:	4642      	mov	r2, r8
 8008f00:	464b      	mov	r3, r9
 8008f02:	4639      	mov	r1, r7
 8008f04:	f7f7 f9b8 	bl	8000278 <__aeabi_dsub>
 8008f08:	462b      	mov	r3, r5
 8008f0a:	4622      	mov	r2, r4
 8008f0c:	f7f7 f9b4 	bl	8000278 <__aeabi_dsub>
 8008f10:	9b02      	ldr	r3, [sp, #8]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008f18:	f6bf af0a 	bge.w	8008d30 <__ieee754_rem_pio2+0x80>
 8008f1c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008f20:	f8ca 3004 	str.w	r3, [sl, #4]
 8008f24:	f8ca 8000 	str.w	r8, [sl]
 8008f28:	f8ca 0008 	str.w	r0, [sl, #8]
 8008f2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008f30:	f8ca 300c 	str.w	r3, [sl, #12]
 8008f34:	f1cb 0b00 	rsb	fp, fp, #0
 8008f38:	e6fa      	b.n	8008d30 <__ieee754_rem_pio2+0x80>
 8008f3a:	a327      	add	r3, pc, #156	; (adr r3, 8008fd8 <__ieee754_rem_pio2+0x328>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	ec51 0b18 	vmov	r0, r1, d8
 8008f44:	f7f7 fb50 	bl	80005e8 <__aeabi_dmul>
 8008f48:	4604      	mov	r4, r0
 8008f4a:	460d      	mov	r5, r1
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4640      	mov	r0, r8
 8008f52:	4649      	mov	r1, r9
 8008f54:	f7f7 f990 	bl	8000278 <__aeabi_dsub>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	460f      	mov	r7, r1
 8008f60:	4640      	mov	r0, r8
 8008f62:	4649      	mov	r1, r9
 8008f64:	f7f7 f988 	bl	8000278 <__aeabi_dsub>
 8008f68:	4622      	mov	r2, r4
 8008f6a:	462b      	mov	r3, r5
 8008f6c:	f7f7 f984 	bl	8000278 <__aeabi_dsub>
 8008f70:	a31b      	add	r3, pc, #108	; (adr r3, 8008fe0 <__ieee754_rem_pio2+0x330>)
 8008f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f76:	4604      	mov	r4, r0
 8008f78:	460d      	mov	r5, r1
 8008f7a:	ec51 0b18 	vmov	r0, r1, d8
 8008f7e:	f7f7 fb33 	bl	80005e8 <__aeabi_dmul>
 8008f82:	4622      	mov	r2, r4
 8008f84:	462b      	mov	r3, r5
 8008f86:	f7f7 f977 	bl	8000278 <__aeabi_dsub>
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	460d      	mov	r5, r1
 8008f8e:	e75f      	b.n	8008e50 <__ieee754_rem_pio2+0x1a0>
 8008f90:	4b1b      	ldr	r3, [pc, #108]	; (8009000 <__ieee754_rem_pio2+0x350>)
 8008f92:	4598      	cmp	r8, r3
 8008f94:	dd36      	ble.n	8009004 <__ieee754_rem_pio2+0x354>
 8008f96:	ee10 2a10 	vmov	r2, s0
 8008f9a:	462b      	mov	r3, r5
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	f7f7 f96a 	bl	8000278 <__aeabi_dsub>
 8008fa4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008fa8:	e9ca 0100 	strd	r0, r1, [sl]
 8008fac:	e694      	b.n	8008cd8 <__ieee754_rem_pio2+0x28>
 8008fae:	bf00      	nop
 8008fb0:	54400000 	.word	0x54400000
 8008fb4:	3ff921fb 	.word	0x3ff921fb
 8008fb8:	1a626331 	.word	0x1a626331
 8008fbc:	3dd0b461 	.word	0x3dd0b461
 8008fc0:	1a600000 	.word	0x1a600000
 8008fc4:	3dd0b461 	.word	0x3dd0b461
 8008fc8:	2e037073 	.word	0x2e037073
 8008fcc:	3ba3198a 	.word	0x3ba3198a
 8008fd0:	6dc9c883 	.word	0x6dc9c883
 8008fd4:	3fe45f30 	.word	0x3fe45f30
 8008fd8:	2e000000 	.word	0x2e000000
 8008fdc:	3ba3198a 	.word	0x3ba3198a
 8008fe0:	252049c1 	.word	0x252049c1
 8008fe4:	397b839a 	.word	0x397b839a
 8008fe8:	3fe921fb 	.word	0x3fe921fb
 8008fec:	4002d97b 	.word	0x4002d97b
 8008ff0:	3ff921fb 	.word	0x3ff921fb
 8008ff4:	413921fb 	.word	0x413921fb
 8008ff8:	3fe00000 	.word	0x3fe00000
 8008ffc:	0800a5f8 	.word	0x0800a5f8
 8009000:	7fefffff 	.word	0x7fefffff
 8009004:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009008:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800900c:	ee10 0a10 	vmov	r0, s0
 8009010:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8009014:	ee10 6a10 	vmov	r6, s0
 8009018:	460f      	mov	r7, r1
 800901a:	f7f7 fd95 	bl	8000b48 <__aeabi_d2iz>
 800901e:	f7f7 fa79 	bl	8000514 <__aeabi_i2d>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	4630      	mov	r0, r6
 8009028:	4639      	mov	r1, r7
 800902a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800902e:	f7f7 f923 	bl	8000278 <__aeabi_dsub>
 8009032:	4b22      	ldr	r3, [pc, #136]	; (80090bc <__ieee754_rem_pio2+0x40c>)
 8009034:	2200      	movs	r2, #0
 8009036:	f7f7 fad7 	bl	80005e8 <__aeabi_dmul>
 800903a:	460f      	mov	r7, r1
 800903c:	4606      	mov	r6, r0
 800903e:	f7f7 fd83 	bl	8000b48 <__aeabi_d2iz>
 8009042:	f7f7 fa67 	bl	8000514 <__aeabi_i2d>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	4630      	mov	r0, r6
 800904c:	4639      	mov	r1, r7
 800904e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009052:	f7f7 f911 	bl	8000278 <__aeabi_dsub>
 8009056:	4b19      	ldr	r3, [pc, #100]	; (80090bc <__ieee754_rem_pio2+0x40c>)
 8009058:	2200      	movs	r2, #0
 800905a:	f7f7 fac5 	bl	80005e8 <__aeabi_dmul>
 800905e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009062:	ad04      	add	r5, sp, #16
 8009064:	f04f 0803 	mov.w	r8, #3
 8009068:	46a9      	mov	r9, r5
 800906a:	2600      	movs	r6, #0
 800906c:	2700      	movs	r7, #0
 800906e:	4632      	mov	r2, r6
 8009070:	463b      	mov	r3, r7
 8009072:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8009076:	46c3      	mov	fp, r8
 8009078:	3d08      	subs	r5, #8
 800907a:	f108 38ff 	add.w	r8, r8, #4294967295
 800907e:	f7f7 fd1b 	bl	8000ab8 <__aeabi_dcmpeq>
 8009082:	2800      	cmp	r0, #0
 8009084:	d1f3      	bne.n	800906e <__ieee754_rem_pio2+0x3be>
 8009086:	4b0e      	ldr	r3, [pc, #56]	; (80090c0 <__ieee754_rem_pio2+0x410>)
 8009088:	9301      	str	r3, [sp, #4]
 800908a:	2302      	movs	r3, #2
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	4622      	mov	r2, r4
 8009090:	465b      	mov	r3, fp
 8009092:	4651      	mov	r1, sl
 8009094:	4648      	mov	r0, r9
 8009096:	f000 f993 	bl	80093c0 <__kernel_rem_pio2>
 800909a:	9b02      	ldr	r3, [sp, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	4683      	mov	fp, r0
 80090a0:	f6bf ae46 	bge.w	8008d30 <__ieee754_rem_pio2+0x80>
 80090a4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80090a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80090ac:	f8ca 3004 	str.w	r3, [sl, #4]
 80090b0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80090b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80090b8:	e73a      	b.n	8008f30 <__ieee754_rem_pio2+0x280>
 80090ba:	bf00      	nop
 80090bc:	41700000 	.word	0x41700000
 80090c0:	0800a678 	.word	0x0800a678

080090c4 <__ieee754_sqrt>:
 80090c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c8:	ec55 4b10 	vmov	r4, r5, d0
 80090cc:	4e56      	ldr	r6, [pc, #344]	; (8009228 <__ieee754_sqrt+0x164>)
 80090ce:	43ae      	bics	r6, r5
 80090d0:	ee10 0a10 	vmov	r0, s0
 80090d4:	ee10 3a10 	vmov	r3, s0
 80090d8:	4629      	mov	r1, r5
 80090da:	462a      	mov	r2, r5
 80090dc:	d110      	bne.n	8009100 <__ieee754_sqrt+0x3c>
 80090de:	ee10 2a10 	vmov	r2, s0
 80090e2:	462b      	mov	r3, r5
 80090e4:	f7f7 fa80 	bl	80005e8 <__aeabi_dmul>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4620      	mov	r0, r4
 80090ee:	4629      	mov	r1, r5
 80090f0:	f7f7 f8c4 	bl	800027c <__adddf3>
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	ec45 4b10 	vmov	d0, r4, r5
 80090fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009100:	2d00      	cmp	r5, #0
 8009102:	dc10      	bgt.n	8009126 <__ieee754_sqrt+0x62>
 8009104:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009108:	4330      	orrs	r0, r6
 800910a:	d0f5      	beq.n	80090f8 <__ieee754_sqrt+0x34>
 800910c:	b15d      	cbz	r5, 8009126 <__ieee754_sqrt+0x62>
 800910e:	ee10 2a10 	vmov	r2, s0
 8009112:	462b      	mov	r3, r5
 8009114:	ee10 0a10 	vmov	r0, s0
 8009118:	f7f7 f8ae 	bl	8000278 <__aeabi_dsub>
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
 8009120:	f7f7 fb8c 	bl	800083c <__aeabi_ddiv>
 8009124:	e7e6      	b.n	80090f4 <__ieee754_sqrt+0x30>
 8009126:	1509      	asrs	r1, r1, #20
 8009128:	d076      	beq.n	8009218 <__ieee754_sqrt+0x154>
 800912a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800912e:	07ce      	lsls	r6, r1, #31
 8009130:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8009134:	bf5e      	ittt	pl
 8009136:	0fda      	lsrpl	r2, r3, #31
 8009138:	005b      	lslpl	r3, r3, #1
 800913a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800913e:	0fda      	lsrs	r2, r3, #31
 8009140:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8009144:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8009148:	2000      	movs	r0, #0
 800914a:	106d      	asrs	r5, r5, #1
 800914c:	005b      	lsls	r3, r3, #1
 800914e:	f04f 0e16 	mov.w	lr, #22
 8009152:	4684      	mov	ip, r0
 8009154:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009158:	eb0c 0401 	add.w	r4, ip, r1
 800915c:	4294      	cmp	r4, r2
 800915e:	bfde      	ittt	le
 8009160:	1b12      	suble	r2, r2, r4
 8009162:	eb04 0c01 	addle.w	ip, r4, r1
 8009166:	1840      	addle	r0, r0, r1
 8009168:	0052      	lsls	r2, r2, #1
 800916a:	f1be 0e01 	subs.w	lr, lr, #1
 800916e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009172:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009176:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800917a:	d1ed      	bne.n	8009158 <__ieee754_sqrt+0x94>
 800917c:	4671      	mov	r1, lr
 800917e:	2720      	movs	r7, #32
 8009180:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009184:	4562      	cmp	r2, ip
 8009186:	eb04 060e 	add.w	r6, r4, lr
 800918a:	dc02      	bgt.n	8009192 <__ieee754_sqrt+0xce>
 800918c:	d113      	bne.n	80091b6 <__ieee754_sqrt+0xf2>
 800918e:	429e      	cmp	r6, r3
 8009190:	d811      	bhi.n	80091b6 <__ieee754_sqrt+0xf2>
 8009192:	2e00      	cmp	r6, #0
 8009194:	eb06 0e04 	add.w	lr, r6, r4
 8009198:	da43      	bge.n	8009222 <__ieee754_sqrt+0x15e>
 800919a:	f1be 0f00 	cmp.w	lr, #0
 800919e:	db40      	blt.n	8009222 <__ieee754_sqrt+0x15e>
 80091a0:	f10c 0801 	add.w	r8, ip, #1
 80091a4:	eba2 020c 	sub.w	r2, r2, ip
 80091a8:	429e      	cmp	r6, r3
 80091aa:	bf88      	it	hi
 80091ac:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80091b0:	1b9b      	subs	r3, r3, r6
 80091b2:	4421      	add	r1, r4
 80091b4:	46c4      	mov	ip, r8
 80091b6:	0052      	lsls	r2, r2, #1
 80091b8:	3f01      	subs	r7, #1
 80091ba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80091be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80091c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80091c6:	d1dd      	bne.n	8009184 <__ieee754_sqrt+0xc0>
 80091c8:	4313      	orrs	r3, r2
 80091ca:	d006      	beq.n	80091da <__ieee754_sqrt+0x116>
 80091cc:	1c4c      	adds	r4, r1, #1
 80091ce:	bf13      	iteet	ne
 80091d0:	3101      	addne	r1, #1
 80091d2:	3001      	addeq	r0, #1
 80091d4:	4639      	moveq	r1, r7
 80091d6:	f021 0101 	bicne.w	r1, r1, #1
 80091da:	1043      	asrs	r3, r0, #1
 80091dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80091e0:	0849      	lsrs	r1, r1, #1
 80091e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80091e6:	07c2      	lsls	r2, r0, #31
 80091e8:	bf48      	it	mi
 80091ea:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80091ee:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80091f2:	460c      	mov	r4, r1
 80091f4:	463d      	mov	r5, r7
 80091f6:	e77f      	b.n	80090f8 <__ieee754_sqrt+0x34>
 80091f8:	0ada      	lsrs	r2, r3, #11
 80091fa:	3815      	subs	r0, #21
 80091fc:	055b      	lsls	r3, r3, #21
 80091fe:	2a00      	cmp	r2, #0
 8009200:	d0fa      	beq.n	80091f8 <__ieee754_sqrt+0x134>
 8009202:	02d7      	lsls	r7, r2, #11
 8009204:	d50a      	bpl.n	800921c <__ieee754_sqrt+0x158>
 8009206:	f1c1 0420 	rsb	r4, r1, #32
 800920a:	fa23 f404 	lsr.w	r4, r3, r4
 800920e:	1e4d      	subs	r5, r1, #1
 8009210:	408b      	lsls	r3, r1
 8009212:	4322      	orrs	r2, r4
 8009214:	1b41      	subs	r1, r0, r5
 8009216:	e788      	b.n	800912a <__ieee754_sqrt+0x66>
 8009218:	4608      	mov	r0, r1
 800921a:	e7f0      	b.n	80091fe <__ieee754_sqrt+0x13a>
 800921c:	0052      	lsls	r2, r2, #1
 800921e:	3101      	adds	r1, #1
 8009220:	e7ef      	b.n	8009202 <__ieee754_sqrt+0x13e>
 8009222:	46e0      	mov	r8, ip
 8009224:	e7be      	b.n	80091a4 <__ieee754_sqrt+0xe0>
 8009226:	bf00      	nop
 8009228:	7ff00000 	.word	0x7ff00000
 800922c:	00000000 	.word	0x00000000

08009230 <__kernel_cos>:
 8009230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	ec57 6b10 	vmov	r6, r7, d0
 8009238:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800923c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009240:	ed8d 1b00 	vstr	d1, [sp]
 8009244:	da07      	bge.n	8009256 <__kernel_cos+0x26>
 8009246:	ee10 0a10 	vmov	r0, s0
 800924a:	4639      	mov	r1, r7
 800924c:	f7f7 fc7c 	bl	8000b48 <__aeabi_d2iz>
 8009250:	2800      	cmp	r0, #0
 8009252:	f000 8088 	beq.w	8009366 <__kernel_cos+0x136>
 8009256:	4632      	mov	r2, r6
 8009258:	463b      	mov	r3, r7
 800925a:	4630      	mov	r0, r6
 800925c:	4639      	mov	r1, r7
 800925e:	f7f7 f9c3 	bl	80005e8 <__aeabi_dmul>
 8009262:	4b51      	ldr	r3, [pc, #324]	; (80093a8 <__kernel_cos+0x178>)
 8009264:	2200      	movs	r2, #0
 8009266:	4604      	mov	r4, r0
 8009268:	460d      	mov	r5, r1
 800926a:	f7f7 f9bd 	bl	80005e8 <__aeabi_dmul>
 800926e:	a340      	add	r3, pc, #256	; (adr r3, 8009370 <__kernel_cos+0x140>)
 8009270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009274:	4682      	mov	sl, r0
 8009276:	468b      	mov	fp, r1
 8009278:	4620      	mov	r0, r4
 800927a:	4629      	mov	r1, r5
 800927c:	f7f7 f9b4 	bl	80005e8 <__aeabi_dmul>
 8009280:	a33d      	add	r3, pc, #244	; (adr r3, 8009378 <__kernel_cos+0x148>)
 8009282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009286:	f7f6 fff9 	bl	800027c <__adddf3>
 800928a:	4622      	mov	r2, r4
 800928c:	462b      	mov	r3, r5
 800928e:	f7f7 f9ab 	bl	80005e8 <__aeabi_dmul>
 8009292:	a33b      	add	r3, pc, #236	; (adr r3, 8009380 <__kernel_cos+0x150>)
 8009294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009298:	f7f6 ffee 	bl	8000278 <__aeabi_dsub>
 800929c:	4622      	mov	r2, r4
 800929e:	462b      	mov	r3, r5
 80092a0:	f7f7 f9a2 	bl	80005e8 <__aeabi_dmul>
 80092a4:	a338      	add	r3, pc, #224	; (adr r3, 8009388 <__kernel_cos+0x158>)
 80092a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092aa:	f7f6 ffe7 	bl	800027c <__adddf3>
 80092ae:	4622      	mov	r2, r4
 80092b0:	462b      	mov	r3, r5
 80092b2:	f7f7 f999 	bl	80005e8 <__aeabi_dmul>
 80092b6:	a336      	add	r3, pc, #216	; (adr r3, 8009390 <__kernel_cos+0x160>)
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	f7f6 ffdc 	bl	8000278 <__aeabi_dsub>
 80092c0:	4622      	mov	r2, r4
 80092c2:	462b      	mov	r3, r5
 80092c4:	f7f7 f990 	bl	80005e8 <__aeabi_dmul>
 80092c8:	a333      	add	r3, pc, #204	; (adr r3, 8009398 <__kernel_cos+0x168>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f6 ffd5 	bl	800027c <__adddf3>
 80092d2:	4622      	mov	r2, r4
 80092d4:	462b      	mov	r3, r5
 80092d6:	f7f7 f987 	bl	80005e8 <__aeabi_dmul>
 80092da:	4622      	mov	r2, r4
 80092dc:	462b      	mov	r3, r5
 80092de:	f7f7 f983 	bl	80005e8 <__aeabi_dmul>
 80092e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092e6:	4604      	mov	r4, r0
 80092e8:	460d      	mov	r5, r1
 80092ea:	4630      	mov	r0, r6
 80092ec:	4639      	mov	r1, r7
 80092ee:	f7f7 f97b 	bl	80005e8 <__aeabi_dmul>
 80092f2:	460b      	mov	r3, r1
 80092f4:	4602      	mov	r2, r0
 80092f6:	4629      	mov	r1, r5
 80092f8:	4620      	mov	r0, r4
 80092fa:	f7f6 ffbd 	bl	8000278 <__aeabi_dsub>
 80092fe:	4b2b      	ldr	r3, [pc, #172]	; (80093ac <__kernel_cos+0x17c>)
 8009300:	4598      	cmp	r8, r3
 8009302:	4606      	mov	r6, r0
 8009304:	460f      	mov	r7, r1
 8009306:	dc10      	bgt.n	800932a <__kernel_cos+0xfa>
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	4650      	mov	r0, sl
 800930e:	4659      	mov	r1, fp
 8009310:	f7f6 ffb2 	bl	8000278 <__aeabi_dsub>
 8009314:	460b      	mov	r3, r1
 8009316:	4926      	ldr	r1, [pc, #152]	; (80093b0 <__kernel_cos+0x180>)
 8009318:	4602      	mov	r2, r0
 800931a:	2000      	movs	r0, #0
 800931c:	f7f6 ffac 	bl	8000278 <__aeabi_dsub>
 8009320:	ec41 0b10 	vmov	d0, r0, r1
 8009324:	b003      	add	sp, #12
 8009326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800932a:	4b22      	ldr	r3, [pc, #136]	; (80093b4 <__kernel_cos+0x184>)
 800932c:	4920      	ldr	r1, [pc, #128]	; (80093b0 <__kernel_cos+0x180>)
 800932e:	4598      	cmp	r8, r3
 8009330:	bfcc      	ite	gt
 8009332:	4d21      	ldrgt	r5, [pc, #132]	; (80093b8 <__kernel_cos+0x188>)
 8009334:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009338:	2400      	movs	r4, #0
 800933a:	4622      	mov	r2, r4
 800933c:	462b      	mov	r3, r5
 800933e:	2000      	movs	r0, #0
 8009340:	f7f6 ff9a 	bl	8000278 <__aeabi_dsub>
 8009344:	4622      	mov	r2, r4
 8009346:	4680      	mov	r8, r0
 8009348:	4689      	mov	r9, r1
 800934a:	462b      	mov	r3, r5
 800934c:	4650      	mov	r0, sl
 800934e:	4659      	mov	r1, fp
 8009350:	f7f6 ff92 	bl	8000278 <__aeabi_dsub>
 8009354:	4632      	mov	r2, r6
 8009356:	463b      	mov	r3, r7
 8009358:	f7f6 ff8e 	bl	8000278 <__aeabi_dsub>
 800935c:	4602      	mov	r2, r0
 800935e:	460b      	mov	r3, r1
 8009360:	4640      	mov	r0, r8
 8009362:	4649      	mov	r1, r9
 8009364:	e7da      	b.n	800931c <__kernel_cos+0xec>
 8009366:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80093a0 <__kernel_cos+0x170>
 800936a:	e7db      	b.n	8009324 <__kernel_cos+0xf4>
 800936c:	f3af 8000 	nop.w
 8009370:	be8838d4 	.word	0xbe8838d4
 8009374:	bda8fae9 	.word	0xbda8fae9
 8009378:	bdb4b1c4 	.word	0xbdb4b1c4
 800937c:	3e21ee9e 	.word	0x3e21ee9e
 8009380:	809c52ad 	.word	0x809c52ad
 8009384:	3e927e4f 	.word	0x3e927e4f
 8009388:	19cb1590 	.word	0x19cb1590
 800938c:	3efa01a0 	.word	0x3efa01a0
 8009390:	16c15177 	.word	0x16c15177
 8009394:	3f56c16c 	.word	0x3f56c16c
 8009398:	5555554c 	.word	0x5555554c
 800939c:	3fa55555 	.word	0x3fa55555
 80093a0:	00000000 	.word	0x00000000
 80093a4:	3ff00000 	.word	0x3ff00000
 80093a8:	3fe00000 	.word	0x3fe00000
 80093ac:	3fd33332 	.word	0x3fd33332
 80093b0:	3ff00000 	.word	0x3ff00000
 80093b4:	3fe90000 	.word	0x3fe90000
 80093b8:	3fd20000 	.word	0x3fd20000
 80093bc:	00000000 	.word	0x00000000

080093c0 <__kernel_rem_pio2>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	ed2d 8b02 	vpush	{d8}
 80093c8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80093cc:	f112 0f14 	cmn.w	r2, #20
 80093d0:	9308      	str	r3, [sp, #32]
 80093d2:	9101      	str	r1, [sp, #4]
 80093d4:	4bc6      	ldr	r3, [pc, #792]	; (80096f0 <__kernel_rem_pio2+0x330>)
 80093d6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80093d8:	9009      	str	r0, [sp, #36]	; 0x24
 80093da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093de:	9304      	str	r3, [sp, #16]
 80093e0:	9b08      	ldr	r3, [sp, #32]
 80093e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80093e6:	bfa8      	it	ge
 80093e8:	1ed4      	subge	r4, r2, #3
 80093ea:	9306      	str	r3, [sp, #24]
 80093ec:	bfb2      	itee	lt
 80093ee:	2400      	movlt	r4, #0
 80093f0:	2318      	movge	r3, #24
 80093f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80093f6:	f06f 0317 	mvn.w	r3, #23
 80093fa:	fb04 3303 	mla	r3, r4, r3, r3
 80093fe:	eb03 0a02 	add.w	sl, r3, r2
 8009402:	9b04      	ldr	r3, [sp, #16]
 8009404:	9a06      	ldr	r2, [sp, #24]
 8009406:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80096e0 <__kernel_rem_pio2+0x320>
 800940a:	eb03 0802 	add.w	r8, r3, r2
 800940e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009410:	1aa7      	subs	r7, r4, r2
 8009412:	ae20      	add	r6, sp, #128	; 0x80
 8009414:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009418:	2500      	movs	r5, #0
 800941a:	4545      	cmp	r5, r8
 800941c:	dd18      	ble.n	8009450 <__kernel_rem_pio2+0x90>
 800941e:	9b08      	ldr	r3, [sp, #32]
 8009420:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8009424:	aa20      	add	r2, sp, #128	; 0x80
 8009426:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80096e0 <__kernel_rem_pio2+0x320>
 800942a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800942e:	f1c3 0301 	rsb	r3, r3, #1
 8009432:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8009436:	9307      	str	r3, [sp, #28]
 8009438:	9b07      	ldr	r3, [sp, #28]
 800943a:	9a04      	ldr	r2, [sp, #16]
 800943c:	4443      	add	r3, r8
 800943e:	429a      	cmp	r2, r3
 8009440:	db2f      	blt.n	80094a2 <__kernel_rem_pio2+0xe2>
 8009442:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009446:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800944a:	462f      	mov	r7, r5
 800944c:	2600      	movs	r6, #0
 800944e:	e01b      	b.n	8009488 <__kernel_rem_pio2+0xc8>
 8009450:	42ef      	cmn	r7, r5
 8009452:	d407      	bmi.n	8009464 <__kernel_rem_pio2+0xa4>
 8009454:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009458:	f7f7 f85c 	bl	8000514 <__aeabi_i2d>
 800945c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009460:	3501      	adds	r5, #1
 8009462:	e7da      	b.n	800941a <__kernel_rem_pio2+0x5a>
 8009464:	ec51 0b18 	vmov	r0, r1, d8
 8009468:	e7f8      	b.n	800945c <__kernel_rem_pio2+0x9c>
 800946a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800946e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009472:	f7f7 f8b9 	bl	80005e8 <__aeabi_dmul>
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800947e:	f7f6 fefd 	bl	800027c <__adddf3>
 8009482:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009486:	3601      	adds	r6, #1
 8009488:	9b06      	ldr	r3, [sp, #24]
 800948a:	429e      	cmp	r6, r3
 800948c:	f1a7 0708 	sub.w	r7, r7, #8
 8009490:	ddeb      	ble.n	800946a <__kernel_rem_pio2+0xaa>
 8009492:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009496:	3508      	adds	r5, #8
 8009498:	ecab 7b02 	vstmia	fp!, {d7}
 800949c:	f108 0801 	add.w	r8, r8, #1
 80094a0:	e7ca      	b.n	8009438 <__kernel_rem_pio2+0x78>
 80094a2:	9b04      	ldr	r3, [sp, #16]
 80094a4:	aa0c      	add	r2, sp, #48	; 0x30
 80094a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80094ac:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80094ae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80094b2:	9c04      	ldr	r4, [sp, #16]
 80094b4:	930a      	str	r3, [sp, #40]	; 0x28
 80094b6:	ab98      	add	r3, sp, #608	; 0x260
 80094b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80094bc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80094c0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80094c4:	f8cd b008 	str.w	fp, [sp, #8]
 80094c8:	4625      	mov	r5, r4
 80094ca:	2d00      	cmp	r5, #0
 80094cc:	dc78      	bgt.n	80095c0 <__kernel_rem_pio2+0x200>
 80094ce:	ec47 6b10 	vmov	d0, r6, r7
 80094d2:	4650      	mov	r0, sl
 80094d4:	f000 fe3c 	bl	800a150 <scalbn>
 80094d8:	ec57 6b10 	vmov	r6, r7, d0
 80094dc:	2200      	movs	r2, #0
 80094de:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80094e2:	ee10 0a10 	vmov	r0, s0
 80094e6:	4639      	mov	r1, r7
 80094e8:	f7f7 f87e 	bl	80005e8 <__aeabi_dmul>
 80094ec:	ec41 0b10 	vmov	d0, r0, r1
 80094f0:	f000 fd1a 	bl	8009f28 <floor>
 80094f4:	4b7f      	ldr	r3, [pc, #508]	; (80096f4 <__kernel_rem_pio2+0x334>)
 80094f6:	ec51 0b10 	vmov	r0, r1, d0
 80094fa:	2200      	movs	r2, #0
 80094fc:	f7f7 f874 	bl	80005e8 <__aeabi_dmul>
 8009500:	4602      	mov	r2, r0
 8009502:	460b      	mov	r3, r1
 8009504:	4630      	mov	r0, r6
 8009506:	4639      	mov	r1, r7
 8009508:	f7f6 feb6 	bl	8000278 <__aeabi_dsub>
 800950c:	460f      	mov	r7, r1
 800950e:	4606      	mov	r6, r0
 8009510:	f7f7 fb1a 	bl	8000b48 <__aeabi_d2iz>
 8009514:	9007      	str	r0, [sp, #28]
 8009516:	f7f6 fffd 	bl	8000514 <__aeabi_i2d>
 800951a:	4602      	mov	r2, r0
 800951c:	460b      	mov	r3, r1
 800951e:	4630      	mov	r0, r6
 8009520:	4639      	mov	r1, r7
 8009522:	f7f6 fea9 	bl	8000278 <__aeabi_dsub>
 8009526:	f1ba 0f00 	cmp.w	sl, #0
 800952a:	4606      	mov	r6, r0
 800952c:	460f      	mov	r7, r1
 800952e:	dd70      	ble.n	8009612 <__kernel_rem_pio2+0x252>
 8009530:	1e62      	subs	r2, r4, #1
 8009532:	ab0c      	add	r3, sp, #48	; 0x30
 8009534:	9d07      	ldr	r5, [sp, #28]
 8009536:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800953a:	f1ca 0118 	rsb	r1, sl, #24
 800953e:	fa40 f301 	asr.w	r3, r0, r1
 8009542:	441d      	add	r5, r3
 8009544:	408b      	lsls	r3, r1
 8009546:	1ac0      	subs	r0, r0, r3
 8009548:	ab0c      	add	r3, sp, #48	; 0x30
 800954a:	9507      	str	r5, [sp, #28]
 800954c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009550:	f1ca 0317 	rsb	r3, sl, #23
 8009554:	fa40 f303 	asr.w	r3, r0, r3
 8009558:	9302      	str	r3, [sp, #8]
 800955a:	9b02      	ldr	r3, [sp, #8]
 800955c:	2b00      	cmp	r3, #0
 800955e:	dd66      	ble.n	800962e <__kernel_rem_pio2+0x26e>
 8009560:	9b07      	ldr	r3, [sp, #28]
 8009562:	2200      	movs	r2, #0
 8009564:	3301      	adds	r3, #1
 8009566:	9307      	str	r3, [sp, #28]
 8009568:	4615      	mov	r5, r2
 800956a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800956e:	4294      	cmp	r4, r2
 8009570:	f300 8099 	bgt.w	80096a6 <__kernel_rem_pio2+0x2e6>
 8009574:	f1ba 0f00 	cmp.w	sl, #0
 8009578:	dd07      	ble.n	800958a <__kernel_rem_pio2+0x1ca>
 800957a:	f1ba 0f01 	cmp.w	sl, #1
 800957e:	f000 80a5 	beq.w	80096cc <__kernel_rem_pio2+0x30c>
 8009582:	f1ba 0f02 	cmp.w	sl, #2
 8009586:	f000 80c1 	beq.w	800970c <__kernel_rem_pio2+0x34c>
 800958a:	9b02      	ldr	r3, [sp, #8]
 800958c:	2b02      	cmp	r3, #2
 800958e:	d14e      	bne.n	800962e <__kernel_rem_pio2+0x26e>
 8009590:	4632      	mov	r2, r6
 8009592:	463b      	mov	r3, r7
 8009594:	4958      	ldr	r1, [pc, #352]	; (80096f8 <__kernel_rem_pio2+0x338>)
 8009596:	2000      	movs	r0, #0
 8009598:	f7f6 fe6e 	bl	8000278 <__aeabi_dsub>
 800959c:	4606      	mov	r6, r0
 800959e:	460f      	mov	r7, r1
 80095a0:	2d00      	cmp	r5, #0
 80095a2:	d044      	beq.n	800962e <__kernel_rem_pio2+0x26e>
 80095a4:	4650      	mov	r0, sl
 80095a6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80096e8 <__kernel_rem_pio2+0x328>
 80095aa:	f000 fdd1 	bl	800a150 <scalbn>
 80095ae:	4630      	mov	r0, r6
 80095b0:	4639      	mov	r1, r7
 80095b2:	ec53 2b10 	vmov	r2, r3, d0
 80095b6:	f7f6 fe5f 	bl	8000278 <__aeabi_dsub>
 80095ba:	4606      	mov	r6, r0
 80095bc:	460f      	mov	r7, r1
 80095be:	e036      	b.n	800962e <__kernel_rem_pio2+0x26e>
 80095c0:	4b4e      	ldr	r3, [pc, #312]	; (80096fc <__kernel_rem_pio2+0x33c>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	4630      	mov	r0, r6
 80095c6:	4639      	mov	r1, r7
 80095c8:	f7f7 f80e 	bl	80005e8 <__aeabi_dmul>
 80095cc:	f7f7 fabc 	bl	8000b48 <__aeabi_d2iz>
 80095d0:	f7f6 ffa0 	bl	8000514 <__aeabi_i2d>
 80095d4:	4b4a      	ldr	r3, [pc, #296]	; (8009700 <__kernel_rem_pio2+0x340>)
 80095d6:	2200      	movs	r2, #0
 80095d8:	4680      	mov	r8, r0
 80095da:	4689      	mov	r9, r1
 80095dc:	f7f7 f804 	bl	80005e8 <__aeabi_dmul>
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	4630      	mov	r0, r6
 80095e6:	4639      	mov	r1, r7
 80095e8:	f7f6 fe46 	bl	8000278 <__aeabi_dsub>
 80095ec:	f7f7 faac 	bl	8000b48 <__aeabi_d2iz>
 80095f0:	9b02      	ldr	r3, [sp, #8]
 80095f2:	f843 0b04 	str.w	r0, [r3], #4
 80095f6:	3d01      	subs	r5, #1
 80095f8:	9302      	str	r3, [sp, #8]
 80095fa:	ab70      	add	r3, sp, #448	; 0x1c0
 80095fc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009604:	4640      	mov	r0, r8
 8009606:	4649      	mov	r1, r9
 8009608:	f7f6 fe38 	bl	800027c <__adddf3>
 800960c:	4606      	mov	r6, r0
 800960e:	460f      	mov	r7, r1
 8009610:	e75b      	b.n	80094ca <__kernel_rem_pio2+0x10a>
 8009612:	d105      	bne.n	8009620 <__kernel_rem_pio2+0x260>
 8009614:	1e63      	subs	r3, r4, #1
 8009616:	aa0c      	add	r2, sp, #48	; 0x30
 8009618:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800961c:	15c3      	asrs	r3, r0, #23
 800961e:	e79b      	b.n	8009558 <__kernel_rem_pio2+0x198>
 8009620:	4b38      	ldr	r3, [pc, #224]	; (8009704 <__kernel_rem_pio2+0x344>)
 8009622:	2200      	movs	r2, #0
 8009624:	f7f7 fa66 	bl	8000af4 <__aeabi_dcmpge>
 8009628:	2800      	cmp	r0, #0
 800962a:	d139      	bne.n	80096a0 <__kernel_rem_pio2+0x2e0>
 800962c:	9002      	str	r0, [sp, #8]
 800962e:	2200      	movs	r2, #0
 8009630:	2300      	movs	r3, #0
 8009632:	4630      	mov	r0, r6
 8009634:	4639      	mov	r1, r7
 8009636:	f7f7 fa3f 	bl	8000ab8 <__aeabi_dcmpeq>
 800963a:	2800      	cmp	r0, #0
 800963c:	f000 80b4 	beq.w	80097a8 <__kernel_rem_pio2+0x3e8>
 8009640:	f104 3bff 	add.w	fp, r4, #4294967295
 8009644:	465b      	mov	r3, fp
 8009646:	2200      	movs	r2, #0
 8009648:	9904      	ldr	r1, [sp, #16]
 800964a:	428b      	cmp	r3, r1
 800964c:	da65      	bge.n	800971a <__kernel_rem_pio2+0x35a>
 800964e:	2a00      	cmp	r2, #0
 8009650:	d07b      	beq.n	800974a <__kernel_rem_pio2+0x38a>
 8009652:	ab0c      	add	r3, sp, #48	; 0x30
 8009654:	f1aa 0a18 	sub.w	sl, sl, #24
 8009658:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800965c:	2b00      	cmp	r3, #0
 800965e:	f000 80a0 	beq.w	80097a2 <__kernel_rem_pio2+0x3e2>
 8009662:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80096e8 <__kernel_rem_pio2+0x328>
 8009666:	4650      	mov	r0, sl
 8009668:	f000 fd72 	bl	800a150 <scalbn>
 800966c:	4f23      	ldr	r7, [pc, #140]	; (80096fc <__kernel_rem_pio2+0x33c>)
 800966e:	ec55 4b10 	vmov	r4, r5, d0
 8009672:	46d8      	mov	r8, fp
 8009674:	2600      	movs	r6, #0
 8009676:	f1b8 0f00 	cmp.w	r8, #0
 800967a:	f280 80cf 	bge.w	800981c <__kernel_rem_pio2+0x45c>
 800967e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80096e0 <__kernel_rem_pio2+0x320>
 8009682:	465f      	mov	r7, fp
 8009684:	f04f 0800 	mov.w	r8, #0
 8009688:	2f00      	cmp	r7, #0
 800968a:	f2c0 80fd 	blt.w	8009888 <__kernel_rem_pio2+0x4c8>
 800968e:	ab70      	add	r3, sp, #448	; 0x1c0
 8009690:	f8df a074 	ldr.w	sl, [pc, #116]	; 8009708 <__kernel_rem_pio2+0x348>
 8009694:	ec55 4b18 	vmov	r4, r5, d8
 8009698:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800969c:	2600      	movs	r6, #0
 800969e:	e0e5      	b.n	800986c <__kernel_rem_pio2+0x4ac>
 80096a0:	2302      	movs	r3, #2
 80096a2:	9302      	str	r3, [sp, #8]
 80096a4:	e75c      	b.n	8009560 <__kernel_rem_pio2+0x1a0>
 80096a6:	f8db 3000 	ldr.w	r3, [fp]
 80096aa:	b955      	cbnz	r5, 80096c2 <__kernel_rem_pio2+0x302>
 80096ac:	b123      	cbz	r3, 80096b8 <__kernel_rem_pio2+0x2f8>
 80096ae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80096b2:	f8cb 3000 	str.w	r3, [fp]
 80096b6:	2301      	movs	r3, #1
 80096b8:	3201      	adds	r2, #1
 80096ba:	f10b 0b04 	add.w	fp, fp, #4
 80096be:	461d      	mov	r5, r3
 80096c0:	e755      	b.n	800956e <__kernel_rem_pio2+0x1ae>
 80096c2:	1acb      	subs	r3, r1, r3
 80096c4:	f8cb 3000 	str.w	r3, [fp]
 80096c8:	462b      	mov	r3, r5
 80096ca:	e7f5      	b.n	80096b8 <__kernel_rem_pio2+0x2f8>
 80096cc:	1e62      	subs	r2, r4, #1
 80096ce:	ab0c      	add	r3, sp, #48	; 0x30
 80096d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80096d8:	a90c      	add	r1, sp, #48	; 0x30
 80096da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80096de:	e754      	b.n	800958a <__kernel_rem_pio2+0x1ca>
	...
 80096ec:	3ff00000 	.word	0x3ff00000
 80096f0:	0800a7c0 	.word	0x0800a7c0
 80096f4:	40200000 	.word	0x40200000
 80096f8:	3ff00000 	.word	0x3ff00000
 80096fc:	3e700000 	.word	0x3e700000
 8009700:	41700000 	.word	0x41700000
 8009704:	3fe00000 	.word	0x3fe00000
 8009708:	0800a780 	.word	0x0800a780
 800970c:	1e62      	subs	r2, r4, #1
 800970e:	ab0c      	add	r3, sp, #48	; 0x30
 8009710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009714:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009718:	e7de      	b.n	80096d8 <__kernel_rem_pio2+0x318>
 800971a:	a90c      	add	r1, sp, #48	; 0x30
 800971c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009720:	3b01      	subs	r3, #1
 8009722:	430a      	orrs	r2, r1
 8009724:	e790      	b.n	8009648 <__kernel_rem_pio2+0x288>
 8009726:	3301      	adds	r3, #1
 8009728:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800972c:	2900      	cmp	r1, #0
 800972e:	d0fa      	beq.n	8009726 <__kernel_rem_pio2+0x366>
 8009730:	9a08      	ldr	r2, [sp, #32]
 8009732:	18e3      	adds	r3, r4, r3
 8009734:	18a6      	adds	r6, r4, r2
 8009736:	aa20      	add	r2, sp, #128	; 0x80
 8009738:	1c65      	adds	r5, r4, #1
 800973a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800973e:	9302      	str	r3, [sp, #8]
 8009740:	9b02      	ldr	r3, [sp, #8]
 8009742:	42ab      	cmp	r3, r5
 8009744:	da04      	bge.n	8009750 <__kernel_rem_pio2+0x390>
 8009746:	461c      	mov	r4, r3
 8009748:	e6b5      	b.n	80094b6 <__kernel_rem_pio2+0xf6>
 800974a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800974c:	2301      	movs	r3, #1
 800974e:	e7eb      	b.n	8009728 <__kernel_rem_pio2+0x368>
 8009750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009756:	f7f6 fedd 	bl	8000514 <__aeabi_i2d>
 800975a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800975e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009760:	46b3      	mov	fp, r6
 8009762:	461c      	mov	r4, r3
 8009764:	2700      	movs	r7, #0
 8009766:	f04f 0800 	mov.w	r8, #0
 800976a:	f04f 0900 	mov.w	r9, #0
 800976e:	9b06      	ldr	r3, [sp, #24]
 8009770:	429f      	cmp	r7, r3
 8009772:	dd06      	ble.n	8009782 <__kernel_rem_pio2+0x3c2>
 8009774:	ab70      	add	r3, sp, #448	; 0x1c0
 8009776:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800977a:	e9c3 8900 	strd	r8, r9, [r3]
 800977e:	3501      	adds	r5, #1
 8009780:	e7de      	b.n	8009740 <__kernel_rem_pio2+0x380>
 8009782:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009786:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800978a:	f7f6 ff2d 	bl	80005e8 <__aeabi_dmul>
 800978e:	4602      	mov	r2, r0
 8009790:	460b      	mov	r3, r1
 8009792:	4640      	mov	r0, r8
 8009794:	4649      	mov	r1, r9
 8009796:	f7f6 fd71 	bl	800027c <__adddf3>
 800979a:	3701      	adds	r7, #1
 800979c:	4680      	mov	r8, r0
 800979e:	4689      	mov	r9, r1
 80097a0:	e7e5      	b.n	800976e <__kernel_rem_pio2+0x3ae>
 80097a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80097a6:	e754      	b.n	8009652 <__kernel_rem_pio2+0x292>
 80097a8:	ec47 6b10 	vmov	d0, r6, r7
 80097ac:	f1ca 0000 	rsb	r0, sl, #0
 80097b0:	f000 fcce 	bl	800a150 <scalbn>
 80097b4:	ec57 6b10 	vmov	r6, r7, d0
 80097b8:	4b9f      	ldr	r3, [pc, #636]	; (8009a38 <__kernel_rem_pio2+0x678>)
 80097ba:	ee10 0a10 	vmov	r0, s0
 80097be:	2200      	movs	r2, #0
 80097c0:	4639      	mov	r1, r7
 80097c2:	f7f7 f997 	bl	8000af4 <__aeabi_dcmpge>
 80097c6:	b300      	cbz	r0, 800980a <__kernel_rem_pio2+0x44a>
 80097c8:	4b9c      	ldr	r3, [pc, #624]	; (8009a3c <__kernel_rem_pio2+0x67c>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	4630      	mov	r0, r6
 80097ce:	4639      	mov	r1, r7
 80097d0:	f7f6 ff0a 	bl	80005e8 <__aeabi_dmul>
 80097d4:	f7f7 f9b8 	bl	8000b48 <__aeabi_d2iz>
 80097d8:	4605      	mov	r5, r0
 80097da:	f7f6 fe9b 	bl	8000514 <__aeabi_i2d>
 80097de:	4b96      	ldr	r3, [pc, #600]	; (8009a38 <__kernel_rem_pio2+0x678>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	f7f6 ff01 	bl	80005e8 <__aeabi_dmul>
 80097e6:	460b      	mov	r3, r1
 80097e8:	4602      	mov	r2, r0
 80097ea:	4639      	mov	r1, r7
 80097ec:	4630      	mov	r0, r6
 80097ee:	f7f6 fd43 	bl	8000278 <__aeabi_dsub>
 80097f2:	f7f7 f9a9 	bl	8000b48 <__aeabi_d2iz>
 80097f6:	f104 0b01 	add.w	fp, r4, #1
 80097fa:	ab0c      	add	r3, sp, #48	; 0x30
 80097fc:	f10a 0a18 	add.w	sl, sl, #24
 8009800:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009804:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8009808:	e72b      	b.n	8009662 <__kernel_rem_pio2+0x2a2>
 800980a:	4630      	mov	r0, r6
 800980c:	4639      	mov	r1, r7
 800980e:	f7f7 f99b 	bl	8000b48 <__aeabi_d2iz>
 8009812:	ab0c      	add	r3, sp, #48	; 0x30
 8009814:	46a3      	mov	fp, r4
 8009816:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800981a:	e722      	b.n	8009662 <__kernel_rem_pio2+0x2a2>
 800981c:	ab70      	add	r3, sp, #448	; 0x1c0
 800981e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8009822:	ab0c      	add	r3, sp, #48	; 0x30
 8009824:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009828:	f7f6 fe74 	bl	8000514 <__aeabi_i2d>
 800982c:	4622      	mov	r2, r4
 800982e:	462b      	mov	r3, r5
 8009830:	f7f6 feda 	bl	80005e8 <__aeabi_dmul>
 8009834:	4632      	mov	r2, r6
 8009836:	e9c9 0100 	strd	r0, r1, [r9]
 800983a:	463b      	mov	r3, r7
 800983c:	4620      	mov	r0, r4
 800983e:	4629      	mov	r1, r5
 8009840:	f7f6 fed2 	bl	80005e8 <__aeabi_dmul>
 8009844:	f108 38ff 	add.w	r8, r8, #4294967295
 8009848:	4604      	mov	r4, r0
 800984a:	460d      	mov	r5, r1
 800984c:	e713      	b.n	8009676 <__kernel_rem_pio2+0x2b6>
 800984e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8009852:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8009856:	f7f6 fec7 	bl	80005e8 <__aeabi_dmul>
 800985a:	4602      	mov	r2, r0
 800985c:	460b      	mov	r3, r1
 800985e:	4620      	mov	r0, r4
 8009860:	4629      	mov	r1, r5
 8009862:	f7f6 fd0b 	bl	800027c <__adddf3>
 8009866:	3601      	adds	r6, #1
 8009868:	4604      	mov	r4, r0
 800986a:	460d      	mov	r5, r1
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	429e      	cmp	r6, r3
 8009870:	dc01      	bgt.n	8009876 <__kernel_rem_pio2+0x4b6>
 8009872:	45b0      	cmp	r8, r6
 8009874:	daeb      	bge.n	800984e <__kernel_rem_pio2+0x48e>
 8009876:	ab48      	add	r3, sp, #288	; 0x120
 8009878:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800987c:	e9c3 4500 	strd	r4, r5, [r3]
 8009880:	3f01      	subs	r7, #1
 8009882:	f108 0801 	add.w	r8, r8, #1
 8009886:	e6ff      	b.n	8009688 <__kernel_rem_pio2+0x2c8>
 8009888:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800988a:	2b02      	cmp	r3, #2
 800988c:	dc0b      	bgt.n	80098a6 <__kernel_rem_pio2+0x4e6>
 800988e:	2b00      	cmp	r3, #0
 8009890:	dc6e      	bgt.n	8009970 <__kernel_rem_pio2+0x5b0>
 8009892:	d045      	beq.n	8009920 <__kernel_rem_pio2+0x560>
 8009894:	9b07      	ldr	r3, [sp, #28]
 8009896:	f003 0007 	and.w	r0, r3, #7
 800989a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800989e:	ecbd 8b02 	vpop	{d8}
 80098a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80098a8:	2b03      	cmp	r3, #3
 80098aa:	d1f3      	bne.n	8009894 <__kernel_rem_pio2+0x4d4>
 80098ac:	ab48      	add	r3, sp, #288	; 0x120
 80098ae:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80098b2:	46d0      	mov	r8, sl
 80098b4:	46d9      	mov	r9, fp
 80098b6:	f1b9 0f00 	cmp.w	r9, #0
 80098ba:	f1a8 0808 	sub.w	r8, r8, #8
 80098be:	dc64      	bgt.n	800998a <__kernel_rem_pio2+0x5ca>
 80098c0:	465c      	mov	r4, fp
 80098c2:	2c01      	cmp	r4, #1
 80098c4:	f1aa 0a08 	sub.w	sl, sl, #8
 80098c8:	dc7e      	bgt.n	80099c8 <__kernel_rem_pio2+0x608>
 80098ca:	2000      	movs	r0, #0
 80098cc:	2100      	movs	r1, #0
 80098ce:	f1bb 0f01 	cmp.w	fp, #1
 80098d2:	f300 8097 	bgt.w	8009a04 <__kernel_rem_pio2+0x644>
 80098d6:	9b02      	ldr	r3, [sp, #8]
 80098d8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80098dc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f040 8099 	bne.w	8009a18 <__kernel_rem_pio2+0x658>
 80098e6:	9b01      	ldr	r3, [sp, #4]
 80098e8:	e9c3 5600 	strd	r5, r6, [r3]
 80098ec:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80098f0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80098f4:	e7ce      	b.n	8009894 <__kernel_rem_pio2+0x4d4>
 80098f6:	ab48      	add	r3, sp, #288	; 0x120
 80098f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80098fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009900:	f7f6 fcbc 	bl	800027c <__adddf3>
 8009904:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009908:	f1bb 0f00 	cmp.w	fp, #0
 800990c:	daf3      	bge.n	80098f6 <__kernel_rem_pio2+0x536>
 800990e:	9b02      	ldr	r3, [sp, #8]
 8009910:	b113      	cbz	r3, 8009918 <__kernel_rem_pio2+0x558>
 8009912:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009916:	4619      	mov	r1, r3
 8009918:	9b01      	ldr	r3, [sp, #4]
 800991a:	e9c3 0100 	strd	r0, r1, [r3]
 800991e:	e7b9      	b.n	8009894 <__kernel_rem_pio2+0x4d4>
 8009920:	2000      	movs	r0, #0
 8009922:	2100      	movs	r1, #0
 8009924:	e7f0      	b.n	8009908 <__kernel_rem_pio2+0x548>
 8009926:	ab48      	add	r3, sp, #288	; 0x120
 8009928:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800992c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009930:	f7f6 fca4 	bl	800027c <__adddf3>
 8009934:	3c01      	subs	r4, #1
 8009936:	2c00      	cmp	r4, #0
 8009938:	daf5      	bge.n	8009926 <__kernel_rem_pio2+0x566>
 800993a:	9b02      	ldr	r3, [sp, #8]
 800993c:	b1e3      	cbz	r3, 8009978 <__kernel_rem_pio2+0x5b8>
 800993e:	4602      	mov	r2, r0
 8009940:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009944:	9c01      	ldr	r4, [sp, #4]
 8009946:	e9c4 2300 	strd	r2, r3, [r4]
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8009952:	f7f6 fc91 	bl	8000278 <__aeabi_dsub>
 8009956:	ad4a      	add	r5, sp, #296	; 0x128
 8009958:	2401      	movs	r4, #1
 800995a:	45a3      	cmp	fp, r4
 800995c:	da0f      	bge.n	800997e <__kernel_rem_pio2+0x5be>
 800995e:	9b02      	ldr	r3, [sp, #8]
 8009960:	b113      	cbz	r3, 8009968 <__kernel_rem_pio2+0x5a8>
 8009962:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009966:	4619      	mov	r1, r3
 8009968:	9b01      	ldr	r3, [sp, #4]
 800996a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800996e:	e791      	b.n	8009894 <__kernel_rem_pio2+0x4d4>
 8009970:	465c      	mov	r4, fp
 8009972:	2000      	movs	r0, #0
 8009974:	2100      	movs	r1, #0
 8009976:	e7de      	b.n	8009936 <__kernel_rem_pio2+0x576>
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	e7e2      	b.n	8009944 <__kernel_rem_pio2+0x584>
 800997e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8009982:	f7f6 fc7b 	bl	800027c <__adddf3>
 8009986:	3401      	adds	r4, #1
 8009988:	e7e7      	b.n	800995a <__kernel_rem_pio2+0x59a>
 800998a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800998e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8009992:	4620      	mov	r0, r4
 8009994:	4632      	mov	r2, r6
 8009996:	463b      	mov	r3, r7
 8009998:	4629      	mov	r1, r5
 800999a:	f7f6 fc6f 	bl	800027c <__adddf3>
 800999e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	4620      	mov	r0, r4
 80099a8:	4629      	mov	r1, r5
 80099aa:	f7f6 fc65 	bl	8000278 <__aeabi_dsub>
 80099ae:	4632      	mov	r2, r6
 80099b0:	463b      	mov	r3, r7
 80099b2:	f7f6 fc63 	bl	800027c <__adddf3>
 80099b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80099ba:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80099be:	ed88 7b00 	vstr	d7, [r8]
 80099c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80099c6:	e776      	b.n	80098b6 <__kernel_rem_pio2+0x4f6>
 80099c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80099cc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80099d0:	4640      	mov	r0, r8
 80099d2:	4632      	mov	r2, r6
 80099d4:	463b      	mov	r3, r7
 80099d6:	4649      	mov	r1, r9
 80099d8:	f7f6 fc50 	bl	800027c <__adddf3>
 80099dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	4640      	mov	r0, r8
 80099e6:	4649      	mov	r1, r9
 80099e8:	f7f6 fc46 	bl	8000278 <__aeabi_dsub>
 80099ec:	4632      	mov	r2, r6
 80099ee:	463b      	mov	r3, r7
 80099f0:	f7f6 fc44 	bl	800027c <__adddf3>
 80099f4:	ed9d 7b04 	vldr	d7, [sp, #16]
 80099f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80099fc:	ed8a 7b00 	vstr	d7, [sl]
 8009a00:	3c01      	subs	r4, #1
 8009a02:	e75e      	b.n	80098c2 <__kernel_rem_pio2+0x502>
 8009a04:	ab48      	add	r3, sp, #288	; 0x120
 8009a06:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	f7f6 fc35 	bl	800027c <__adddf3>
 8009a12:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a16:	e75a      	b.n	80098ce <__kernel_rem_pio2+0x50e>
 8009a18:	9b01      	ldr	r3, [sp, #4]
 8009a1a:	9a01      	ldr	r2, [sp, #4]
 8009a1c:	601d      	str	r5, [r3, #0]
 8009a1e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8009a22:	605c      	str	r4, [r3, #4]
 8009a24:	609f      	str	r7, [r3, #8]
 8009a26:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009a2a:	60d3      	str	r3, [r2, #12]
 8009a2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a30:	6110      	str	r0, [r2, #16]
 8009a32:	6153      	str	r3, [r2, #20]
 8009a34:	e72e      	b.n	8009894 <__kernel_rem_pio2+0x4d4>
 8009a36:	bf00      	nop
 8009a38:	41700000 	.word	0x41700000
 8009a3c:	3e700000 	.word	0x3e700000

08009a40 <__kernel_sin>:
 8009a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a44:	ed2d 8b04 	vpush	{d8-d9}
 8009a48:	eeb0 8a41 	vmov.f32	s16, s2
 8009a4c:	eef0 8a61 	vmov.f32	s17, s3
 8009a50:	ec55 4b10 	vmov	r4, r5, d0
 8009a54:	b083      	sub	sp, #12
 8009a56:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009a5a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009a5e:	9001      	str	r0, [sp, #4]
 8009a60:	da06      	bge.n	8009a70 <__kernel_sin+0x30>
 8009a62:	ee10 0a10 	vmov	r0, s0
 8009a66:	4629      	mov	r1, r5
 8009a68:	f7f7 f86e 	bl	8000b48 <__aeabi_d2iz>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	d051      	beq.n	8009b14 <__kernel_sin+0xd4>
 8009a70:	4622      	mov	r2, r4
 8009a72:	462b      	mov	r3, r5
 8009a74:	4620      	mov	r0, r4
 8009a76:	4629      	mov	r1, r5
 8009a78:	f7f6 fdb6 	bl	80005e8 <__aeabi_dmul>
 8009a7c:	4682      	mov	sl, r0
 8009a7e:	468b      	mov	fp, r1
 8009a80:	4602      	mov	r2, r0
 8009a82:	460b      	mov	r3, r1
 8009a84:	4620      	mov	r0, r4
 8009a86:	4629      	mov	r1, r5
 8009a88:	f7f6 fdae 	bl	80005e8 <__aeabi_dmul>
 8009a8c:	a341      	add	r3, pc, #260	; (adr r3, 8009b94 <__kernel_sin+0x154>)
 8009a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a92:	4680      	mov	r8, r0
 8009a94:	4689      	mov	r9, r1
 8009a96:	4650      	mov	r0, sl
 8009a98:	4659      	mov	r1, fp
 8009a9a:	f7f6 fda5 	bl	80005e8 <__aeabi_dmul>
 8009a9e:	a33f      	add	r3, pc, #252	; (adr r3, 8009b9c <__kernel_sin+0x15c>)
 8009aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa4:	f7f6 fbe8 	bl	8000278 <__aeabi_dsub>
 8009aa8:	4652      	mov	r2, sl
 8009aaa:	465b      	mov	r3, fp
 8009aac:	f7f6 fd9c 	bl	80005e8 <__aeabi_dmul>
 8009ab0:	a33c      	add	r3, pc, #240	; (adr r3, 8009ba4 <__kernel_sin+0x164>)
 8009ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab6:	f7f6 fbe1 	bl	800027c <__adddf3>
 8009aba:	4652      	mov	r2, sl
 8009abc:	465b      	mov	r3, fp
 8009abe:	f7f6 fd93 	bl	80005e8 <__aeabi_dmul>
 8009ac2:	a33a      	add	r3, pc, #232	; (adr r3, 8009bac <__kernel_sin+0x16c>)
 8009ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac8:	f7f6 fbd6 	bl	8000278 <__aeabi_dsub>
 8009acc:	4652      	mov	r2, sl
 8009ace:	465b      	mov	r3, fp
 8009ad0:	f7f6 fd8a 	bl	80005e8 <__aeabi_dmul>
 8009ad4:	a337      	add	r3, pc, #220	; (adr r3, 8009bb4 <__kernel_sin+0x174>)
 8009ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ada:	f7f6 fbcf 	bl	800027c <__adddf3>
 8009ade:	9b01      	ldr	r3, [sp, #4]
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	460f      	mov	r7, r1
 8009ae4:	b9eb      	cbnz	r3, 8009b22 <__kernel_sin+0xe2>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	460b      	mov	r3, r1
 8009aea:	4650      	mov	r0, sl
 8009aec:	4659      	mov	r1, fp
 8009aee:	f7f6 fd7b 	bl	80005e8 <__aeabi_dmul>
 8009af2:	a325      	add	r3, pc, #148	; (adr r3, 8009b88 <__kernel_sin+0x148>)
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	f7f6 fbbe 	bl	8000278 <__aeabi_dsub>
 8009afc:	4642      	mov	r2, r8
 8009afe:	464b      	mov	r3, r9
 8009b00:	f7f6 fd72 	bl	80005e8 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4620      	mov	r0, r4
 8009b0a:	4629      	mov	r1, r5
 8009b0c:	f7f6 fbb6 	bl	800027c <__adddf3>
 8009b10:	4604      	mov	r4, r0
 8009b12:	460d      	mov	r5, r1
 8009b14:	ec45 4b10 	vmov	d0, r4, r5
 8009b18:	b003      	add	sp, #12
 8009b1a:	ecbd 8b04 	vpop	{d8-d9}
 8009b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b22:	4b1b      	ldr	r3, [pc, #108]	; (8009b90 <__kernel_sin+0x150>)
 8009b24:	ec51 0b18 	vmov	r0, r1, d8
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f7f6 fd5d 	bl	80005e8 <__aeabi_dmul>
 8009b2e:	4632      	mov	r2, r6
 8009b30:	ec41 0b19 	vmov	d9, r0, r1
 8009b34:	463b      	mov	r3, r7
 8009b36:	4640      	mov	r0, r8
 8009b38:	4649      	mov	r1, r9
 8009b3a:	f7f6 fd55 	bl	80005e8 <__aeabi_dmul>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	460b      	mov	r3, r1
 8009b42:	ec51 0b19 	vmov	r0, r1, d9
 8009b46:	f7f6 fb97 	bl	8000278 <__aeabi_dsub>
 8009b4a:	4652      	mov	r2, sl
 8009b4c:	465b      	mov	r3, fp
 8009b4e:	f7f6 fd4b 	bl	80005e8 <__aeabi_dmul>
 8009b52:	ec53 2b18 	vmov	r2, r3, d8
 8009b56:	f7f6 fb8f 	bl	8000278 <__aeabi_dsub>
 8009b5a:	a30b      	add	r3, pc, #44	; (adr r3, 8009b88 <__kernel_sin+0x148>)
 8009b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b60:	4606      	mov	r6, r0
 8009b62:	460f      	mov	r7, r1
 8009b64:	4640      	mov	r0, r8
 8009b66:	4649      	mov	r1, r9
 8009b68:	f7f6 fd3e 	bl	80005e8 <__aeabi_dmul>
 8009b6c:	4602      	mov	r2, r0
 8009b6e:	460b      	mov	r3, r1
 8009b70:	4630      	mov	r0, r6
 8009b72:	4639      	mov	r1, r7
 8009b74:	f7f6 fb82 	bl	800027c <__adddf3>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	460b      	mov	r3, r1
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	4629      	mov	r1, r5
 8009b80:	f7f6 fb7a 	bl	8000278 <__aeabi_dsub>
 8009b84:	e7c4      	b.n	8009b10 <__kernel_sin+0xd0>
 8009b86:	bf00      	nop
 8009b88:	55555549 	.word	0x55555549
 8009b8c:	3fc55555 	.word	0x3fc55555
 8009b90:	3fe00000 	.word	0x3fe00000
 8009b94:	5acfd57c 	.word	0x5acfd57c
 8009b98:	3de5d93a 	.word	0x3de5d93a
 8009b9c:	8a2b9ceb 	.word	0x8a2b9ceb
 8009ba0:	3e5ae5e6 	.word	0x3e5ae5e6
 8009ba4:	57b1fe7d 	.word	0x57b1fe7d
 8009ba8:	3ec71de3 	.word	0x3ec71de3
 8009bac:	19c161d5 	.word	0x19c161d5
 8009bb0:	3f2a01a0 	.word	0x3f2a01a0
 8009bb4:	1110f8a6 	.word	0x1110f8a6
 8009bb8:	3f811111 	.word	0x3f811111
 8009bbc:	00000000 	.word	0x00000000

08009bc0 <atan>:
 8009bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc4:	ec55 4b10 	vmov	r4, r5, d0
 8009bc8:	4bc3      	ldr	r3, [pc, #780]	; (8009ed8 <atan+0x318>)
 8009bca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009bce:	429e      	cmp	r6, r3
 8009bd0:	46ab      	mov	fp, r5
 8009bd2:	dd18      	ble.n	8009c06 <atan+0x46>
 8009bd4:	4bc1      	ldr	r3, [pc, #772]	; (8009edc <atan+0x31c>)
 8009bd6:	429e      	cmp	r6, r3
 8009bd8:	dc01      	bgt.n	8009bde <atan+0x1e>
 8009bda:	d109      	bne.n	8009bf0 <atan+0x30>
 8009bdc:	b144      	cbz	r4, 8009bf0 <atan+0x30>
 8009bde:	4622      	mov	r2, r4
 8009be0:	462b      	mov	r3, r5
 8009be2:	4620      	mov	r0, r4
 8009be4:	4629      	mov	r1, r5
 8009be6:	f7f6 fb49 	bl	800027c <__adddf3>
 8009bea:	4604      	mov	r4, r0
 8009bec:	460d      	mov	r5, r1
 8009bee:	e006      	b.n	8009bfe <atan+0x3e>
 8009bf0:	f1bb 0f00 	cmp.w	fp, #0
 8009bf4:	f300 8131 	bgt.w	8009e5a <atan+0x29a>
 8009bf8:	a59b      	add	r5, pc, #620	; (adr r5, 8009e68 <atan+0x2a8>)
 8009bfa:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bfe:	ec45 4b10 	vmov	d0, r4, r5
 8009c02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c06:	4bb6      	ldr	r3, [pc, #728]	; (8009ee0 <atan+0x320>)
 8009c08:	429e      	cmp	r6, r3
 8009c0a:	dc14      	bgt.n	8009c36 <atan+0x76>
 8009c0c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009c10:	429e      	cmp	r6, r3
 8009c12:	dc0d      	bgt.n	8009c30 <atan+0x70>
 8009c14:	a396      	add	r3, pc, #600	; (adr r3, 8009e70 <atan+0x2b0>)
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	ee10 0a10 	vmov	r0, s0
 8009c1e:	4629      	mov	r1, r5
 8009c20:	f7f6 fb2c 	bl	800027c <__adddf3>
 8009c24:	4baf      	ldr	r3, [pc, #700]	; (8009ee4 <atan+0x324>)
 8009c26:	2200      	movs	r2, #0
 8009c28:	f7f6 ff6e 	bl	8000b08 <__aeabi_dcmpgt>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d1e6      	bne.n	8009bfe <atan+0x3e>
 8009c30:	f04f 3aff 	mov.w	sl, #4294967295
 8009c34:	e02b      	b.n	8009c8e <atan+0xce>
 8009c36:	f000 f963 	bl	8009f00 <fabs>
 8009c3a:	4bab      	ldr	r3, [pc, #684]	; (8009ee8 <atan+0x328>)
 8009c3c:	429e      	cmp	r6, r3
 8009c3e:	ec55 4b10 	vmov	r4, r5, d0
 8009c42:	f300 80bf 	bgt.w	8009dc4 <atan+0x204>
 8009c46:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009c4a:	429e      	cmp	r6, r3
 8009c4c:	f300 80a0 	bgt.w	8009d90 <atan+0x1d0>
 8009c50:	ee10 2a10 	vmov	r2, s0
 8009c54:	ee10 0a10 	vmov	r0, s0
 8009c58:	462b      	mov	r3, r5
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	f7f6 fb0e 	bl	800027c <__adddf3>
 8009c60:	4ba0      	ldr	r3, [pc, #640]	; (8009ee4 <atan+0x324>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	f7f6 fb08 	bl	8000278 <__aeabi_dsub>
 8009c68:	2200      	movs	r2, #0
 8009c6a:	4606      	mov	r6, r0
 8009c6c:	460f      	mov	r7, r1
 8009c6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c72:	4620      	mov	r0, r4
 8009c74:	4629      	mov	r1, r5
 8009c76:	f7f6 fb01 	bl	800027c <__adddf3>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	4630      	mov	r0, r6
 8009c80:	4639      	mov	r1, r7
 8009c82:	f7f6 fddb 	bl	800083c <__aeabi_ddiv>
 8009c86:	f04f 0a00 	mov.w	sl, #0
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	460d      	mov	r5, r1
 8009c8e:	4622      	mov	r2, r4
 8009c90:	462b      	mov	r3, r5
 8009c92:	4620      	mov	r0, r4
 8009c94:	4629      	mov	r1, r5
 8009c96:	f7f6 fca7 	bl	80005e8 <__aeabi_dmul>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	4680      	mov	r8, r0
 8009ca0:	4689      	mov	r9, r1
 8009ca2:	f7f6 fca1 	bl	80005e8 <__aeabi_dmul>
 8009ca6:	a374      	add	r3, pc, #464	; (adr r3, 8009e78 <atan+0x2b8>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	4606      	mov	r6, r0
 8009cae:	460f      	mov	r7, r1
 8009cb0:	f7f6 fc9a 	bl	80005e8 <__aeabi_dmul>
 8009cb4:	a372      	add	r3, pc, #456	; (adr r3, 8009e80 <atan+0x2c0>)
 8009cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cba:	f7f6 fadf 	bl	800027c <__adddf3>
 8009cbe:	4632      	mov	r2, r6
 8009cc0:	463b      	mov	r3, r7
 8009cc2:	f7f6 fc91 	bl	80005e8 <__aeabi_dmul>
 8009cc6:	a370      	add	r3, pc, #448	; (adr r3, 8009e88 <atan+0x2c8>)
 8009cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ccc:	f7f6 fad6 	bl	800027c <__adddf3>
 8009cd0:	4632      	mov	r2, r6
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	f7f6 fc88 	bl	80005e8 <__aeabi_dmul>
 8009cd8:	a36d      	add	r3, pc, #436	; (adr r3, 8009e90 <atan+0x2d0>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	f7f6 facd 	bl	800027c <__adddf3>
 8009ce2:	4632      	mov	r2, r6
 8009ce4:	463b      	mov	r3, r7
 8009ce6:	f7f6 fc7f 	bl	80005e8 <__aeabi_dmul>
 8009cea:	a36b      	add	r3, pc, #428	; (adr r3, 8009e98 <atan+0x2d8>)
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fac4 	bl	800027c <__adddf3>
 8009cf4:	4632      	mov	r2, r6
 8009cf6:	463b      	mov	r3, r7
 8009cf8:	f7f6 fc76 	bl	80005e8 <__aeabi_dmul>
 8009cfc:	a368      	add	r3, pc, #416	; (adr r3, 8009ea0 <atan+0x2e0>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 fabb 	bl	800027c <__adddf3>
 8009d06:	4642      	mov	r2, r8
 8009d08:	464b      	mov	r3, r9
 8009d0a:	f7f6 fc6d 	bl	80005e8 <__aeabi_dmul>
 8009d0e:	a366      	add	r3, pc, #408	; (adr r3, 8009ea8 <atan+0x2e8>)
 8009d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d14:	4680      	mov	r8, r0
 8009d16:	4689      	mov	r9, r1
 8009d18:	4630      	mov	r0, r6
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	f7f6 fc64 	bl	80005e8 <__aeabi_dmul>
 8009d20:	a363      	add	r3, pc, #396	; (adr r3, 8009eb0 <atan+0x2f0>)
 8009d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d26:	f7f6 faa7 	bl	8000278 <__aeabi_dsub>
 8009d2a:	4632      	mov	r2, r6
 8009d2c:	463b      	mov	r3, r7
 8009d2e:	f7f6 fc5b 	bl	80005e8 <__aeabi_dmul>
 8009d32:	a361      	add	r3, pc, #388	; (adr r3, 8009eb8 <atan+0x2f8>)
 8009d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d38:	f7f6 fa9e 	bl	8000278 <__aeabi_dsub>
 8009d3c:	4632      	mov	r2, r6
 8009d3e:	463b      	mov	r3, r7
 8009d40:	f7f6 fc52 	bl	80005e8 <__aeabi_dmul>
 8009d44:	a35e      	add	r3, pc, #376	; (adr r3, 8009ec0 <atan+0x300>)
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	f7f6 fa95 	bl	8000278 <__aeabi_dsub>
 8009d4e:	4632      	mov	r2, r6
 8009d50:	463b      	mov	r3, r7
 8009d52:	f7f6 fc49 	bl	80005e8 <__aeabi_dmul>
 8009d56:	a35c      	add	r3, pc, #368	; (adr r3, 8009ec8 <atan+0x308>)
 8009d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5c:	f7f6 fa8c 	bl	8000278 <__aeabi_dsub>
 8009d60:	4632      	mov	r2, r6
 8009d62:	463b      	mov	r3, r7
 8009d64:	f7f6 fc40 	bl	80005e8 <__aeabi_dmul>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	4649      	mov	r1, r9
 8009d70:	f7f6 fa84 	bl	800027c <__adddf3>
 8009d74:	4622      	mov	r2, r4
 8009d76:	462b      	mov	r3, r5
 8009d78:	f7f6 fc36 	bl	80005e8 <__aeabi_dmul>
 8009d7c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009d80:	4602      	mov	r2, r0
 8009d82:	460b      	mov	r3, r1
 8009d84:	d14b      	bne.n	8009e1e <atan+0x25e>
 8009d86:	4620      	mov	r0, r4
 8009d88:	4629      	mov	r1, r5
 8009d8a:	f7f6 fa75 	bl	8000278 <__aeabi_dsub>
 8009d8e:	e72c      	b.n	8009bea <atan+0x2a>
 8009d90:	ee10 0a10 	vmov	r0, s0
 8009d94:	4b53      	ldr	r3, [pc, #332]	; (8009ee4 <atan+0x324>)
 8009d96:	2200      	movs	r2, #0
 8009d98:	4629      	mov	r1, r5
 8009d9a:	f7f6 fa6d 	bl	8000278 <__aeabi_dsub>
 8009d9e:	4b51      	ldr	r3, [pc, #324]	; (8009ee4 <atan+0x324>)
 8009da0:	4606      	mov	r6, r0
 8009da2:	460f      	mov	r7, r1
 8009da4:	2200      	movs	r2, #0
 8009da6:	4620      	mov	r0, r4
 8009da8:	4629      	mov	r1, r5
 8009daa:	f7f6 fa67 	bl	800027c <__adddf3>
 8009dae:	4602      	mov	r2, r0
 8009db0:	460b      	mov	r3, r1
 8009db2:	4630      	mov	r0, r6
 8009db4:	4639      	mov	r1, r7
 8009db6:	f7f6 fd41 	bl	800083c <__aeabi_ddiv>
 8009dba:	f04f 0a01 	mov.w	sl, #1
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	460d      	mov	r5, r1
 8009dc2:	e764      	b.n	8009c8e <atan+0xce>
 8009dc4:	4b49      	ldr	r3, [pc, #292]	; (8009eec <atan+0x32c>)
 8009dc6:	429e      	cmp	r6, r3
 8009dc8:	da1d      	bge.n	8009e06 <atan+0x246>
 8009dca:	ee10 0a10 	vmov	r0, s0
 8009dce:	4b48      	ldr	r3, [pc, #288]	; (8009ef0 <atan+0x330>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	f7f6 fa50 	bl	8000278 <__aeabi_dsub>
 8009dd8:	4b45      	ldr	r3, [pc, #276]	; (8009ef0 <atan+0x330>)
 8009dda:	4606      	mov	r6, r0
 8009ddc:	460f      	mov	r7, r1
 8009dde:	2200      	movs	r2, #0
 8009de0:	4620      	mov	r0, r4
 8009de2:	4629      	mov	r1, r5
 8009de4:	f7f6 fc00 	bl	80005e8 <__aeabi_dmul>
 8009de8:	4b3e      	ldr	r3, [pc, #248]	; (8009ee4 <atan+0x324>)
 8009dea:	2200      	movs	r2, #0
 8009dec:	f7f6 fa46 	bl	800027c <__adddf3>
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4630      	mov	r0, r6
 8009df6:	4639      	mov	r1, r7
 8009df8:	f7f6 fd20 	bl	800083c <__aeabi_ddiv>
 8009dfc:	f04f 0a02 	mov.w	sl, #2
 8009e00:	4604      	mov	r4, r0
 8009e02:	460d      	mov	r5, r1
 8009e04:	e743      	b.n	8009c8e <atan+0xce>
 8009e06:	462b      	mov	r3, r5
 8009e08:	ee10 2a10 	vmov	r2, s0
 8009e0c:	4939      	ldr	r1, [pc, #228]	; (8009ef4 <atan+0x334>)
 8009e0e:	2000      	movs	r0, #0
 8009e10:	f7f6 fd14 	bl	800083c <__aeabi_ddiv>
 8009e14:	f04f 0a03 	mov.w	sl, #3
 8009e18:	4604      	mov	r4, r0
 8009e1a:	460d      	mov	r5, r1
 8009e1c:	e737      	b.n	8009c8e <atan+0xce>
 8009e1e:	4b36      	ldr	r3, [pc, #216]	; (8009ef8 <atan+0x338>)
 8009e20:	4e36      	ldr	r6, [pc, #216]	; (8009efc <atan+0x33c>)
 8009e22:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009e26:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009e2a:	e9da 2300 	ldrd	r2, r3, [sl]
 8009e2e:	f7f6 fa23 	bl	8000278 <__aeabi_dsub>
 8009e32:	4622      	mov	r2, r4
 8009e34:	462b      	mov	r3, r5
 8009e36:	f7f6 fa1f 	bl	8000278 <__aeabi_dsub>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	460b      	mov	r3, r1
 8009e3e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009e42:	f7f6 fa19 	bl	8000278 <__aeabi_dsub>
 8009e46:	f1bb 0f00 	cmp.w	fp, #0
 8009e4a:	4604      	mov	r4, r0
 8009e4c:	460d      	mov	r5, r1
 8009e4e:	f6bf aed6 	bge.w	8009bfe <atan+0x3e>
 8009e52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e56:	461d      	mov	r5, r3
 8009e58:	e6d1      	b.n	8009bfe <atan+0x3e>
 8009e5a:	a51d      	add	r5, pc, #116	; (adr r5, 8009ed0 <atan+0x310>)
 8009e5c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e60:	e6cd      	b.n	8009bfe <atan+0x3e>
 8009e62:	bf00      	nop
 8009e64:	f3af 8000 	nop.w
 8009e68:	54442d18 	.word	0x54442d18
 8009e6c:	bff921fb 	.word	0xbff921fb
 8009e70:	8800759c 	.word	0x8800759c
 8009e74:	7e37e43c 	.word	0x7e37e43c
 8009e78:	e322da11 	.word	0xe322da11
 8009e7c:	3f90ad3a 	.word	0x3f90ad3a
 8009e80:	24760deb 	.word	0x24760deb
 8009e84:	3fa97b4b 	.word	0x3fa97b4b
 8009e88:	a0d03d51 	.word	0xa0d03d51
 8009e8c:	3fb10d66 	.word	0x3fb10d66
 8009e90:	c54c206e 	.word	0xc54c206e
 8009e94:	3fb745cd 	.word	0x3fb745cd
 8009e98:	920083ff 	.word	0x920083ff
 8009e9c:	3fc24924 	.word	0x3fc24924
 8009ea0:	5555550d 	.word	0x5555550d
 8009ea4:	3fd55555 	.word	0x3fd55555
 8009ea8:	2c6a6c2f 	.word	0x2c6a6c2f
 8009eac:	bfa2b444 	.word	0xbfa2b444
 8009eb0:	52defd9a 	.word	0x52defd9a
 8009eb4:	3fadde2d 	.word	0x3fadde2d
 8009eb8:	af749a6d 	.word	0xaf749a6d
 8009ebc:	3fb3b0f2 	.word	0x3fb3b0f2
 8009ec0:	fe231671 	.word	0xfe231671
 8009ec4:	3fbc71c6 	.word	0x3fbc71c6
 8009ec8:	9998ebc4 	.word	0x9998ebc4
 8009ecc:	3fc99999 	.word	0x3fc99999
 8009ed0:	54442d18 	.word	0x54442d18
 8009ed4:	3ff921fb 	.word	0x3ff921fb
 8009ed8:	440fffff 	.word	0x440fffff
 8009edc:	7ff00000 	.word	0x7ff00000
 8009ee0:	3fdbffff 	.word	0x3fdbffff
 8009ee4:	3ff00000 	.word	0x3ff00000
 8009ee8:	3ff2ffff 	.word	0x3ff2ffff
 8009eec:	40038000 	.word	0x40038000
 8009ef0:	3ff80000 	.word	0x3ff80000
 8009ef4:	bff00000 	.word	0xbff00000
 8009ef8:	0800a7f0 	.word	0x0800a7f0
 8009efc:	0800a7d0 	.word	0x0800a7d0

08009f00 <fabs>:
 8009f00:	ec51 0b10 	vmov	r0, r1, d0
 8009f04:	ee10 2a10 	vmov	r2, s0
 8009f08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009f0c:	ec43 2b10 	vmov	d0, r2, r3
 8009f10:	4770      	bx	lr

08009f12 <finite>:
 8009f12:	b082      	sub	sp, #8
 8009f14:	ed8d 0b00 	vstr	d0, [sp]
 8009f18:	9801      	ldr	r0, [sp, #4]
 8009f1a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009f1e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009f22:	0fc0      	lsrs	r0, r0, #31
 8009f24:	b002      	add	sp, #8
 8009f26:	4770      	bx	lr

08009f28 <floor>:
 8009f28:	ec51 0b10 	vmov	r0, r1, d0
 8009f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f30:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009f34:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009f38:	2e13      	cmp	r6, #19
 8009f3a:	ee10 5a10 	vmov	r5, s0
 8009f3e:	ee10 8a10 	vmov	r8, s0
 8009f42:	460c      	mov	r4, r1
 8009f44:	dc32      	bgt.n	8009fac <floor+0x84>
 8009f46:	2e00      	cmp	r6, #0
 8009f48:	da14      	bge.n	8009f74 <floor+0x4c>
 8009f4a:	a333      	add	r3, pc, #204	; (adr r3, 800a018 <floor+0xf0>)
 8009f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f50:	f7f6 f994 	bl	800027c <__adddf3>
 8009f54:	2200      	movs	r2, #0
 8009f56:	2300      	movs	r3, #0
 8009f58:	f7f6 fdd6 	bl	8000b08 <__aeabi_dcmpgt>
 8009f5c:	b138      	cbz	r0, 8009f6e <floor+0x46>
 8009f5e:	2c00      	cmp	r4, #0
 8009f60:	da57      	bge.n	800a012 <floor+0xea>
 8009f62:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009f66:	431d      	orrs	r5, r3
 8009f68:	d001      	beq.n	8009f6e <floor+0x46>
 8009f6a:	4c2d      	ldr	r4, [pc, #180]	; (800a020 <floor+0xf8>)
 8009f6c:	2500      	movs	r5, #0
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4628      	mov	r0, r5
 8009f72:	e025      	b.n	8009fc0 <floor+0x98>
 8009f74:	4f2b      	ldr	r7, [pc, #172]	; (800a024 <floor+0xfc>)
 8009f76:	4137      	asrs	r7, r6
 8009f78:	ea01 0307 	and.w	r3, r1, r7
 8009f7c:	4303      	orrs	r3, r0
 8009f7e:	d01f      	beq.n	8009fc0 <floor+0x98>
 8009f80:	a325      	add	r3, pc, #148	; (adr r3, 800a018 <floor+0xf0>)
 8009f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f86:	f7f6 f979 	bl	800027c <__adddf3>
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	f7f6 fdbb 	bl	8000b08 <__aeabi_dcmpgt>
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d0eb      	beq.n	8009f6e <floor+0x46>
 8009f96:	2c00      	cmp	r4, #0
 8009f98:	bfbe      	ittt	lt
 8009f9a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009f9e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009fa2:	19a4      	addlt	r4, r4, r6
 8009fa4:	ea24 0407 	bic.w	r4, r4, r7
 8009fa8:	2500      	movs	r5, #0
 8009faa:	e7e0      	b.n	8009f6e <floor+0x46>
 8009fac:	2e33      	cmp	r6, #51	; 0x33
 8009fae:	dd0b      	ble.n	8009fc8 <floor+0xa0>
 8009fb0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009fb4:	d104      	bne.n	8009fc0 <floor+0x98>
 8009fb6:	ee10 2a10 	vmov	r2, s0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	f7f6 f95e 	bl	800027c <__adddf3>
 8009fc0:	ec41 0b10 	vmov	d0, r0, r1
 8009fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fc8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd0:	fa23 f707 	lsr.w	r7, r3, r7
 8009fd4:	4207      	tst	r7, r0
 8009fd6:	d0f3      	beq.n	8009fc0 <floor+0x98>
 8009fd8:	a30f      	add	r3, pc, #60	; (adr r3, 800a018 <floor+0xf0>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7f6 f94d 	bl	800027c <__adddf3>
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	f7f6 fd8f 	bl	8000b08 <__aeabi_dcmpgt>
 8009fea:	2800      	cmp	r0, #0
 8009fec:	d0bf      	beq.n	8009f6e <floor+0x46>
 8009fee:	2c00      	cmp	r4, #0
 8009ff0:	da02      	bge.n	8009ff8 <floor+0xd0>
 8009ff2:	2e14      	cmp	r6, #20
 8009ff4:	d103      	bne.n	8009ffe <floor+0xd6>
 8009ff6:	3401      	adds	r4, #1
 8009ff8:	ea25 0507 	bic.w	r5, r5, r7
 8009ffc:	e7b7      	b.n	8009f6e <floor+0x46>
 8009ffe:	2301      	movs	r3, #1
 800a000:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a004:	fa03 f606 	lsl.w	r6, r3, r6
 800a008:	4435      	add	r5, r6
 800a00a:	4545      	cmp	r5, r8
 800a00c:	bf38      	it	cc
 800a00e:	18e4      	addcc	r4, r4, r3
 800a010:	e7f2      	b.n	8009ff8 <floor+0xd0>
 800a012:	2500      	movs	r5, #0
 800a014:	462c      	mov	r4, r5
 800a016:	e7aa      	b.n	8009f6e <floor+0x46>
 800a018:	8800759c 	.word	0x8800759c
 800a01c:	7e37e43c 	.word	0x7e37e43c
 800a020:	bff00000 	.word	0xbff00000
 800a024:	000fffff 	.word	0x000fffff

0800a028 <nan>:
 800a028:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a030 <nan+0x8>
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	00000000 	.word	0x00000000
 800a034:	7ff80000 	.word	0x7ff80000

0800a038 <rint>:
 800a038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a03a:	ec51 0b10 	vmov	r0, r1, d0
 800a03e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a042:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a046:	2e13      	cmp	r6, #19
 800a048:	ee10 4a10 	vmov	r4, s0
 800a04c:	460b      	mov	r3, r1
 800a04e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a052:	dc58      	bgt.n	800a106 <rint+0xce>
 800a054:	2e00      	cmp	r6, #0
 800a056:	da2b      	bge.n	800a0b0 <rint+0x78>
 800a058:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a05c:	4302      	orrs	r2, r0
 800a05e:	d023      	beq.n	800a0a8 <rint+0x70>
 800a060:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a064:	4302      	orrs	r2, r0
 800a066:	4254      	negs	r4, r2
 800a068:	4314      	orrs	r4, r2
 800a06a:	0c4b      	lsrs	r3, r1, #17
 800a06c:	0b24      	lsrs	r4, r4, #12
 800a06e:	045b      	lsls	r3, r3, #17
 800a070:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800a074:	ea44 0103 	orr.w	r1, r4, r3
 800a078:	4b32      	ldr	r3, [pc, #200]	; (800a144 <rint+0x10c>)
 800a07a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a07e:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a082:	4602      	mov	r2, r0
 800a084:	460b      	mov	r3, r1
 800a086:	4630      	mov	r0, r6
 800a088:	4639      	mov	r1, r7
 800a08a:	f7f6 f8f7 	bl	800027c <__adddf3>
 800a08e:	e9cd 0100 	strd	r0, r1, [sp]
 800a092:	463b      	mov	r3, r7
 800a094:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a098:	4632      	mov	r2, r6
 800a09a:	f7f6 f8ed 	bl	8000278 <__aeabi_dsub>
 800a09e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a0a2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800a0a6:	4639      	mov	r1, r7
 800a0a8:	ec41 0b10 	vmov	d0, r0, r1
 800a0ac:	b003      	add	sp, #12
 800a0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0b0:	4a25      	ldr	r2, [pc, #148]	; (800a148 <rint+0x110>)
 800a0b2:	4132      	asrs	r2, r6
 800a0b4:	ea01 0702 	and.w	r7, r1, r2
 800a0b8:	4307      	orrs	r7, r0
 800a0ba:	d0f5      	beq.n	800a0a8 <rint+0x70>
 800a0bc:	0851      	lsrs	r1, r2, #1
 800a0be:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800a0c2:	4314      	orrs	r4, r2
 800a0c4:	d00c      	beq.n	800a0e0 <rint+0xa8>
 800a0c6:	ea23 0201 	bic.w	r2, r3, r1
 800a0ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a0ce:	2e13      	cmp	r6, #19
 800a0d0:	fa43 f606 	asr.w	r6, r3, r6
 800a0d4:	bf0c      	ite	eq
 800a0d6:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800a0da:	2400      	movne	r4, #0
 800a0dc:	ea42 0306 	orr.w	r3, r2, r6
 800a0e0:	4918      	ldr	r1, [pc, #96]	; (800a144 <rint+0x10c>)
 800a0e2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800a0e6:	4622      	mov	r2, r4
 800a0e8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	f7f6 f8c4 	bl	800027c <__adddf3>
 800a0f4:	e9cd 0100 	strd	r0, r1, [sp]
 800a0f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0fc:	4622      	mov	r2, r4
 800a0fe:	462b      	mov	r3, r5
 800a100:	f7f6 f8ba 	bl	8000278 <__aeabi_dsub>
 800a104:	e7d0      	b.n	800a0a8 <rint+0x70>
 800a106:	2e33      	cmp	r6, #51	; 0x33
 800a108:	dd07      	ble.n	800a11a <rint+0xe2>
 800a10a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a10e:	d1cb      	bne.n	800a0a8 <rint+0x70>
 800a110:	ee10 2a10 	vmov	r2, s0
 800a114:	f7f6 f8b2 	bl	800027c <__adddf3>
 800a118:	e7c6      	b.n	800a0a8 <rint+0x70>
 800a11a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800a11e:	f04f 36ff 	mov.w	r6, #4294967295
 800a122:	40d6      	lsrs	r6, r2
 800a124:	4230      	tst	r0, r6
 800a126:	d0bf      	beq.n	800a0a8 <rint+0x70>
 800a128:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800a12c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800a130:	bf1f      	itttt	ne
 800a132:	ea24 0101 	bicne.w	r1, r4, r1
 800a136:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800a13a:	fa44 f202 	asrne.w	r2, r4, r2
 800a13e:	ea41 0402 	orrne.w	r4, r1, r2
 800a142:	e7cd      	b.n	800a0e0 <rint+0xa8>
 800a144:	0800a810 	.word	0x0800a810
 800a148:	000fffff 	.word	0x000fffff
 800a14c:	00000000 	.word	0x00000000

0800a150 <scalbn>:
 800a150:	b570      	push	{r4, r5, r6, lr}
 800a152:	ec55 4b10 	vmov	r4, r5, d0
 800a156:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a15a:	4606      	mov	r6, r0
 800a15c:	462b      	mov	r3, r5
 800a15e:	b99a      	cbnz	r2, 800a188 <scalbn+0x38>
 800a160:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a164:	4323      	orrs	r3, r4
 800a166:	d036      	beq.n	800a1d6 <scalbn+0x86>
 800a168:	4b39      	ldr	r3, [pc, #228]	; (800a250 <scalbn+0x100>)
 800a16a:	4629      	mov	r1, r5
 800a16c:	ee10 0a10 	vmov	r0, s0
 800a170:	2200      	movs	r2, #0
 800a172:	f7f6 fa39 	bl	80005e8 <__aeabi_dmul>
 800a176:	4b37      	ldr	r3, [pc, #220]	; (800a254 <scalbn+0x104>)
 800a178:	429e      	cmp	r6, r3
 800a17a:	4604      	mov	r4, r0
 800a17c:	460d      	mov	r5, r1
 800a17e:	da10      	bge.n	800a1a2 <scalbn+0x52>
 800a180:	a32b      	add	r3, pc, #172	; (adr r3, 800a230 <scalbn+0xe0>)
 800a182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a186:	e03a      	b.n	800a1fe <scalbn+0xae>
 800a188:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a18c:	428a      	cmp	r2, r1
 800a18e:	d10c      	bne.n	800a1aa <scalbn+0x5a>
 800a190:	ee10 2a10 	vmov	r2, s0
 800a194:	4620      	mov	r0, r4
 800a196:	4629      	mov	r1, r5
 800a198:	f7f6 f870 	bl	800027c <__adddf3>
 800a19c:	4604      	mov	r4, r0
 800a19e:	460d      	mov	r5, r1
 800a1a0:	e019      	b.n	800a1d6 <scalbn+0x86>
 800a1a2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	3a36      	subs	r2, #54	; 0x36
 800a1aa:	4432      	add	r2, r6
 800a1ac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a1b0:	428a      	cmp	r2, r1
 800a1b2:	dd08      	ble.n	800a1c6 <scalbn+0x76>
 800a1b4:	2d00      	cmp	r5, #0
 800a1b6:	a120      	add	r1, pc, #128	; (adr r1, 800a238 <scalbn+0xe8>)
 800a1b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1bc:	da1c      	bge.n	800a1f8 <scalbn+0xa8>
 800a1be:	a120      	add	r1, pc, #128	; (adr r1, 800a240 <scalbn+0xf0>)
 800a1c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1c4:	e018      	b.n	800a1f8 <scalbn+0xa8>
 800a1c6:	2a00      	cmp	r2, #0
 800a1c8:	dd08      	ble.n	800a1dc <scalbn+0x8c>
 800a1ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a1ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a1d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a1d6:	ec45 4b10 	vmov	d0, r4, r5
 800a1da:	bd70      	pop	{r4, r5, r6, pc}
 800a1dc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a1e0:	da19      	bge.n	800a216 <scalbn+0xc6>
 800a1e2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a1e6:	429e      	cmp	r6, r3
 800a1e8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a1ec:	dd0a      	ble.n	800a204 <scalbn+0xb4>
 800a1ee:	a112      	add	r1, pc, #72	; (adr r1, 800a238 <scalbn+0xe8>)
 800a1f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e2      	bne.n	800a1be <scalbn+0x6e>
 800a1f8:	a30f      	add	r3, pc, #60	; (adr r3, 800a238 <scalbn+0xe8>)
 800a1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fe:	f7f6 f9f3 	bl	80005e8 <__aeabi_dmul>
 800a202:	e7cb      	b.n	800a19c <scalbn+0x4c>
 800a204:	a10a      	add	r1, pc, #40	; (adr r1, 800a230 <scalbn+0xe0>)
 800a206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d0b8      	beq.n	800a180 <scalbn+0x30>
 800a20e:	a10e      	add	r1, pc, #56	; (adr r1, 800a248 <scalbn+0xf8>)
 800a210:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a214:	e7b4      	b.n	800a180 <scalbn+0x30>
 800a216:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a21a:	3236      	adds	r2, #54	; 0x36
 800a21c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a220:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a224:	4620      	mov	r0, r4
 800a226:	4b0c      	ldr	r3, [pc, #48]	; (800a258 <scalbn+0x108>)
 800a228:	2200      	movs	r2, #0
 800a22a:	e7e8      	b.n	800a1fe <scalbn+0xae>
 800a22c:	f3af 8000 	nop.w
 800a230:	c2f8f359 	.word	0xc2f8f359
 800a234:	01a56e1f 	.word	0x01a56e1f
 800a238:	8800759c 	.word	0x8800759c
 800a23c:	7e37e43c 	.word	0x7e37e43c
 800a240:	8800759c 	.word	0x8800759c
 800a244:	fe37e43c 	.word	0xfe37e43c
 800a248:	c2f8f359 	.word	0xc2f8f359
 800a24c:	81a56e1f 	.word	0x81a56e1f
 800a250:	43500000 	.word	0x43500000
 800a254:	ffff3cb0 	.word	0xffff3cb0
 800a258:	3c900000 	.word	0x3c900000

0800a25c <_init>:
 800a25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a25e:	bf00      	nop
 800a260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a262:	bc08      	pop	{r3}
 800a264:	469e      	mov	lr, r3
 800a266:	4770      	bx	lr

0800a268 <_fini>:
 800a268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a26a:	bf00      	nop
 800a26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a26e:	bc08      	pop	{r3}
 800a270:	469e      	mov	lr, r3
 800a272:	4770      	bx	lr
