Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus --output-directory=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/soc_system.html --report-file=sopcinfo:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system.sopcinfo --report-file=cmp:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/soc_system.cmp --report-file=qip:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/soc_system.qip --report-file=svd:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/soc_system.svd --report-file=regmap:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/soc_system.regmap --report-file=xml:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/soc_system.xml --report-file=debuginfo:/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA6U23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system.qsys --language=VERILOG
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 14.0]
Progress: Parameterizing module clk_50
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding openmac_0 [openmac 1.0.2]
Progress: Parameterizing module openmac_0
Progress: Adding com_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module com_mem
Progress: Adding clk_100 [altera_pll 14.0]
Progress: Parameterizing module clk_100
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding host_0 [mn_soc_host_de10_nano_soc 1.0]
Progress: Parameterizing module host_0
Progress: Adding pcp_0 [mn_pcp_de10_nano_soc 1.0]
Progress: Parameterizing module pcp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.soc_system: There are recommended upgrades for: clk_100
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.openmac_0: Connect the Avalon Master 'dma' to the memory where Heap is located!
Info: soc_system.clk_100: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.clk_100: Able to implement PLL with user settings
Info: soc_system.host_0.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.host_0.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pcp_0: Reset vector set to cpu_bridge
Info: soc_system.pcp_0.cpu_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: openmac_0: Generating entity alteraOpenmacTop
Info: openmac_0: No timing constrains are set.
Info: openmac_0: "soc_system" instantiated openmac "openmac_0"
Info: com_mem: Starting RTL generation for module 'soc_system_com_mem'
Info: com_mem:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_com_mem --dir=/tmp/alt7570_7038158030492672252.dir/0003_com_mem_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0003_com_mem_gen//soc_system_com_mem_component_configuration.pl  --do_build_sim=0  ]
Info: com_mem: Done RTL generation for module 'soc_system_com_mem'
Info: com_mem: "soc_system" instantiated altera_avalon_onchip_memory2 "com_mem"
Info: clk_100: "soc_system" instantiated altera_pll "clk_100"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7570_7038158030492672252.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0005_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave fpga_mem.s0 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: host_0: "soc_system" instantiated mn_soc_host_de10_nano_soc "host_0"
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3
Info: Interconnect is inserted between master cpu_0.tightly_coupled_instruction_master_0 and slave tc_mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_instruction_master_0 and slave tc_mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_instruction_master_0 and slave tc_mem.s1 because the master has address signal 28 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_instruction_master_0 and slave tc_mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_data_master_0 and slave tc_mem.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_data_master_0 and slave tc_mem.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_data_master_0 and slave tc_mem.s2 because the master has address signal 28 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master cpu_0.tightly_coupled_data_master_0 and slave tc_mem.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Warning: sync_irq.sender0_irq: Cannot connect reset for irq_synchronizer_002.receiver
Warning: mac_irq.sender0_irq: Cannot connect reset for irq_synchronizer_003.receiver
Warning: gp_irq.sender0_irq: Cannot connect reset for irq_synchronizer_004.receiver
Warning: gp_irq.sender1_irq: Cannot connect reset for irq_synchronizer_005.receiver
Warning: gp_irq.sender2_irq: Cannot connect reset for irq_synchronizer_006.receiver
Warning: gp_irq.sender3_irq: Cannot connect reset for irq_synchronizer_007.receiver
Info: pcp_0: "soc_system" instantiated mn_pcp_de10_nano_soc "pcp_0"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_003: "soc_system" instantiated altera_irq_mapper "irq_mapper_003"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: "host_0" instantiated altera_hps "hps_0"
Info: button_pio: Starting RTL generation for module 'soc_system_host_0_button_pio'
Info: button_pio:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_host_0_button_pio --dir=/tmp/alt7570_7038158030492672252.dir/0009_button_pio_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0009_button_pio_gen//soc_system_host_0_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_host_0_button_pio'
Info: button_pio: "host_0" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_host_0_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_host_0_dipsw_pio --dir=/tmp/alt7570_7038158030492672252.dir/0010_dipsw_pio_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0010_dipsw_pio_gen//soc_system_host_0_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_host_0_dipsw_pio'
Info: dipsw_pio: "host_0" instantiated altera_avalon_pio "dipsw_pio"
Info: fpga_mem: "host_0" instantiated altera_avalon_mm_bridge "fpga_mem"
Info: hostif_irq: "host_0" instantiated altera_irq_bridge "hostif_irq"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_host_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_host_0_jtag_uart_0 --dir=/tmp/alt7570_7038158030492672252.dir/0011_jtag_uart_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0011_jtag_uart_0_gen//soc_system_host_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_host_0_jtag_uart_0'
Info: jtag_uart_0: "host_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'soc_system_host_0_timer_0'
Info: timer_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64//perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64//perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_host_0_timer_0 --dir=/tmp/alt7570_7038158030492672252.dir/0012_timer_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0012_timer_0_gen//soc_system_host_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_host_0_timer_0'
Info: timer_0: "host_0" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "host_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "host_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "host_0" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "host_0" instantiated altera_irq_mapper "irq_mapper_001"
Info: cpu_0: Starting RTL generation for module 'soc_system_pcp_0_cpu_0'
Info: cpu_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/eperlcmd -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=soc_system_pcp_0_cpu_0 --dir=/tmp/alt7570_7038158030492672252.dir/0015_cpu_0_gen/ --quartus_bindir=/home/letrend/intelFPGA/14.0/quartus/linux64 --verilog --config=/tmp/alt7570_7038158030492672252.dir/0015_cpu_0_gen//soc_system_pcp_0_cpu_0_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_0: # 2018.02.08 18:44:08 (*) Starting Nios II generation
Info: cpu_0: # 2018.02.08 18:44:08 (*)   Checking for plaintext license.
Info: cpu_0: # 2018.02.08 18:44:10 (*)   Couldn't query license setup in Quartus directory /home/letrend/intelFPGA/14.0/quartus/linux64
Info: cpu_0: # 2018.02.08 18:44:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2018.02.08 18:44:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2018.02.08 18:44:10 (*)   Plaintext license not found.
Info: cpu_0: # 2018.02.08 18:44:10 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2018.02.08 18:44:12 (*)   Couldn't query license setup in Quartus directory /home/letrend/intelFPGA/14.0/quartus/linux64
Info: cpu_0: # 2018.02.08 18:44:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2018.02.08 18:44:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2018.02.08 18:44:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu_0: # 2018.02.08 18:44:12 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2018.02.08 18:44:12 (*)   Creating all objects for CPU
Info: cpu_0: # 2018.02.08 18:44:12 (*)     Testbench
Info: cpu_0: # 2018.02.08 18:44:13 (*)     Instruction decoding
Info: cpu_0: # 2018.02.08 18:44:13 (*)       Instruction fields
Info: cpu_0: # 2018.02.08 18:44:13 (*)       Instruction decodes
Info: cpu_0: # 2018.02.08 18:44:13 (*)       Signals for RTL simulation waveforms
Info: cpu_0: # 2018.02.08 18:44:13 (*)       Instruction controls
Info: cpu_0: # 2018.02.08 18:44:13 (*)     Pipeline frontend
Info: cpu_0: # 2018.02.08 18:44:13 (*)     Pipeline backend
Info: cpu_0: # 2018.02.08 18:44:13 (*)   Master tightly_coupled_data_master_0 address range (0x8000000, 0x8007fff) overlaps with master data_master address range (0x2002800, 0x3fffffff)
Info: cpu_0: # 2018.02.08 18:44:13 (*)   Master data_master address range (0x2002800, 0x3fffffff) overlaps with master tightly_coupled_data_master_0 address range (0x8000000, 0x8007fff)
Info: cpu_0: # 2018.02.08 18:44:13 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info: cpu_0: # 2018.02.08 18:44:15 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2018.02.08 18:44:16 (*)   Creating encrypted RTL
Info: cpu_0: # 2018.02.08 18:44:17 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'soc_system_pcp_0_cpu_0'
Info: cpu_0: "pcp_0" instantiated altera_nios2_qsys "cpu_0"
Info: tc_mem: Starting RTL generation for module 'soc_system_pcp_0_tc_mem'
Info: tc_mem:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_pcp_0_tc_mem --dir=/tmp/alt7570_7038158030492672252.dir/0016_tc_mem_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0016_tc_mem_gen//soc_system_pcp_0_tc_mem_component_configuration.pl  --do_build_sim=0  ]
Info: tc_mem: Done RTL generation for module 'soc_system_pcp_0_tc_mem'
Info: tc_mem: "pcp_0" instantiated altera_avalon_onchip_memory2 "tc_mem"
Info: benchmark_pio: Starting RTL generation for module 'soc_system_pcp_0_benchmark_pio'
Info: benchmark_pio:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pcp_0_benchmark_pio --dir=/tmp/alt7570_7038158030492672252.dir/0017_benchmark_pio_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0017_benchmark_pio_gen//soc_system_pcp_0_benchmark_pio_component_configuration.pl  --do_build_sim=0  ]
Info: benchmark_pio: Done RTL generation for module 'soc_system_pcp_0_benchmark_pio'
Info: benchmark_pio: "pcp_0" instantiated altera_avalon_pio "benchmark_pio"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_pcp_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_pcp_0_jtag_uart_0 --dir=/tmp/alt7570_7038158030492672252.dir/0018_jtag_uart_0_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0018_jtag_uart_0_gen//soc_system_pcp_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_pcp_0_jtag_uart_0'
Info: jtag_uart_0: "pcp_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: POWERLINK_LED: Starting RTL generation for module 'soc_system_pcp_0_POWERLINK_LED'
Info: POWERLINK_LED:   Generation command is [exec /home/letrend/intelFPGA/14.0/quartus/linux64/perl/bin/perl -I /home/letrend/intelFPGA/14.0/quartus/linux64/perl/lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/europa -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin/perl_lib -I /home/letrend/intelFPGA/14.0/quartus/sopc_builder/bin -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/letrend/intelFPGA/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pcp_0_POWERLINK_LED --dir=/tmp/alt7570_7038158030492672252.dir/0019_POWERLINK_LED_gen/ --quartus_dir=/home/letrend/intelFPGA/14.0/quartus --verilog --config=/tmp/alt7570_7038158030492672252.dir/0019_POWERLINK_LED_gen//soc_system_pcp_0_POWERLINK_LED_component_configuration.pl  --do_build_sim=0  ]
Info: POWERLINK_LED: Done RTL generation for module 'soc_system_pcp_0_POWERLINK_LED'
Info: POWERLINK_LED: "pcp_0" instantiated altera_avalon_pio "POWERLINK_LED"
Info: mm_interconnect_0: "pcp_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "pcp_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "pcp_0" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "pcp_0" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "pcp_0" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "pcp_0" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: host_0_lw_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "host_0_lw_bridge_m0_translator"
Info: sysid_qsys_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: host_0_lw_bridge_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "host_0_lw_bridge_m0_agent"
Info: sysid_qsys_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_agent"
Info: sysid_qsys_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: host_0_lw_bridge_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "host_0_lw_bridge_m0_limiter"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: openmac_0_macReg_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "openmac_0_macReg_burst_adapter"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: openmac_0_macReg_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "openmac_0_macReg_rsp_width_adapter"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 108 modules, 201 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
