

================================================================
== Vivado HLS Report for 'CCLabel_preProcess'
================================================================
* Date:           Fri Mar 03 22:38:00 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_6 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 1.88ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_1 [1/1] 0.80ns
.loopexit:3  %i_1 = add i4 %i, 1

ST_2: stg_11 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: tmp_31 [1/1] 0.00ns
.preheader.preheader:0  %tmp_31 = trunc i4 %i to i3

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:1  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_31, i3 0)

ST_2: stg_14 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: stg_15 [1/1] 0.00ns
:0  ret void


 <State 3>: 4.11ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast1 [1/1] 0.00ns
.preheader:1  %j_cast1 = zext i4 %j to i6

ST_3: exitcond [1/1] 1.88ns
.preheader:2  %exitcond = icmp eq i4 %j, -8

ST_3: empty_11 [1/1] 0.00ns
.preheader:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: j_1 [1/1] 0.80ns
.preheader:4  %j_1 = add i4 %j, 1

ST_3: stg_21 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_2 [1/1] 1.72ns
:0  %tmp_2 = add i6 %j_cast1, %tmp

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i6 %tmp_2 to i64

ST_3: Image_addr [1/1] 0.00ns
:2  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_3

ST_3: Image_load [2/2] 2.39ns
:3  %Image_load = load i32* %Image_addr, align 4


 <State 4>: 8.67ns
ST_4: Image_load [1/2] 2.39ns
:3  %Image_load = load i32* %Image_addr, align 4

ST_4: tmp_4 [1/1] 2.52ns
:4  %tmp_4 = icmp ult i32 %Image_load, 70

ST_4: lbImage_addr [1/1] 0.00ns
:5  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_3

ST_4: p_cast [1/1] 1.37ns
:6  %p_cast = select i1 %tmp_4, i32 0, i32 1

ST_4: stg_30 [1/1] 2.39ns
:7  store i32 %p_cast, i32* %lbImage_addr, align 4

ST_4: stg_31 [1/1] 0.00ns
:8  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
