I 000049 55 4007          1734202555458 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1734202555459 2024.12.14 12:55:55)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202555433)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 10204         1734202555933 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1734202555932 2024.12.14 12:55:55)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202555916)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(4)(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(2)(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(3)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
I 000049 55 3902          1734202556394 behavior
(_unit VHDL (decoder 0 4 (behavior 0 16 ))
  (_version v32)
  (_time 1734202556393 2024.12.14 12:55:56)
  (_source (\./src/decoder.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202556391)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dato ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~24}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{24~downto~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{19~downto~15}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 15))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{14~downto~11}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~7}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 7))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((funct7)(dato(d_31_24))))(_target(1))(_sensitivity(0(d_31_24))))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((rs2)(dato(d_24_20))))(_target(2))(_sensitivity(0(d_24_20))))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((rs1)(dato(d_19_15))))(_target(3))(_sensitivity(0(d_19_15))))))
      (line__22(_architecture 3 0 22 (_assignment (_simple)(_alias((funct3)(dato(d_14_11))))(_target(4))(_sensitivity(0(d_14_11))))))
      (line__23(_architecture 4 0 23 (_assignment (_simple)(_alias((rd)(dato(d_11_7))))(_target(5))(_sensitivity(0(d_11_7))))))
      (line__24(_architecture 5 0 24 (_assignment (_simple)(_alias((opcode)(dato(d_6_0))))(_target(6))(_sensitivity(0(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 6 -1
  )
)
I 000051 55 9454          1734202556859 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 16 ))
  (_version v32)
  (_time 1734202556858 2024.12.14 12:55:56)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202556857)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(2)(3)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(4))(_sensitivity(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
I 000051 55 10472         1734202557311 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734202557311 2024.12.14 12:55:57)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202557309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1551          1734202557782 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734202557782 2024.12.14 12:55:57)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202557780)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1812          1734202558251 behavior
(_unit VHDL (mux_rd 0 4 (behavior 0 14 ))
  (_version v32)
  (_time 1734202558250 2024.12.14 12:55:58)
  (_source (\./src/mux_rd.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202558249)
    (_use )
  )
  (_object
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal fun7 ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1557          1734202558713 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734202558713 2024.12.14 12:55:58)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202558710)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{4~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
I 000051 55 1714          1734202559223 Behavioral
(_unit VHDL (sign_extend 0 4 (behavioral 0 11 ))
  (_version v32)
  (_time 1734202559223 2024.12.14 12:55:59)
  (_source (\./src/Sign_Extend.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202559221)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal imm ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~131 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1(d_11_0))(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2083          1734202559714 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734202559714 2024.12.14 12:55:59)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202559700)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 3899          1734202560191 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734202560191 2024.12.14 12:56:00)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202560188)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(0)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
I 000049 55 1566          1734219220082 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734219220081 2024.12.14 17:33:40)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219220078)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000043 55 26196         1734219377446 ls
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1734219377446 2024.12.14 17:36:17)
  (_source (\./compile/ls.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219377417)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{4~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 204 (_component Memoria_de_Datos )
    (_port
      ((a(4))(BUS530(31)))
      ((a(3))(BUS530(30)))
      ((a(2))(BUS530(29)))
      ((a(1))(BUS530(28)))
      ((a(0))(BUS530(27)))
      ((clk)(clk))
      ((di)(BUS360))
      ((we)(NET516))
      ((do)(BUS460))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 217 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS307))
      ((a2)(BUS319))
      ((ad)(BUS295))
      ((clk)(clk))
      ((di(31))(NET420))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET408))
      ((do1)(BUS386))
      ((do2)(BUS360))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 260 (_component ALU )
    (_port
      ((alu_op)(BUS492))
      ((op1)(BUS386))
      ((op2)(BUS378))
      ((alu_resultado)(BUS530))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 268 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS340(3)))
      ((funct3(1))(BUS340(2)))
      ((funct3(0))(BUS340(1)))
      ((funct7(6))(BUS209(7)))
      ((funct7(5))(BUS209(6)))
      ((funct7(4))(BUS209(5)))
      ((funct7(3))(BUS209(4)))
      ((funct7(2))(BUS209(3)))
      ((funct7(1))(BUS209(2)))
      ((funct7(0))(BUS209(1)))
      ((opcode)(BUS328))
      ((alu2reg)(NET549))
      ((alu_op)(BUS492))
      ((alu_src)(NET484))
      ((imm_rd)(NET500))
      ((wem)(NET516))
      ((wer)(NET408))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 289 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS181))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 297 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS205))
      ((imm)(BUS390))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 303 (_component mux_reg )
    (_port
      ((alu2reg)(NET549))
      ((operacion_alu)(BUS530))
      ((registro_mem)(BUS460))
      ((salida_reg(31))(NET420))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 342 (_component mux_rd )
    (_port
      ((fun7(6))(BUS209(7)))
      ((fun7(5))(BUS209(6)))
      ((fun7(4))(BUS209(5)))
      ((fun7(3))(BUS209(4)))
      ((fun7(2))(BUS209(3)))
      ((fun7(1))(BUS209(2)))
      ((fun7(0))(BUS209(1)))
      ((imm_rd)(NET500))
      ((rd)(BUS295))
      ((rs2)(BUS319))
      ((salida_rd)(BUS205))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 357 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET484))
      ((banco)(BUS360))
      ((ext)(BUS390))
      ((salida)(BUS378))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 365 (_component memoria_del_programa )
    (_port
      ((a)(BUS181))
      ((do)(BUS197))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 371 (_component decoder )
    (_port
      ((dato)(BUS197))
      ((funct3)(BUS340))
      ((funct7)(BUS209))
      ((opcode)(BUS328))
      ((rd)(BUS295))
      ((rs1)(BUS307))
      ((rs2)(BUS319))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET408 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET420 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET500 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET516 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET549 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS181 ~std_logic_vector{5~downto~0}~1366 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS197 ~std_logic_vector{31~downto~0}~1368 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS205 ~std_logic_vector{11~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS209 ~std_logic_vector{7~downto~0}~1372 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS295 ~std_logic_vector{4~downto~0}~1374 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS307 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS319 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS328 ~std_logic_vector{6~downto~0}~1376 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS340 ~std_logic_vector{3~downto~0}~1378 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS360 ~std_logic_vector{31~downto~0}~1368 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS386 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS390 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS460 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS492 ~std_logic_vector{3~downto~0}~1378 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_process
      (line__385(_architecture 0 0 385 (_assignment (_simple)(_target(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ls 1 -1
  )
)
I 000051 55 9459          1734220403683 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 16 ))
  (_version v32)
  (_time 1734220403683 2024.12.14 17:53:23)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734220403667)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(3)(1)(2)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(4))(_sensitivity(5)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
V 000043 55 26080         1734220428561 ls
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1734220428560 2024.12.14 17:53:48)
  (_source (\./compile/ls.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219377417)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 204 (_component Memoria_de_Datos )
    (_port
      ((a)(BUS530))
      ((clk)(clk))
      ((di)(BUS360))
      ((we)(NET516))
      ((do)(BUS460))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 213 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS307))
      ((a2)(BUS319))
      ((ad)(BUS295))
      ((clk)(clk))
      ((di(31))(NET420))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET408))
      ((do1)(BUS386))
      ((do2)(BUS360))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 256 (_component ALU )
    (_port
      ((alu_op)(BUS492))
      ((op1)(BUS386))
      ((op2)(BUS378))
      ((alu_resultado)(BUS530))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 264 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS340(3)))
      ((funct3(1))(BUS340(2)))
      ((funct3(0))(BUS340(1)))
      ((funct7(6))(BUS209(7)))
      ((funct7(5))(BUS209(6)))
      ((funct7(4))(BUS209(5)))
      ((funct7(3))(BUS209(4)))
      ((funct7(2))(BUS209(3)))
      ((funct7(1))(BUS209(2)))
      ((funct7(0))(BUS209(1)))
      ((opcode)(BUS328))
      ((alu2reg)(NET549))
      ((alu_op)(BUS492))
      ((alu_src)(NET484))
      ((imm_rd)(NET500))
      ((wem)(NET516))
      ((wer)(NET408))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 285 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS181))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 293 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS205))
      ((imm)(BUS390))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 299 (_component mux_reg )
    (_port
      ((alu2reg)(NET549))
      ((operacion_alu)(BUS530))
      ((registro_mem)(BUS460))
      ((salida_reg(31))(NET420))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 338 (_component mux_rd )
    (_port
      ((fun7(6))(BUS209(7)))
      ((fun7(5))(BUS209(6)))
      ((fun7(4))(BUS209(5)))
      ((fun7(3))(BUS209(4)))
      ((fun7(2))(BUS209(3)))
      ((fun7(1))(BUS209(2)))
      ((fun7(0))(BUS209(1)))
      ((imm_rd)(NET500))
      ((rd)(BUS295))
      ((rs2)(BUS319))
      ((salida_rd)(BUS205))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 353 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET484))
      ((banco)(BUS360))
      ((ext)(BUS390))
      ((salida)(BUS378))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 361 (_component memoria_del_programa )
    (_port
      ((a)(BUS181))
      ((do)(BUS197))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 367 (_component decoder )
    (_port
      ((dato)(BUS197))
      ((funct3)(BUS340))
      ((funct7)(BUS209))
      ((opcode)(BUS328))
      ((rd)(BUS295))
      ((rs1)(BUS307))
      ((rs2)(BUS319))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET408 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET420 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET500 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET516 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET549 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS181 ~std_logic_vector{5~downto~0}~1366 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS197 ~std_logic_vector{31~downto~0}~1368 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS205 ~std_logic_vector{11~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS209 ~std_logic_vector{7~downto~0}~1372 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS295 ~std_logic_vector{4~downto~0}~1374 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS307 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS319 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS328 ~std_logic_vector{6~downto~0}~1376 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS340 ~std_logic_vector{3~downto~0}~1378 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS360 ~std_logic_vector{31~downto~0}~1368 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS386 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS390 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS460 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS492 ~std_logic_vector{3~downto~0}~1378 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_process
      (line__381(_architecture 0 0 381 (_assignment (_simple)(_target(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ls 1 -1
  )
)
V 000049 55 4007          1734220577389 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1734220577389 2024.12.14 17:56:17)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202555433)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 10204         1734220577991 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1734220577991 2024.12.14 17:56:17)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202555916)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(1)(4)(5)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(2)(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(3)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
V 000049 55 3902          1734220578514 behavior
(_unit VHDL (decoder 0 4 (behavior 0 16 ))
  (_version v32)
  (_time 1734220578513 2024.12.14 17:56:18)
  (_source (\./src/decoder.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202556391)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dato ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~24}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{24~downto~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{19~downto~15}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 15))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{14~downto~11}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~7}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 7))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((funct7)(dato(d_31_24))))(_target(1))(_sensitivity(0(d_31_24))))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((rs2)(dato(d_24_20))))(_target(2))(_sensitivity(0(d_24_20))))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((rs1)(dato(d_19_15))))(_target(3))(_sensitivity(0(d_19_15))))))
      (line__22(_architecture 3 0 22 (_assignment (_simple)(_alias((funct3)(dato(d_14_11))))(_target(4))(_sensitivity(0(d_14_11))))))
      (line__23(_architecture 4 0 23 (_assignment (_simple)(_alias((rd)(dato(d_11_7))))(_target(5))(_sensitivity(0(d_11_7))))))
      (line__24(_architecture 5 0 24 (_assignment (_simple)(_alias((opcode)(dato(d_6_0))))(_target(6))(_sensitivity(0(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 6 -1
  )
)
I 000051 55 9459          1734220579038 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 16 ))
  (_version v32)
  (_time 1734220579037 2024.12.14 17:56:19)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734220403667)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(3)(1)(2)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(4))(_sensitivity(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 10472         1734220579601 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1734220579600 2024.12.14 17:56:19)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202557309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal regs reg_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000049 55 1551          1734220580245 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734220580244 2024.12.14 17:56:20)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202557780)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1812          1734220580775 behavior
(_unit VHDL (mux_rd 0 4 (behavior 0 14 ))
  (_version v32)
  (_time 1734220580775 2024.12.14 17:56:20)
  (_source (\./src/mux_rd.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202558249)
    (_use )
  )
  (_object
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal fun7 ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1566          1734220581313 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1734220581312 2024.12.14 17:56:21)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219220078)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 1714          1734220581890 Behavioral
(_unit VHDL (sign_extend 0 4 (behavioral 0 11 ))
  (_version v32)
  (_time 1734220581889 2024.12.14 17:56:21)
  (_source (\./src/Sign_Extend.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202559221)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal imm ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~131 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1(d_11_0))(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2083          1734220582448 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1734220582448 2024.12.14 17:56:22)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202559700)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
V 000049 55 3899          1734220582948 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 18 ))
  (_version v32)
  (_time 1734220582948 2024.12.14 17:56:22)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734202560188)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(0)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__49(_architecture 3 0 49 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__51(_architecture 4 0 51 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__53(_architecture 5 0 53 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
  )
  (_model . behavior 6 -1
  )
)
V 000043 55 26080         1734220583487 ls
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1734220583486 2024.12.14 17:56:23)
  (_source (\./compile/ls.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219377417)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 204 (_component Memoria_de_Datos )
    (_port
      ((a)(BUS530))
      ((clk)(clk))
      ((di)(BUS360))
      ((we)(NET516))
      ((do)(BUS460))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 213 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS307))
      ((a2)(BUS319))
      ((ad)(BUS295))
      ((clk)(clk))
      ((di(31))(NET420))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET408))
      ((do1)(BUS386))
      ((do2)(BUS360))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 256 (_component ALU )
    (_port
      ((alu_op)(BUS492))
      ((op1)(BUS386))
      ((op2)(BUS378))
      ((alu_resultado)(BUS530))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 264 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS340(3)))
      ((funct3(1))(BUS340(2)))
      ((funct3(0))(BUS340(1)))
      ((funct7(6))(BUS209(7)))
      ((funct7(5))(BUS209(6)))
      ((funct7(4))(BUS209(5)))
      ((funct7(3))(BUS209(4)))
      ((funct7(2))(BUS209(3)))
      ((funct7(1))(BUS209(2)))
      ((funct7(0))(BUS209(1)))
      ((opcode)(BUS328))
      ((alu2reg)(NET549))
      ((alu_op)(BUS492))
      ((alu_src)(NET484))
      ((imm_rd)(NET500))
      ((wem)(NET516))
      ((wer)(NET408))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 285 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS181))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 293 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS205))
      ((imm)(BUS390))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 299 (_component mux_reg )
    (_port
      ((alu2reg)(NET549))
      ((operacion_alu)(BUS530))
      ((registro_mem)(BUS460))
      ((salida_reg(31))(NET420))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 338 (_component mux_rd )
    (_port
      ((fun7(6))(BUS209(7)))
      ((fun7(5))(BUS209(6)))
      ((fun7(4))(BUS209(5)))
      ((fun7(3))(BUS209(4)))
      ((fun7(2))(BUS209(3)))
      ((fun7(1))(BUS209(2)))
      ((fun7(0))(BUS209(1)))
      ((imm_rd)(NET500))
      ((rd)(BUS295))
      ((rs2)(BUS319))
      ((salida_rd)(BUS205))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 353 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET484))
      ((banco)(BUS360))
      ((ext)(BUS390))
      ((salida)(BUS378))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 361 (_component memoria_del_programa )
    (_port
      ((a)(BUS181))
      ((do)(BUS197))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 367 (_component decoder )
    (_port
      ((dato)(BUS197))
      ((funct3)(BUS340))
      ((funct7)(BUS209))
      ((opcode)(BUS328))
      ((rd)(BUS295))
      ((rs1)(BUS307))
      ((rs2)(BUS319))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET408 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET420 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET500 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET516 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET549 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS181 ~std_logic_vector{5~downto~0}~1366 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS197 ~std_logic_vector{31~downto~0}~1368 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS205 ~std_logic_vector{11~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS209 ~std_logic_vector{7~downto~0}~1372 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS295 ~std_logic_vector{4~downto~0}~1374 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS307 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS319 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS328 ~std_logic_vector{6~downto~0}~1376 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS340 ~std_logic_vector{3~downto~0}~1378 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS360 ~std_logic_vector{31~downto~0}~1368 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS386 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS390 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS460 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS492 ~std_logic_vector{3~downto~0}~1378 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_process
      (line__381(_architecture 0 0 381 (_assignment (_simple)(_target(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ls 1 -1
  )
)
V 000051 55 26210         1734221115866 top_prueba
(_unit VHDL (top_prueba 0 25 (top_prueba 0 33 ))
  (_version v32)
  (_time 1734221115866 2024.12.14 18:05:15)
  (_source (\./compile/top_prueba.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734221115847)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component Memoria_de_Datos )
    (_port
      ((a)(BUS294))
      ((clk)(clk))
      ((di)(BUS234))
      ((we)(NET340))
      ((do)(BUS305))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 214 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS202))
      ((a2)(BUS178))
      ((ad)(BUS189))
      ((clk)(clk))
      ((di(31))(NET269))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET259))
      ((do1)(BUS248))
      ((do2)(BUS234))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 257 (_component ALU )
    (_port
      ((alu_op)(BUS325))
      ((op1)(BUS248))
      ((op2)(BUS244))
      ((alu_resultado)(BUS294))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 265 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS222(3)))
      ((funct3(1))(BUS222(2)))
      ((funct3(0))(BUS222(1)))
      ((funct7(6))(BUS161(7)))
      ((funct7(5))(BUS161(6)))
      ((funct7(4))(BUS161(5)))
      ((funct7(3))(BUS161(4)))
      ((funct7(2))(BUS161(3)))
      ((funct7(1))(BUS161(2)))
      ((funct7(0))(BUS161(1)))
      ((opcode)(BUS212))
      ((alu2reg)(NET352))
      ((alu_op)(BUS325))
      ((alu_src)(NET319))
      ((imm_rd)(NET618))
      ((wem)(NET340))
      ((wer)(NET259))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 286 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS138))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 294 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS157))
      ((imm)(BUS251))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 300 (_component mux_reg )
    (_port
      ((alu2reg)(NET352))
      ((operacion_alu)(BUS294))
      ((registro_mem)(BUS305))
      ((salida_reg(31))(NET269))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 339 (_component mux_rd )
    (_port
      ((fun7(6))(BUS161(7)))
      ((fun7(5))(BUS161(6)))
      ((fun7(4))(BUS161(5)))
      ((fun7(3))(BUS161(4)))
      ((fun7(2))(BUS161(3)))
      ((fun7(1))(BUS161(2)))
      ((fun7(0))(BUS161(1)))
      ((imm_rd)(NET619))
      ((rd)(BUS189))
      ((rs2)(BUS178))
      ((salida_rd)(BUS157))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 354 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET319))
      ((banco)(BUS234))
      ((ext)(BUS251))
      ((salida)(BUS244))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 362 (_component memoria_del_programa )
    (_port
      ((a)(BUS138))
      ((do)(BUS152))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 368 (_component decoder )
    (_port
      ((dato)(BUS152))
      ((funct3)(BUS222))
      ((funct7)(BUS161))
      ((opcode)(BUS212))
      ((rd)(BUS189))
      ((rs1)(BUS202))
      ((rs2)(BUS178))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET259 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET269 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET319 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET340 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET352 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET618 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NET619 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS138 ~std_logic_vector{5~downto~0}~1366 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS152 ~std_logic_vector{31~downto~0}~1368 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS157 ~std_logic_vector{11~downto~0}~1370 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS161 ~std_logic_vector{7~downto~0}~1372 0 151 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS178 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS189 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_signal (_internal BUS202 ~std_logic_vector{4~downto~0}~1374 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS212 ~std_logic_vector{6~downto~0}~1376 0 155 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS222 ~std_logic_vector{3~downto~0}~1378 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS234 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS244 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS248 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS251 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS294 ~std_logic_vector{31~downto~0}~1368 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS305 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal BUS325 ~std_logic_vector{3~downto~0}~1378 0 163 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 199 (_architecture (_uni ))))
    (_process
      (line__382(_architecture 0 0 382 (_assignment (_simple)(_target(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . top_prueba 1 -1
  )
)
V 000043 55 26080         1734221522721 ls
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1734221522722 2024.12.14 18:12:02)
  (_source (\./compile/ls.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219377417)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 204 (_component Memoria_de_Datos )
    (_port
      ((a)(BUS530))
      ((clk)(clk))
      ((di)(BUS360))
      ((we)(NET516))
      ((do)(BUS460))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 213 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS307))
      ((a2)(BUS319))
      ((ad)(BUS295))
      ((clk)(clk))
      ((di(31))(NET420))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET408))
      ((do1)(BUS386))
      ((do2)(BUS360))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 256 (_component ALU )
    (_port
      ((alu_op)(BUS492))
      ((op1)(BUS386))
      ((op2)(BUS378))
      ((alu_resultado)(BUS530))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 264 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS340(3)))
      ((funct3(1))(BUS340(2)))
      ((funct3(0))(BUS340(1)))
      ((funct7(6))(BUS209(7)))
      ((funct7(5))(BUS209(6)))
      ((funct7(4))(BUS209(5)))
      ((funct7(3))(BUS209(4)))
      ((funct7(2))(BUS209(3)))
      ((funct7(1))(BUS209(2)))
      ((funct7(0))(BUS209(1)))
      ((opcode)(BUS328))
      ((alu2reg)(NET549))
      ((alu_op)(BUS492))
      ((alu_src)(NET484))
      ((imm_rd)(NET500))
      ((wem)(NET516))
      ((wer)(NET408))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 285 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS181))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 293 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS205))
      ((imm)(BUS390))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 299 (_component mux_reg )
    (_port
      ((alu2reg)(NET549))
      ((operacion_alu)(BUS530))
      ((registro_mem)(BUS460))
      ((salida_reg(31))(NET420))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 338 (_component mux_rd )
    (_port
      ((fun7(6))(BUS209(7)))
      ((fun7(5))(BUS209(6)))
      ((fun7(4))(BUS209(5)))
      ((fun7(3))(BUS209(4)))
      ((fun7(2))(BUS209(3)))
      ((fun7(1))(BUS209(2)))
      ((fun7(0))(BUS209(1)))
      ((imm_rd)(NET500))
      ((rd)(BUS295))
      ((rs2)(BUS319))
      ((salida_rd)(BUS205))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 353 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET484))
      ((banco)(BUS360))
      ((ext)(BUS390))
      ((salida)(BUS378))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 361 (_component memoria_del_programa )
    (_port
      ((a)(BUS181))
      ((do)(BUS197))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 367 (_component decoder )
    (_port
      ((dato)(BUS197))
      ((funct3)(BUS340))
      ((funct7)(BUS209))
      ((opcode)(BUS328))
      ((rd)(BUS295))
      ((rs1)(BUS307))
      ((rs2)(BUS319))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET408 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET420 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET500 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET516 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET549 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS181 ~std_logic_vector{5~downto~0}~1366 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS197 ~std_logic_vector{31~downto~0}~1368 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS205 ~std_logic_vector{11~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS209 ~std_logic_vector{7~downto~0}~1372 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS295 ~std_logic_vector{4~downto~0}~1374 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS307 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS319 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS328 ~std_logic_vector{6~downto~0}~1376 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS340 ~std_logic_vector{3~downto~0}~1378 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS360 ~std_logic_vector{31~downto~0}~1368 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS386 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS390 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS460 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS492 ~std_logic_vector{3~downto~0}~1378 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_process
      (line__381(_architecture 0 0 381 (_assignment (_simple)(_target(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ls 1 -1
  )
)
V 000051 55 9817          1734222366885 Behavioral
(_unit VHDL (memoria_de_datos 0 5 (behavioral 0 15 ))
  (_version v32)
  (_time 1734222366886 2024.12.14 18:26:06)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734222366874)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 21 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~135 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(2(d_4_0))(3)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(4))(_sensitivity(5)(2(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (5)
  )
  (_model . Behavioral 2 -1
  )
)
V 000043 55 26080         1734222412547 ls
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1734222412547 2024.12.14 18:26:52)
  (_source (\./compile/ls.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1734219377417)
    (_use )
  )
  (_component
    (Memoria_de_Datos
      (_object
        (_port (_internal a ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1332 0 80 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1360 0 125 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1364 0 128 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 129 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 132 (_entity (_out ))))
      )
    )
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1356 0 116 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1358 0 119 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1352 0 110 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1354 0 111 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1346 0 103 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1340 0 93 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1342 0 95 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 204 (_component Memoria_de_Datos )
    (_port
      ((a)(BUS530))
      ((clk)(clk))
      ((di)(BUS360))
      ((we)(NET516))
      ((do)(BUS460))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a)(a))
        ((di)(di))
        ((do)(do))
      )
    )
  )
  (_instantiation U10 0 213 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS307))
      ((a2)(BUS319))
      ((ad)(BUS295))
      ((clk)(clk))
      ((di(31))(NET420))
      ((di(30))(Dangling_Input_Signal))
      ((di(29))(Dangling_Input_Signal))
      ((di(28))(Dangling_Input_Signal))
      ((di(27))(Dangling_Input_Signal))
      ((di(26))(Dangling_Input_Signal))
      ((di(25))(Dangling_Input_Signal))
      ((di(24))(Dangling_Input_Signal))
      ((di(23))(Dangling_Input_Signal))
      ((di(22))(Dangling_Input_Signal))
      ((di(21))(Dangling_Input_Signal))
      ((di(20))(Dangling_Input_Signal))
      ((di(19))(Dangling_Input_Signal))
      ((di(18))(Dangling_Input_Signal))
      ((di(17))(Dangling_Input_Signal))
      ((di(16))(Dangling_Input_Signal))
      ((di(15))(Dangling_Input_Signal))
      ((di(14))(Dangling_Input_Signal))
      ((di(13))(Dangling_Input_Signal))
      ((di(12))(Dangling_Input_Signal))
      ((di(11))(Dangling_Input_Signal))
      ((di(10))(Dangling_Input_Signal))
      ((di(9))(Dangling_Input_Signal))
      ((di(8))(Dangling_Input_Signal))
      ((di(7))(Dangling_Input_Signal))
      ((di(6))(Dangling_Input_Signal))
      ((di(5))(Dangling_Input_Signal))
      ((di(4))(Dangling_Input_Signal))
      ((di(3))(Dangling_Input_Signal))
      ((di(2))(Dangling_Input_Signal))
      ((di(1))(Dangling_Input_Signal))
      ((di(0))(Dangling_Input_Signal))
      ((we)(NET408))
      ((do1)(BUS386))
      ((do2)(BUS360))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U11 0 256 (_component ALU )
    (_port
      ((alu_op)(BUS492))
      ((op1)(BUS386))
      ((op2)(BUS378))
      ((alu_resultado)(BUS530))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U2 0 264 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS340(3)))
      ((funct3(1))(BUS340(2)))
      ((funct3(0))(BUS340(1)))
      ((funct7(6))(BUS209(7)))
      ((funct7(5))(BUS209(6)))
      ((funct7(4))(BUS209(5)))
      ((funct7(3))(BUS209(4)))
      ((funct7(2))(BUS209(3)))
      ((funct7(1))(BUS209(2)))
      ((funct7(0))(BUS209(1)))
      ((opcode)(BUS328))
      ((alu2reg)(NET549))
      ((alu_op)(BUS492))
      ((alu_src)(NET484))
      ((imm_rd)(NET500))
      ((wem)(NET516))
      ((wer)(NET408))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
      )
    )
  )
  (_instantiation U3 0 285 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS181))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U4 0 293 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS205))
      ((imm)(BUS390))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U5 0 299 (_component mux_reg )
    (_port
      ((alu2reg)(NET549))
      ((operacion_alu)(BUS530))
      ((registro_mem)(BUS460))
      ((salida_reg(31))(NET420))
      ((salida_reg(30))(DANGLING_U5_salida_reg_30))
      ((salida_reg(29))(DANGLING_U5_salida_reg_29))
      ((salida_reg(28))(DANGLING_U5_salida_reg_28))
      ((salida_reg(27))(DANGLING_U5_salida_reg_27))
      ((salida_reg(26))(DANGLING_U5_salida_reg_26))
      ((salida_reg(25))(DANGLING_U5_salida_reg_25))
      ((salida_reg(24))(DANGLING_U5_salida_reg_24))
      ((salida_reg(23))(DANGLING_U5_salida_reg_23))
      ((salida_reg(22))(DANGLING_U5_salida_reg_22))
      ((salida_reg(21))(DANGLING_U5_salida_reg_21))
      ((salida_reg(20))(DANGLING_U5_salida_reg_20))
      ((salida_reg(19))(DANGLING_U5_salida_reg_19))
      ((salida_reg(18))(DANGLING_U5_salida_reg_18))
      ((salida_reg(17))(DANGLING_U5_salida_reg_17))
      ((salida_reg(16))(DANGLING_U5_salida_reg_16))
      ((salida_reg(15))(DANGLING_U5_salida_reg_15))
      ((salida_reg(14))(DANGLING_U5_salida_reg_14))
      ((salida_reg(13))(DANGLING_U5_salida_reg_13))
      ((salida_reg(12))(DANGLING_U5_salida_reg_12))
      ((salida_reg(11))(DANGLING_U5_salida_reg_11))
      ((salida_reg(10))(DANGLING_U5_salida_reg_10))
      ((salida_reg(9))(DANGLING_U5_salida_reg_9))
      ((salida_reg(8))(DANGLING_U5_salida_reg_8))
      ((salida_reg(7))(DANGLING_U5_salida_reg_7))
      ((salida_reg(6))(DANGLING_U5_salida_reg_6))
      ((salida_reg(5))(DANGLING_U5_salida_reg_5))
      ((salida_reg(4))(DANGLING_U5_salida_reg_4))
      ((salida_reg(3))(DANGLING_U5_salida_reg_3))
      ((salida_reg(2))(DANGLING_U5_salida_reg_2))
      ((salida_reg(1))(DANGLING_U5_salida_reg_1))
      ((salida_reg(0))(DANGLING_U5_salida_reg_0))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U6 0 338 (_component mux_rd )
    (_port
      ((fun7(6))(BUS209(7)))
      ((fun7(5))(BUS209(6)))
      ((fun7(4))(BUS209(5)))
      ((fun7(3))(BUS209(4)))
      ((fun7(2))(BUS209(3)))
      ((fun7(1))(BUS209(2)))
      ((fun7(0))(BUS209(1)))
      ((imm_rd)(NET500))
      ((rd)(BUS295))
      ((rs2)(BUS319))
      ((salida_rd)(BUS205))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 353 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET484))
      ((banco)(BUS360))
      ((ext)(BUS390))
      ((salida)(BUS378))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U8 0 361 (_component memoria_del_programa )
    (_port
      ((a)(BUS181))
      ((do)(BUS197))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U9 0 367 (_component decoder )
    (_port
      ((dato)(BUS197))
      ((funct3)(BUS340))
      ((funct7)(BUS209))
      ((opcode)(BUS328))
      ((rd)(BUS295))
      ((rs1)(BUS307))
      ((rs2)(BUS319))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1340 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1352 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1356 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1360 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET408 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET420 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET484 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET500 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET516 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET549 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1366 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS181 ~std_logic_vector{5~downto~0}~1366 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1368 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS197 ~std_logic_vector{31~downto~0}~1368 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1370 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS205 ~std_logic_vector{11~downto~0}~1370 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1372 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS209 ~std_logic_vector{7~downto~0}~1372 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1374 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS295 ~std_logic_vector{4~downto~0}~1374 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS307 ~std_logic_vector{4~downto~0}~1374 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS319 ~std_logic_vector{4~downto~0}~1374 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1376 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS328 ~std_logic_vector{6~downto~0}~1376 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1378 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS340 ~std_logic_vector{3~downto~0}~1378 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS360 ~std_logic_vector{31~downto~0}~1368 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1368 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS386 ~std_logic_vector{31~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS390 ~std_logic_vector{31~downto~0}~1368 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS460 ~std_logic_vector{31~downto~0}~1368 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS492 ~std_logic_vector{3~downto~0}~1378 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS530 ~std_logic_vector{31~downto~0}~1368 0 162 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_30 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_29 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_28 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_27 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_26 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_25 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_24 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_23 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_22 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_21 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_20 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_19 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_18 ~extieee.std_logic_1164.std_logic 0 180 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_17 ~extieee.std_logic_1164.std_logic 0 181 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_16 ~extieee.std_logic_1164.std_logic 0 182 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_15 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_14 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_13 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_12 ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_11 ~extieee.std_logic_1164.std_logic 0 187 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_10 ~extieee.std_logic_1164.std_logic 0 188 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_9 ~extieee.std_logic_1164.std_logic 0 189 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_8 ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_7 ~extieee.std_logic_1164.std_logic 0 191 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_6 ~extieee.std_logic_1164.std_logic 0 192 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_5 ~extieee.std_logic_1164.std_logic 0 193 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_4 ~extieee.std_logic_1164.std_logic 0 194 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_3 ~extieee.std_logic_1164.std_logic 0 195 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_2 ~extieee.std_logic_1164.std_logic 0 196 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U5_salida_reg_0 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_process
      (line__381(_architecture 0 0 381 (_assignment (_simple)(_target(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ls 1 -1
  )
)
