# FPGA
Some buggy FPGA projects by Verilog
EDA : Vivado 2017.1

***

1. stop_watch

2. Hello_FPGA

3. bad_apple
