$date
	Mon May 29 23:08:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uc_asm_tb $end
$var wire 1 ! pc_next_sel $end
$var wire 1 " pc_adder_sel $end
$var wire 1 # load_pc $end
$var wire 1 $ load_ir $end
$var wire 1 % WE_RF $end
$var wire 1 & WE_MEM $end
$var wire 1 ' ULA_din2_sel $end
$var wire 2 ( RF_din_sel [1:0] $end
$var reg 1 ) clk $end
$var reg 7 * opcode [6:0] $end
$var reg 1 + reset $end
$scope module UUT $end
$var wire 1 ) clk $end
$var wire 7 , opcode [6:0] $end
$var wire 1 + reset $end
$var parameter 3 - DECODE $end
$var parameter 3 . EXECUTE_ADDI $end
$var parameter 3 / EXECUTE_ADDSUB $end
$var parameter 3 0 FETCH $end
$var parameter 3 1 WRITE_BACK $end
$var reg 2 2 RF_din_sel [1:0] $end
$var reg 1 ' ULA_din2_sel $end
$var reg 1 & WE_MEM $end
$var reg 1 % WE_RF $end
$var reg 3 3 current_state [2:0] $end
$var reg 1 $ load_ir $end
$var reg 1 # load_pc $end
$var reg 3 4 next_state [2:0] $end
$var reg 1 " pc_adder_sel $end
$var reg 1 ! pc_next_sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 1
b0 0
b10 /
b11 .
b1 -
$end
#0
$dumpvars
b1 4
b0 3
b0 2
bx ,
1+
bx *
0)
b0 (
0'
1&
0%
1$
1#
x"
0!
$end
#5
1)
#10
0)
b110011 *
b110011 ,
0+
#15
b10 4
0#
0$
b1 3
1)
#20
0)
#25
b100 4
b1 (
b1 2
b10 3
1)
#30
0)
b10011 *
b10011 ,
#35
b0 4
1%
b100 3
1)
#40
0)
#45
b1 4
b0 (
b0 2
0%
1#
1$
b0 3
1)
#50
0)
#55
b11 4
0#
0$
b1 3
1)
#60
0)
#65
b100 4
1'
b1 (
b1 2
b11 3
1)
#70
0)
#75
b0 4
1%
b100 3
1)
#80
0)
#85
b1 4
0'
b0 (
b0 2
0%
1#
1$
b0 3
1)
#90
0)
#95
b11 4
0#
0$
b1 3
1)
#100
0)
#105
b100 4
1'
b1 (
b1 2
b11 3
1)
#110
0)
#115
b0 4
1%
b100 3
1)
#120
0)
#125
b1 4
0'
b0 (
b0 2
0%
1#
1$
b0 3
1)
#130
0)
