// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Delay_audio")
  (DATE "06/16/2016 19:39:10")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1549:1549:1549))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (6267:6267:6267))
        (PORT d[1] (2639:2639:2639) (3025:3025:3025))
        (PORT d[2] (3757:3757:3757) (4356:4356:4356))
        (PORT d[3] (3396:3396:3396) (3931:3931:3931))
        (PORT d[4] (2614:2614:2614) (3007:3007:3007))
        (PORT d[5] (3109:3109:3109) (3573:3573:3573))
        (PORT d[6] (3351:3351:3351) (3828:3828:3828))
        (PORT d[7] (2050:2050:2050) (2339:2339:2339))
        (PORT d[8] (2144:2144:2144) (2529:2529:2529))
        (PORT d[9] (2725:2725:2725) (3109:3109:3109))
        (PORT d[10] (3335:3335:3335) (3858:3858:3858))
        (PORT d[11] (2079:2079:2079) (2385:2385:2385))
        (PORT d[12] (2037:2037:2037) (2317:2317:2317))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2897:2897:2897))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (2852:2852:2852) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2398:2398:2398))
        (PORT d[1] (2032:2032:2032) (2361:2361:2361))
        (PORT d[2] (1652:1652:1652) (1924:1924:1924))
        (PORT d[3] (2579:2579:2579) (3009:3009:3009))
        (PORT d[4] (1533:1533:1533) (1727:1727:1727))
        (PORT d[5] (1895:1895:1895) (2231:2231:2231))
        (PORT d[6] (1513:1513:1513) (1690:1690:1690))
        (PORT d[7] (1480:1480:1480) (1662:1662:1662))
        (PORT d[8] (1541:1541:1541) (1804:1804:1804))
        (PORT d[9] (2172:2172:2172) (2496:2496:2496))
        (PORT d[10] (2290:2290:2290) (2617:2617:2617))
        (PORT d[11] (1914:1914:1914) (2224:2224:2224))
        (PORT d[12] (1518:1518:1518) (1727:1727:1727))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT ena (2708:2708:2708) (3041:3041:3041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (2708:2708:2708) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1396:1396:1396))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5517:5517:5517) (6451:6451:6451))
        (PORT d[1] (2658:2658:2658) (3050:3050:3050))
        (PORT d[2] (3765:3765:3765) (4366:4366:4366))
        (PORT d[3] (3590:3590:3590) (4160:4160:4160))
        (PORT d[4] (2847:2847:2847) (3286:3286:3286))
        (PORT d[5] (3277:3277:3277) (3761:3761:3761))
        (PORT d[6] (3299:3299:3299) (3771:3771:3771))
        (PORT d[7] (2029:2029:2029) (2310:2310:2310))
        (PORT d[8] (2331:2331:2331) (2740:2740:2740))
        (PORT d[9] (2905:2905:2905) (3316:3316:3316))
        (PORT d[10] (3371:3371:3371) (3906:3906:3906))
        (PORT d[11] (1882:1882:1882) (2153:2153:2153))
        (PORT d[12] (2480:2480:2480) (2842:2842:2842))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2810:2810:2810))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (2728:2728:2728) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2591:2591:2591))
        (PORT d[1] (2200:2200:2200) (2553:2553:2553))
        (PORT d[2] (1177:1177:1177) (1399:1399:1399))
        (PORT d[3] (2435:2435:2435) (2845:2845:2845))
        (PORT d[4] (1483:1483:1483) (1667:1667:1667))
        (PORT d[5] (2100:2100:2100) (2469:2469:2469))
        (PORT d[6] (1520:1520:1520) (1705:1705:1705))
        (PORT d[7] (1308:1308:1308) (1467:1467:1467))
        (PORT d[8] (1840:1840:1840) (2134:2134:2134))
        (PORT d[9] (1686:1686:1686) (1955:1955:1955))
        (PORT d[10] (2315:2315:2315) (2645:2645:2645))
        (PORT d[11] (1922:1922:1922) (2233:2233:2233))
        (PORT d[12] (1767:1767:1767) (2050:2050:2050))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (PORT ena (2879:2879:2879) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (PORT d[0] (2879:2879:2879) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1417:1417:1417))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (6473:6473:6473))
        (PORT d[1] (2840:2840:2840) (3261:3261:3261))
        (PORT d[2] (3938:3938:3938) (4559:4559:4559))
        (PORT d[3] (3179:3179:3179) (3685:3685:3685))
        (PORT d[4] (2847:2847:2847) (3282:3282:3282))
        (PORT d[5] (3283:3283:3283) (3767:3767:3767))
        (PORT d[6] (3475:3475:3475) (3975:3975:3975))
        (PORT d[7] (1873:1873:1873) (2136:2136:2136))
        (PORT d[8] (2322:2322:2322) (2732:2732:2732))
        (PORT d[9] (2994:2994:2994) (3413:3413:3413))
        (PORT d[10] (3528:3528:3528) (4081:4081:4081))
        (PORT d[11] (1890:1890:1890) (2163:2163:2163))
        (PORT d[12] (2487:2487:2487) (2850:2850:2850))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2992:2992:2992))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2919:2919:2919) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2599:2599:2599))
        (PORT d[1] (2207:2207:2207) (2561:2561:2561))
        (PORT d[2] (1187:1187:1187) (1411:1411:1411))
        (PORT d[3] (2627:2627:2627) (3066:3066:3066))
        (PORT d[4] (1334:1334:1334) (1498:1498:1498))
        (PORT d[5] (2064:2064:2064) (2420:2420:2420))
        (PORT d[6] (1359:1359:1359) (1527:1527:1527))
        (PORT d[7] (1444:1444:1444) (1623:1623:1623))
        (PORT d[8] (1982:1982:1982) (2288:2288:2288))
        (PORT d[9] (1857:1857:1857) (2144:2144:2144))
        (PORT d[10] (2472:2472:2472) (2822:2822:2822))
        (PORT d[11] (2093:2093:2093) (2427:2427:2427))
        (PORT d[12] (1775:1775:1775) (2060:2060:2060))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (3046:3046:3046) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (3046:3046:3046) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1333:1333:1333))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5842:5842:5842) (6819:6819:6819))
        (PORT d[1] (3015:3015:3015) (3461:3461:3461))
        (PORT d[2] (3224:3224:3224) (3727:3727:3727))
        (PORT d[3] (3765:3765:3765) (4357:4357:4357))
        (PORT d[4] (2871:2871:2871) (3312:3312:3312))
        (PORT d[5] (2508:2508:2508) (2886:2886:2886))
        (PORT d[6] (3670:3670:3670) (4202:4202:4202))
        (PORT d[7] (1854:1854:1854) (2115:2115:2115))
        (PORT d[8] (2504:2504:2504) (2937:2937:2937))
        (PORT d[9] (3091:3091:3091) (3521:3521:3521))
        (PORT d[10] (3708:3708:3708) (4285:4285:4285))
        (PORT d[11] (1704:1704:1704) (1948:1948:1948))
        (PORT d[12] (1858:1858:1858) (2119:2119:2119))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1715:1715:1715))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (1809:1809:1809) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2194:2194:2194))
        (PORT d[1] (2390:2390:2390) (2767:2767:2767))
        (PORT d[2] (1376:1376:1376) (1630:1630:1630))
        (PORT d[3] (1983:1983:1983) (2318:2318:2318))
        (PORT d[4] (1876:1876:1876) (2113:2113:2113))
        (PORT d[5] (2121:2121:2121) (2455:2455:2455))
        (PORT d[6] (1349:1349:1349) (1516:1516:1516))
        (PORT d[7] (1301:1301:1301) (1463:1463:1463))
        (PORT d[8] (2010:2010:2010) (2322:2322:2322))
        (PORT d[9] (2046:2046:2046) (2365:2365:2365))
        (PORT d[10] (2481:2481:2481) (2830:2830:2830))
        (PORT d[11] (2833:2833:2833) (3267:3267:3267))
        (PORT d[12] (1946:1946:1946) (2252:2252:2252))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT ena (3229:3229:3229) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (3229:3229:3229) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1434:1434:1434))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (6662:6662:6662))
        (PORT d[1] (1862:1862:1862) (2163:2163:2163))
        (PORT d[2] (3944:3944:3944) (4566:4566:4566))
        (PORT d[3] (3783:3783:3783) (4384:4384:4384))
        (PORT d[4] (2887:2887:2887) (3333:3333:3333))
        (PORT d[5] (2550:2550:2550) (2935:2935:2935))
        (PORT d[6] (3498:3498:3498) (4007:4007:4007))
        (PORT d[7] (1853:1853:1853) (2109:2109:2109))
        (PORT d[8] (1624:1624:1624) (1903:1903:1903))
        (PORT d[9] (3091:3091:3091) (3525:3525:3525))
        (PORT d[10] (3548:3548:3548) (4108:4108:4108))
        (PORT d[11] (2055:2055:2055) (2349:2349:2349))
        (PORT d[12] (1847:1847:1847) (2100:2100:2100))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1938:1938:1938))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (2055:2055:2055) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2186:2186:2186))
        (PORT d[1] (2400:2400:2400) (2781:2781:2781))
        (PORT d[2] (1374:1374:1374) (1627:1627:1627))
        (PORT d[3] (1810:1810:1810) (2119:2119:2119))
        (PORT d[4] (1883:1883:1883) (2121:2121:2121))
        (PORT d[5] (2132:2132:2132) (2467:2467:2467))
        (PORT d[6] (1173:1173:1173) (1312:1312:1312))
        (PORT d[7] (1128:1128:1128) (1264:1264:1264))
        (PORT d[8] (1742:1742:1742) (2041:2041:2041))
        (PORT d[9] (2120:2120:2120) (2462:2462:2462))
        (PORT d[10] (2480:2480:2480) (2830:2830:2830))
        (PORT d[11] (2264:2264:2264) (2622:2622:2622))
        (PORT d[12] (2151:2151:2151) (2485:2485:2485))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT ena (3042:3042:3042) (3416:3416:3416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (3042:3042:3042) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1446:1446:1446))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (6436:6436:6436))
        (PORT d[1] (2635:2635:2635) (3022:3022:3022))
        (PORT d[2] (3754:3754:3754) (4356:4356:4356))
        (PORT d[3] (3396:3396:3396) (3932:3932:3932))
        (PORT d[4] (2883:2883:2883) (3320:3320:3320))
        (PORT d[5] (3089:3089:3089) (3546:3546:3546))
        (PORT d[6] (3359:3359:3359) (3838:3838:3838))
        (PORT d[7] (2218:2218:2218) (2532:2532:2532))
        (PORT d[8] (2154:2154:2154) (2538:2538:2538))
        (PORT d[9] (2806:2806:2806) (3203:3203:3203))
        (PORT d[10] (3194:3194:3194) (3704:3704:3704))
        (PORT d[11] (2081:2081:2081) (2386:2386:2386))
        (PORT d[12] (2483:2483:2483) (2842:2842:2842))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (3092:3092:3092))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (2978:2978:2978) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2401:2401:2401))
        (PORT d[1] (2014:2014:2014) (2338:2338:2338))
        (PORT d[2] (1651:1651:1651) (1923:1923:1923))
        (PORT d[3] (2241:2241:2241) (2619:2619:2619))
        (PORT d[4] (1544:1544:1544) (1741:1741:1741))
        (PORT d[5] (1918:1918:1918) (2261:2261:2261))
        (PORT d[6] (1677:1677:1677) (1876:1876:1876))
        (PORT d[7] (1481:1481:1481) (1663:1663:1663))
        (PORT d[8] (1696:1696:1696) (1970:1970:1970))
        (PORT d[9] (1514:1514:1514) (1756:1756:1756))
        (PORT d[10] (2146:2146:2146) (2455:2455:2455))
        (PORT d[11] (1914:1914:1914) (2228:2228:2228))
        (PORT d[12] (1664:1664:1664) (1887:1887:1887))
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT ena (2696:2696:2696) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT d[0] (2696:2696:2696) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (747:747:747) (867:867:867))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (4214:4214:4214))
        (PORT d[1] (1358:1358:1358) (1561:1561:1561))
        (PORT d[2] (1364:1364:1364) (1582:1582:1582))
        (PORT d[3] (2210:2210:2210) (2524:2524:2524))
        (PORT d[4] (1318:1318:1318) (1517:1517:1517))
        (PORT d[5] (1503:1503:1503) (1733:1733:1733))
        (PORT d[6] (2219:2219:2219) (2524:2524:2524))
        (PORT d[7] (2902:2902:2902) (3300:3300:3300))
        (PORT d[8] (1542:1542:1542) (1823:1823:1823))
        (PORT d[9] (2563:2563:2563) (2924:2924:2924))
        (PORT d[10] (2338:2338:2338) (2673:2673:2673))
        (PORT d[11] (1141:1141:1141) (1323:1323:1323))
        (PORT d[12] (1329:1329:1329) (1538:1538:1538))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1421:1421:1421))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (PORT d[0] (1569:1569:1569) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2776:2776:2776))
        (PORT d[1] (3238:3238:3238) (3767:3767:3767))
        (PORT d[2] (1696:1696:1696) (1929:1929:1929))
        (PORT d[3] (1743:1743:1743) (1991:1991:1991))
        (PORT d[4] (3201:3201:3201) (3730:3730:3730))
        (PORT d[5] (1353:1353:1353) (1588:1588:1588))
        (PORT d[6] (1670:1670:1670) (1906:1906:1906))
        (PORT d[7] (1805:1805:1805) (2128:2128:2128))
        (PORT d[8] (4831:4831:4831) (5502:5502:5502))
        (PORT d[9] (1789:1789:1789) (2096:2096:2096))
        (PORT d[10] (4611:4611:4611) (5312:5312:5312))
        (PORT d[11] (4709:4709:4709) (5357:5357:5357))
        (PORT d[12] (2192:2192:2192) (2542:2542:2542))
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT ena (1800:1800:1800) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT d[0] (1800:1800:1800) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (583:583:583) (688:688:688))
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3859:3859:3859))
        (PORT d[1] (1018:1018:1018) (1183:1183:1183))
        (PORT d[2] (1017:1017:1017) (1176:1176:1176))
        (PORT d[3] (1327:1327:1327) (1527:1527:1527))
        (PORT d[4] (1003:1003:1003) (1166:1166:1166))
        (PORT d[5] (1005:1005:1005) (1167:1167:1167))
        (PORT d[6] (2445:2445:2445) (2790:2790:2790))
        (PORT d[7] (1152:1152:1152) (1332:1332:1332))
        (PORT d[8] (1881:1881:1881) (2207:2207:2207))
        (PORT d[9] (1495:1495:1495) (1707:1707:1707))
        (PORT d[10] (1128:1128:1128) (1296:1296:1296))
        (PORT d[11] (1299:1299:1299) (1504:1504:1504))
        (PORT d[12] (963:963:963) (1110:1110:1110))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1321:1321:1321))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (PORT d[0] (1486:1486:1486) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2524:2524:2524))
        (PORT d[1] (2911:2911:2911) (3398:3398:3398))
        (PORT d[2] (1860:1860:1860) (2114:2114:2114))
        (PORT d[3] (4131:4131:4131) (4711:4711:4711))
        (PORT d[4] (3027:3027:3027) (3525:3525:3525))
        (PORT d[5] (2907:2907:2907) (3392:3392:3392))
        (PORT d[6] (1855:1855:1855) (2118:2118:2118))
        (PORT d[7] (3514:3514:3514) (4113:4113:4113))
        (PORT d[8] (4492:4492:4492) (5117:5117:5117))
        (PORT d[9] (4615:4615:4615) (5284:5284:5284))
        (PORT d[10] (4425:4425:4425) (5098:5098:5098))
        (PORT d[11] (4526:4526:4526) (5152:5152:5152))
        (PORT d[12] (4833:4833:4833) (5534:5534:5534))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT ena (1520:1520:1520) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (1520:1520:1520) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1165:1165:1165))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (4634:4634:4634))
        (PORT d[1] (1909:1909:1909) (2196:2196:2196))
        (PORT d[2] (1906:1906:1906) (2201:2201:2201))
        (PORT d[3] (2127:2127:2127) (2416:2416:2416))
        (PORT d[4] (1841:1841:1841) (2109:2109:2109))
        (PORT d[5] (2356:2356:2356) (2695:2695:2695))
        (PORT d[6] (3464:3464:3464) (3952:3952:3952))
        (PORT d[7] (2183:2183:2183) (2481:2481:2481))
        (PORT d[8] (1497:1497:1497) (1758:1758:1758))
        (PORT d[9] (2864:2864:2864) (3277:3277:3277))
        (PORT d[10] (2133:2133:2133) (2430:2430:2430))
        (PORT d[11] (2293:2293:2293) (2678:2678:2678))
        (PORT d[12] (2303:2303:2303) (2630:2630:2630))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2069:2069:2069))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT d[0] (2108:2108:2108) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1386:1386:1386))
        (PORT d[1] (1621:1621:1621) (1855:1855:1855))
        (PORT d[2] (2248:2248:2248) (2559:2559:2559))
        (PORT d[3] (1932:1932:1932) (2200:2200:2200))
        (PORT d[4] (825:825:825) (941:941:941))
        (PORT d[5] (2079:2079:2079) (2428:2428:2428))
        (PORT d[6] (2040:2040:2040) (2326:2326:2326))
        (PORT d[7] (933:933:933) (1058:1058:1058))
        (PORT d[8] (1628:1628:1628) (1869:1869:1869))
        (PORT d[9] (1718:1718:1718) (1973:1973:1973))
        (PORT d[10] (2045:2045:2045) (2387:2387:2387))
        (PORT d[11] (1995:1995:1995) (2269:2269:2269))
        (PORT d[12] (1644:1644:1644) (1890:1890:1890))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT ena (2168:2168:2168) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (2168:2168:2168) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1239:1239:1239))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5273:5273:5273) (6155:6155:6155))
        (PORT d[1] (2244:2244:2244) (2566:2566:2566))
        (PORT d[2] (2281:2281:2281) (2631:2631:2631))
        (PORT d[3] (3616:3616:3616) (4200:4200:4200))
        (PORT d[4] (2657:2657:2657) (3076:3076:3076))
        (PORT d[5] (2158:2158:2158) (2461:2461:2461))
        (PORT d[6] (3261:3261:3261) (3718:3718:3718))
        (PORT d[7] (5211:5211:5211) (6093:6093:6093))
        (PORT d[8] (2118:2118:2118) (2490:2490:2490))
        (PORT d[9] (3136:3136:3136) (3583:3583:3583))
        (PORT d[10] (3169:3169:3169) (3664:3664:3664))
        (PORT d[11] (2896:2896:2896) (3368:3368:3368))
        (PORT d[12] (2881:2881:2881) (3294:3294:3294))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1675:1675:1675))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (1743:1743:1743) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1883:1883:1883))
        (PORT d[1] (1096:1096:1096) (1251:1251:1251))
        (PORT d[2] (1444:1444:1444) (1690:1690:1690))
        (PORT d[3] (1782:1782:1782) (2079:2079:2079))
        (PORT d[4] (1002:1002:1002) (1143:1143:1143))
        (PORT d[5] (2091:2091:2091) (2453:2453:2453))
        (PORT d[6] (1152:1152:1152) (1317:1317:1317))
        (PORT d[7] (2928:2928:2928) (3444:3444:3444))
        (PORT d[8] (1154:1154:1154) (1337:1337:1337))
        (PORT d[9] (1133:1133:1133) (1294:1294:1294))
        (PORT d[10] (2009:2009:2009) (2284:2284:2284))
        (PORT d[11] (2105:2105:2105) (2436:2436:2436))
        (PORT d[12] (1257:1257:1257) (1450:1450:1450))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (2188:2188:2188) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2188:2188:2188) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1298:1298:1298))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2745:2745:2745))
        (PORT d[1] (2965:2965:2965) (3461:3461:3461))
        (PORT d[2] (2492:2492:2492) (2909:2909:2909))
        (PORT d[3] (2736:2736:2736) (3163:3163:3163))
        (PORT d[4] (1889:1889:1889) (2179:2179:2179))
        (PORT d[5] (3914:3914:3914) (4523:4523:4523))
        (PORT d[6] (1530:1530:1530) (1774:1774:1774))
        (PORT d[7] (2526:2526:2526) (2906:2906:2906))
        (PORT d[8] (1750:1750:1750) (1999:1999:1999))
        (PORT d[9] (2147:2147:2147) (2433:2433:2433))
        (PORT d[10] (1808:1808:1808) (2065:2065:2065))
        (PORT d[11] (3121:3121:3121) (3663:3663:3663))
        (PORT d[12] (1771:1771:1771) (2021:2021:2021))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2021:2021:2021))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (2133:2133:2133) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3489:3489:3489))
        (PORT d[1] (3848:3848:3848) (4453:4453:4453))
        (PORT d[2] (3000:3000:3000) (3391:3391:3391))
        (PORT d[3] (4100:4100:4100) (4702:4702:4702))
        (PORT d[4] (4027:4027:4027) (4564:4564:4564))
        (PORT d[5] (1961:1961:1961) (2297:2297:2297))
        (PORT d[6] (3891:3891:3891) (4420:4420:4420))
        (PORT d[7] (2642:2642:2642) (3130:3130:3130))
        (PORT d[8] (3219:3219:3219) (3672:3672:3672))
        (PORT d[9] (4382:4382:4382) (5083:5083:5083))
        (PORT d[10] (3790:3790:3790) (4362:4362:4362))
        (PORT d[11] (3255:3255:3255) (3698:3698:3698))
        (PORT d[12] (3344:3344:3344) (3828:3828:3828))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2014:2014:2014) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2014:2014:2014) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1526:1526:1526))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2765:2765:2765))
        (PORT d[1] (3117:3117:3117) (3632:3632:3632))
        (PORT d[2] (2549:2549:2549) (2958:2958:2958))
        (PORT d[3] (3465:3465:3465) (4008:4008:4008))
        (PORT d[4] (2461:2461:2461) (2840:2840:2840))
        (PORT d[5] (3557:3557:3557) (4101:4101:4101))
        (PORT d[6] (3879:3879:3879) (4445:4445:4445))
        (PORT d[7] (2165:2165:2165) (2471:2471:2471))
        (PORT d[8] (2784:2784:2784) (3179:3179:3179))
        (PORT d[9] (2152:2152:2152) (2452:2452:2452))
        (PORT d[10] (2491:2491:2491) (2830:2830:2830))
        (PORT d[11] (3081:3081:3081) (3610:3610:3610))
        (PORT d[12] (2457:2457:2457) (2791:2791:2791))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2091:2091:2091))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1994:1994:1994) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4809:4809:4809))
        (PORT d[1] (3213:3213:3213) (3726:3726:3726))
        (PORT d[2] (4244:4244:4244) (4853:4853:4853))
        (PORT d[3] (4300:4300:4300) (4933:4933:4933))
        (PORT d[4] (4023:4023:4023) (4568:4568:4568))
        (PORT d[5] (2195:2195:2195) (2582:2582:2582))
        (PORT d[6] (2918:2918:2918) (3313:3313:3313))
        (PORT d[7] (2670:2670:2670) (3155:3155:3155))
        (PORT d[8] (2992:2992:2992) (3428:3428:3428))
        (PORT d[9] (2879:2879:2879) (3347:3347:3347))
        (PORT d[10] (3098:3098:3098) (3559:3559:3559))
        (PORT d[11] (3083:3083:3083) (3511:3511:3511))
        (PORT d[12] (2879:2879:2879) (3298:3298:3298))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (2240:2240:2240) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (2240:2240:2240) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1293:1293:1293))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2021:2021:2021))
        (PORT d[1] (2801:2801:2801) (3270:3270:3270))
        (PORT d[2] (2678:2678:2678) (3132:3132:3132))
        (PORT d[3] (2743:2743:2743) (3174:3174:3174))
        (PORT d[4] (1721:1721:1721) (1979:1979:1979))
        (PORT d[5] (3933:3933:3933) (4546:4546:4546))
        (PORT d[6] (1511:1511:1511) (1749:1749:1749))
        (PORT d[7] (2326:2326:2326) (2676:2676:2676))
        (PORT d[8] (1609:1609:1609) (1840:1840:1840))
        (PORT d[9] (2141:2141:2141) (2427:2427:2427))
        (PORT d[10] (1909:1909:1909) (2170:2170:2170))
        (PORT d[11] (3063:3063:3063) (3592:3592:3592))
        (PORT d[12] (1623:1623:1623) (1851:1851:1851))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1951:1951:1951))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (2049:2049:2049) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3381:3381:3381))
        (PORT d[1] (3875:3875:3875) (4495:4495:4495))
        (PORT d[2] (2982:2982:2982) (3370:3370:3370))
        (PORT d[3] (3156:3156:3156) (3576:3576:3576))
        (PORT d[4] (4322:4322:4322) (4907:4907:4907))
        (PORT d[5] (2069:2069:2069) (2414:2414:2414))
        (PORT d[6] (3914:3914:3914) (4447:4447:4447))
        (PORT d[7] (2598:2598:2598) (3066:3066:3066))
        (PORT d[8] (3215:3215:3215) (3670:3670:3670))
        (PORT d[9] (3367:3367:3367) (3877:3877:3877))
        (PORT d[10] (3941:3941:3941) (4533:4533:4533))
        (PORT d[11] (3363:3363:3363) (3822:3822:3822))
        (PORT d[12] (3650:3650:3650) (4171:4171:4171))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT ena (2037:2037:2037) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT d[0] (2037:2037:2037) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1326:1326:1326))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (3014:3014:3014))
        (PORT d[1] (1877:1877:1877) (2167:2167:2167))
        (PORT d[2] (2038:2038:2038) (2385:2385:2385))
        (PORT d[3] (3926:3926:3926) (4554:4554:4554))
        (PORT d[4] (2836:2836:2836) (3281:3281:3281))
        (PORT d[5] (4074:4074:4074) (4688:4688:4688))
        (PORT d[6] (4050:4050:4050) (4645:4645:4645))
        (PORT d[7] (2328:2328:2328) (2662:2662:2662))
        (PORT d[8] (2675:2675:2675) (3053:3053:3053))
        (PORT d[9] (2352:2352:2352) (2692:2692:2692))
        (PORT d[10] (2387:2387:2387) (2717:2717:2717))
        (PORT d[11] (3613:3613:3613) (4220:4220:4220))
        (PORT d[12] (3008:3008:3008) (3429:3429:3429))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3147:3147:3147))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2856:2856:2856) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3523:3523:3523))
        (PORT d[1] (2463:2463:2463) (2861:2861:2861))
        (PORT d[2] (2590:2590:2590) (2936:2936:2936))
        (PORT d[3] (2328:2328:2328) (2666:2666:2666))
        (PORT d[4] (4628:4628:4628) (5270:5270:5270))
        (PORT d[5] (2563:2563:2563) (3005:3005:3005))
        (PORT d[6] (2411:2411:2411) (2746:2746:2746))
        (PORT d[7] (2437:2437:2437) (2887:2887:2887))
        (PORT d[8] (2208:2208:2208) (2543:2543:2543))
        (PORT d[9] (2635:2635:2635) (3063:3063:3063))
        (PORT d[10] (2312:2312:2312) (2668:2668:2668))
        (PORT d[11] (2750:2750:2750) (3132:3132:3132))
        (PORT d[12] (2435:2435:2435) (2805:2805:2805))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT ena (2775:2775:2775) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (2775:2775:2775) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1514:1514:1514))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (3036:3036:3036))
        (PORT d[1] (2210:2210:2210) (2542:2542:2542))
        (PORT d[2] (2559:2559:2559) (2978:2978:2978))
        (PORT d[3] (3728:3728:3728) (4326:4326:4326))
        (PORT d[4] (2668:2668:2668) (3092:3092:3092))
        (PORT d[5] (3902:3902:3902) (4492:4492:4492))
        (PORT d[6] (4042:4042:4042) (4640:4640:4640))
        (PORT d[7] (2150:2150:2150) (2456:2456:2456))
        (PORT d[8] (2497:2497:2497) (2848:2848:2848))
        (PORT d[9] (2354:2354:2354) (2693:2693:2693))
        (PORT d[10] (2367:2367:2367) (2698:2698:2698))
        (PORT d[11] (3245:3245:3245) (3798:3798:3798))
        (PORT d[12] (2824:2824:2824) (3214:3214:3214))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2980:2980:2980))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2932:2932:2932) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3321:3321:3321))
        (PORT d[1] (2630:2630:2630) (3045:3045:3045))
        (PORT d[2] (4606:4606:4606) (5263:5263:5263))
        (PORT d[3] (2502:2502:2502) (2859:2859:2859))
        (PORT d[4] (4430:4430:4430) (5043:5043:5043))
        (PORT d[5] (2574:2574:2574) (3018:3018:3018))
        (PORT d[6] (2914:2914:2914) (3312:3312:3312))
        (PORT d[7] (2474:2474:2474) (2924:2924:2924))
        (PORT d[8] (2368:2368:2368) (2720:2720:2720))
        (PORT d[9] (2507:2507:2507) (2919:2919:2919))
        (PORT d[10] (2494:2494:2494) (2877:2877:2877))
        (PORT d[11] (2573:2573:2573) (2930:2930:2930))
        (PORT d[12] (2808:2808:2808) (3280:3280:3280))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2774:2774:2774) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2774:2774:2774) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1522:1522:1522))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2805:2805:2805))
        (PORT d[1] (2229:2229:2229) (2564:2564:2564))
        (PORT d[2] (2401:2401:2401) (2805:2805:2805))
        (PORT d[3] (3406:3406:3406) (3969:3969:3969))
        (PORT d[4] (2483:2483:2483) (2880:2880:2880))
        (PORT d[5] (3722:3722:3722) (4289:4289:4289))
        (PORT d[6] (4043:4043:4043) (4636:4636:4636))
        (PORT d[7] (1944:1944:1944) (2213:2213:2213))
        (PORT d[8] (2313:2313:2313) (2638:2638:2638))
        (PORT d[9] (2328:2328:2328) (2660:2660:2660))
        (PORT d[10] (2328:2328:2328) (2644:2644:2644))
        (PORT d[11] (3076:3076:3076) (3605:3605:3605))
        (PORT d[12] (2642:2642:2642) (3006:3006:3006))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2538:2538:2538))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (2393:2393:2393) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (3116:3116:3116))
        (PORT d[1] (2821:2821:2821) (3264:3264:3264))
        (PORT d[2] (4586:4586:4586) (5241:5241:5241))
        (PORT d[3] (2693:2693:2693) (3083:3083:3083))
        (PORT d[4] (4408:4408:4408) (5017:5017:5017))
        (PORT d[5] (2398:2398:2398) (2817:2817:2817))
        (PORT d[6] (2944:2944:2944) (3360:3360:3360))
        (PORT d[7] (2661:2661:2661) (3145:3145:3145))
        (PORT d[8] (3001:3001:3001) (3435:3435:3435))
        (PORT d[9] (2687:2687:2687) (3126:3126:3126))
        (PORT d[10] (2810:2810:2810) (3236:3236:3236))
        (PORT d[11] (2734:2734:2734) (3103:3103:3103))
        (PORT d[12] (2637:2637:2637) (3081:3081:3081))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (2213:2213:2213) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (2213:2213:2213) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1284:1284:1284))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1808:1808:1808))
        (PORT d[1] (3414:3414:3414) (3964:3964:3964))
        (PORT d[2] (2861:2861:2861) (3337:3337:3337))
        (PORT d[3] (1523:1523:1523) (1744:1744:1744))
        (PORT d[4] (1494:1494:1494) (1705:1705:1705))
        (PORT d[5] (4098:4098:4098) (4731:4731:4731))
        (PORT d[6] (1538:1538:1538) (1786:1786:1786))
        (PORT d[7] (1566:1566:1566) (1798:1798:1798))
        (PORT d[8] (1616:1616:1616) (1849:1849:1849))
        (PORT d[9] (2357:2357:2357) (2678:2678:2678))
        (PORT d[10] (2249:2249:2249) (2553:2553:2553))
        (PORT d[11] (1823:1823:1823) (2116:2116:2116))
        (PORT d[12] (1776:1776:1776) (2019:2019:2019))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1706:1706:1706))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1838:1838:1838) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3476:3476:3476))
        (PORT d[1] (4056:4056:4056) (4701:4701:4701))
        (PORT d[2] (3013:3013:3013) (3410:3410:3410))
        (PORT d[3] (3138:3138:3138) (3556:3556:3556))
        (PORT d[4] (4221:4221:4221) (4796:4796:4796))
        (PORT d[5] (2457:2457:2457) (2857:2857:2857))
        (PORT d[6] (4102:4102:4102) (4665:4665:4665))
        (PORT d[7] (2621:2621:2621) (3097:3097:3097))
        (PORT d[8] (3228:3228:3228) (3679:3679:3679))
        (PORT d[9] (3375:3375:3375) (3882:3882:3882))
        (PORT d[10] (4126:4126:4126) (4741:4741:4741))
        (PORT d[11] (3240:3240:3240) (3675:3675:3675))
        (PORT d[12] (3837:3837:3837) (4386:4386:4386))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (1863:1863:1863) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1863:1863:1863) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1444:1444:1444))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2420:2420:2420))
        (PORT d[1] (3152:3152:3152) (3674:3674:3674))
        (PORT d[2] (2555:2555:2555) (2979:2979:2979))
        (PORT d[3] (3271:3271:3271) (3774:3774:3774))
        (PORT d[4] (2071:2071:2071) (2388:2388:2388))
        (PORT d[5] (3568:3568:3568) (4124:4124:4124))
        (PORT d[6] (1705:1705:1705) (1970:1970:1970))
        (PORT d[7] (2683:2683:2683) (3087:3087:3087))
        (PORT d[8] (1926:1926:1926) (2197:2197:2197))
        (PORT d[9] (2209:2209:2209) (2495:2495:2495))
        (PORT d[10] (1980:1980:1980) (2258:2258:2258))
        (PORT d[11] (3406:3406:3406) (3975:3975:3975))
        (PORT d[12] (1923:1923:1923) (2188:2188:2188))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1849:1849:1849))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1926:1926:1926) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3698:3698:3698))
        (PORT d[1] (3510:3510:3510) (4079:4079:4079))
        (PORT d[2] (4410:4410:4410) (5054:5054:5054))
        (PORT d[3] (4054:4054:4054) (4646:4646:4646))
        (PORT d[4] (4039:4039:4039) (4581:4581:4581))
        (PORT d[5] (1954:1954:1954) (2292:2292:2292))
        (PORT d[6] (3395:3395:3395) (3848:3848:3848))
        (PORT d[7] (2828:2828:2828) (3338:3338:3338))
        (PORT d[8] (3792:3792:3792) (4325:4325:4325))
        (PORT d[9] (4023:4023:4023) (4671:4671:4671))
        (PORT d[10] (3679:3679:3679) (4265:4265:4265))
        (PORT d[11] (3420:3420:3420) (3881:3881:3881))
        (PORT d[12] (3439:3439:3439) (3924:3924:3924))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (2034:2034:2034) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (2034:2034:2034) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1570:1570:1570))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2992:2992:2992))
        (PORT d[1] (3059:3059:3059) (3553:3553:3553))
        (PORT d[2] (2363:2363:2363) (2746:2746:2746))
        (PORT d[3] (3296:3296:3296) (3823:3823:3823))
        (PORT d[4] (2318:2318:2318) (2680:2680:2680))
        (PORT d[5] (3225:3225:3225) (3721:3721:3721))
        (PORT d[6] (4044:4044:4044) (4638:4638:4638))
        (PORT d[7] (2336:2336:2336) (2664:2664:2664))
        (PORT d[8] (2321:2321:2321) (2650:2650:2650))
        (PORT d[9] (2314:2314:2314) (2634:2634:2634))
        (PORT d[10] (2473:2473:2473) (2814:2814:2814))
        (PORT d[11] (3246:3246:3246) (3795:3795:3795))
        (PORT d[12] (2742:2742:2742) (3101:3101:3101))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2043:2043:2043))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (2090:2090:2090) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4808:4808:4808))
        (PORT d[1] (3216:3216:3216) (3726:3726:3726))
        (PORT d[2] (4154:4154:4154) (4743:4743:4743))
        (PORT d[3] (4301:4301:4301) (4934:4934:4934))
        (PORT d[4] (4045:4045:4045) (4581:4581:4581))
        (PORT d[5] (2211:2211:2211) (2599:2599:2599))
        (PORT d[6] (3119:3119:3119) (3554:3554:3554))
        (PORT d[7] (2849:2849:2849) (3360:3360:3360))
        (PORT d[8] (3117:3117:3117) (3556:3556:3556))
        (PORT d[9] (3062:3062:3062) (3554:3554:3554))
        (PORT d[10] (3036:3036:3036) (3494:3494:3494))
        (PORT d[11] (3250:3250:3250) (3701:3701:3701))
        (PORT d[12] (2988:2988:2988) (3427:3427:3427))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2047:2047:2047) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2047:2047:2047) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1340:1340:1340))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3229:3229:3229))
        (PORT d[1] (1884:1884:1884) (2174:2174:2174))
        (PORT d[2] (2178:2178:2178) (2527:2527:2527))
        (PORT d[3] (2570:2570:2570) (2943:2943:2943))
        (PORT d[4] (3004:3004:3004) (3472:3472:3472))
        (PORT d[5] (4093:4093:4093) (4712:4712:4712))
        (PORT d[6] (4235:4235:4235) (4859:4859:4859))
        (PORT d[7] (2342:2342:2342) (2679:2679:2679))
        (PORT d[8] (2689:2689:2689) (3069:3069:3069))
        (PORT d[9] (2507:2507:2507) (2867:2867:2867))
        (PORT d[10] (2548:2548:2548) (2905:2905:2905))
        (PORT d[11] (3451:3451:3451) (4035:4035:4035))
        (PORT d[12] (3017:3017:3017) (3438:3438:3438))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2178:2178:2178))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2261:2261:2261) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3530:3530:3530))
        (PORT d[1] (2442:2442:2442) (2829:2829:2829))
        (PORT d[2] (2608:2608:2608) (2966:2966:2966))
        (PORT d[3] (2678:2678:2678) (3063:3063:3063))
        (PORT d[4] (4618:4618:4618) (5258:5258:5258))
        (PORT d[5] (2745:2745:2745) (3211:3211:3211))
        (PORT d[6] (2390:2390:2390) (2716:2716:2716))
        (PORT d[7] (2452:2452:2452) (2895:2895:2895))
        (PORT d[8] (2199:2199:2199) (2528:2528:2528))
        (PORT d[9] (2331:2331:2331) (2716:2716:2716))
        (PORT d[10] (2324:2324:2324) (2686:2686:2686))
        (PORT d[11] (2751:2751:2751) (3133:3133:3133))
        (PORT d[12] (2976:2976:2976) (3467:3467:3467))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (2953:2953:2953) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (2953:2953:2953) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1511:1511:1511))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2815:2815:2815))
        (PORT d[1] (2222:2222:2222) (2556:2556:2556))
        (PORT d[2] (2202:2202:2202) (2569:2569:2569))
        (PORT d[3] (3583:3583:3583) (4170:4170:4170))
        (PORT d[4] (2665:2665:2665) (3087:3087:3087))
        (PORT d[5] (3901:3901:3901) (4495:4495:4495))
        (PORT d[6] (4027:4027:4027) (4612:4612:4612))
        (PORT d[7] (2145:2145:2145) (2453:2453:2453))
        (PORT d[8] (2496:2496:2496) (2852:2852:2852))
        (PORT d[9] (2160:2160:2160) (2468:2468:2468))
        (PORT d[10] (2204:2204:2204) (2511:2511:2511))
        (PORT d[11] (3085:3085:3085) (3615:3615:3615))
        (PORT d[12] (2977:2977:2977) (3387:3387:3387))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2892:2892:2892))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2849:2849:2849) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3315:3315:3315))
        (PORT d[1] (2651:2651:2651) (3077:3077:3077))
        (PORT d[2] (4605:4605:4605) (5262:5262:5262))
        (PORT d[3] (2521:2521:2521) (2892:2892:2892))
        (PORT d[4] (4418:4418:4418) (5026:5026:5026))
        (PORT d[5] (2390:2390:2390) (2808:2808:2808))
        (PORT d[6] (2908:2908:2908) (3306:3306:3306))
        (PORT d[7] (2655:2655:2655) (3133:3133:3133))
        (PORT d[8] (2382:2382:2382) (2739:2739:2739))
        (PORT d[9] (2674:2674:2674) (3107:3107:3107))
        (PORT d[10] (2487:2487:2487) (2870:2870:2870))
        (PORT d[11] (2725:2725:2725) (3100:3100:3100))
        (PORT d[12] (2618:2618:2618) (3013:3013:3013))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (2602:2602:2602) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (2602:2602:2602) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1540:1540:1540))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2967:2967:2967))
        (PORT d[1] (3058:3058:3058) (3553:3553:3553))
        (PORT d[2] (2342:2342:2342) (2724:2724:2724))
        (PORT d[3] (3480:3480:3480) (4030:4030:4030))
        (PORT d[4] (2473:2473:2473) (2857:2857:2857))
        (PORT d[5] (3370:3370:3370) (3888:3888:3888))
        (PORT d[6] (3886:3886:3886) (4459:4459:4459))
        (PORT d[7] (2331:2331:2331) (2661:2661:2661))
        (PORT d[8] (2752:2752:2752) (3138:3138:3138))
        (PORT d[9] (2298:2298:2298) (2617:2617:2617))
        (PORT d[10] (2473:2473:2473) (2808:2808:2808))
        (PORT d[11] (3230:3230:3230) (3779:3779:3779))
        (PORT d[12] (2624:2624:2624) (2981:2981:2981))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3425:3425:3425))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (3272:3272:3272) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4637:4637:4637))
        (PORT d[1] (3220:3220:3220) (3733:3733:3733))
        (PORT d[2] (4235:4235:4235) (4843:4843:4843))
        (PORT d[3] (4262:4262:4262) (4887:4887:4887))
        (PORT d[4] (4048:4048:4048) (4587:4587:4587))
        (PORT d[5] (2333:2333:2333) (2732:2732:2732))
        (PORT d[6] (3238:3238:3238) (3688:3688:3688))
        (PORT d[7] (2852:2852:2852) (3365:3365:3365))
        (PORT d[8] (2997:2997:2997) (3428:3428:3428))
        (PORT d[9] (3057:3057:3057) (3551:3551:3551))
        (PORT d[10] (3009:3009:3009) (3461:3461:3461))
        (PORT d[11] (3249:3249:3249) (3700:3700:3700))
        (PORT d[12] (2979:2979:2979) (3414:3414:3414))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (PORT ena (2232:2232:2232) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (PORT d[0] (2232:2232:2232) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1529:1529:1529))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (3020:3020:3020))
        (PORT d[1] (2059:2059:2059) (2375:2375:2375))
        (PORT d[2] (2576:2576:2576) (2999:2999:2999))
        (PORT d[3] (2952:2952:2952) (3422:3422:3422))
        (PORT d[4] (2659:2659:2659) (3079:3079:3079))
        (PORT d[5] (3923:3923:3923) (4521:4521:4521))
        (PORT d[6] (1933:1933:1933) (2243:2243:2243))
        (PORT d[7] (2141:2141:2141) (2443:2443:2443))
        (PORT d[8] (2505:2505:2505) (2857:2857:2857))
        (PORT d[9] (2364:2364:2364) (2707:2707:2707))
        (PORT d[10] (2368:2368:2368) (2694:2694:2694))
        (PORT d[11] (3257:3257:3257) (3811:3811:3811))
        (PORT d[12] (2825:2825:2825) (3215:3215:3215))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2051:2051:2051))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2099:2099:2099) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3337:3337:3337))
        (PORT d[1] (2631:2631:2631) (3047:3047:3047))
        (PORT d[2] (2551:2551:2551) (2896:2896:2896))
        (PORT d[3] (2496:2496:2496) (2852:2852:2852))
        (PORT d[4] (4596:4596:4596) (5232:5232:5232))
        (PORT d[5] (2567:2567:2567) (3012:3012:3012))
        (PORT d[6] (2554:2554:2554) (2900:2900:2900))
        (PORT d[7] (2480:2480:2480) (2935:2935:2935))
        (PORT d[8] (2536:2536:2536) (2917:2917:2917))
        (PORT d[9] (2516:2516:2516) (2932:2932:2932))
        (PORT d[10] (2506:2506:2506) (2895:2895:2895))
        (PORT d[11] (2559:2559:2559) (2907:2907:2907))
        (PORT d[12] (2430:2430:2430) (2793:2793:2793))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2781:2781:2781) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2781:2781:2781) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1253:1253:1253))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1597:1597:1597))
        (PORT d[1] (3596:3596:3596) (4172:4172:4172))
        (PORT d[2] (1372:1372:1372) (1588:1588:1588))
        (PORT d[3] (1342:1342:1342) (1542:1542:1542))
        (PORT d[4] (1503:1503:1503) (1728:1728:1728))
        (PORT d[5] (4271:4271:4271) (4926:4926:4926))
        (PORT d[6] (1712:1712:1712) (1980:1980:1980))
        (PORT d[7] (1388:1388:1388) (1585:1585:1585))
        (PORT d[8] (1816:1816:1816) (2082:2082:2082))
        (PORT d[9] (2540:2540:2540) (2889:2889:2889))
        (PORT d[10] (2441:2441:2441) (2767:2767:2767))
        (PORT d[11] (1839:1839:1839) (2142:2142:2142))
        (PORT d[12] (1277:1277:1277) (1461:1461:1461))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3308:3308:3308))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (3145:3145:3145) (3598:3598:3598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3689:3689:3689))
        (PORT d[1] (4243:4243:4243) (4912:4912:4912))
        (PORT d[2] (3215:3215:3215) (3644:3644:3644))
        (PORT d[3] (3565:3565:3565) (4061:4061:4061))
        (PORT d[4] (4391:4391:4391) (4985:4985:4985))
        (PORT d[5] (1925:1925:1925) (2258:2258:2258))
        (PORT d[6] (4276:4276:4276) (4860:4860:4860))
        (PORT d[7] (2433:2433:2433) (2873:2873:2873))
        (PORT d[8] (3414:3414:3414) (3890:3890:3890))
        (PORT d[9] (3560:3560:3560) (4091:4091:4091))
        (PORT d[10] (4320:4320:4320) (4966:4966:4966))
        (PORT d[11] (3417:3417:3417) (3877:3877:3877))
        (PORT d[12] (4025:4025:4025) (4607:4607:4607))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (2017:2017:2017) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2017:2017:2017) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1049:1049:1049))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1769:1769:1769))
        (PORT d[1] (3779:3779:3779) (4374:4374:4374))
        (PORT d[2] (1025:1025:1025) (1197:1197:1197))
        (PORT d[3] (1494:1494:1494) (1704:1704:1704))
        (PORT d[4] (999:999:999) (1159:1159:1159))
        (PORT d[5] (1133:1133:1133) (1311:1311:1311))
        (PORT d[6] (963:963:963) (1111:1111:1111))
        (PORT d[7] (1264:1264:1264) (1457:1457:1457))
        (PORT d[8] (1401:1401:1401) (1629:1629:1629))
        (PORT d[9] (2891:2891:2891) (3290:3290:3290))
        (PORT d[10] (1123:1123:1123) (1289:1289:1289))
        (PORT d[11] (1787:1787:1787) (2072:2072:2072))
        (PORT d[12] (1658:1658:1658) (1909:1909:1909))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1326:1326:1326))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (1508:1508:1508) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (4093:4093:4093))
        (PORT d[1] (4616:4616:4616) (5340:5340:5340))
        (PORT d[2] (3568:3568:3568) (4054:4054:4054))
        (PORT d[3] (3613:3613:3613) (4113:4113:4113))
        (PORT d[4] (4746:4746:4746) (5391:5391:5391))
        (PORT d[5] (2286:2286:2286) (2670:2670:2670))
        (PORT d[6] (3767:3767:3767) (4314:4314:4314))
        (PORT d[7] (2393:2393:2393) (2831:2831:2831))
        (PORT d[8] (3928:3928:3928) (4473:4473:4473))
        (PORT d[9] (1901:1901:1901) (2228:2228:2228))
        (PORT d[10] (3863:3863:3863) (4459:4459:4459))
        (PORT d[11] (3799:3799:3799) (4322:4322:4322))
        (PORT d[12] (4235:4235:4235) (4844:4844:4844))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (1654:1654:1654) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (1654:1654:1654) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1226:1226:1226))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1564:1564:1564))
        (PORT d[1] (3606:3606:3606) (4181:4181:4181))
        (PORT d[2] (1372:1372:1372) (1592:1592:1592))
        (PORT d[3] (1315:1315:1315) (1509:1509:1509))
        (PORT d[4] (1534:1534:1534) (1765:1765:1765))
        (PORT d[5] (4459:4459:4459) (5140:5140:5140))
        (PORT d[6] (1160:1160:1160) (1339:1339:1339))
        (PORT d[7] (1241:1241:1241) (1420:1420:1420))
        (PORT d[8] (1983:1983:1983) (2265:2265:2265))
        (PORT d[9] (2714:2714:2714) (3089:3089:3089))
        (PORT d[10] (1294:1294:1294) (1486:1486:1486))
        (PORT d[11] (2014:2014:2014) (2339:2339:2339))
        (PORT d[12] (1456:1456:1456) (1675:1675:1675))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1746:1746:1746))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1873:1873:1873) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3889:3889:3889))
        (PORT d[1] (4432:4432:4432) (5130:5130:5130))
        (PORT d[2] (3384:3384:3384) (3839:3839:3839))
        (PORT d[3] (3606:3606:3606) (4111:4111:4111))
        (PORT d[4] (4708:4708:4708) (5339:5339:5339))
        (PORT d[5] (2091:2091:2091) (2445:2445:2445))
        (PORT d[6] (3589:3589:3589) (4115:4115:4115))
        (PORT d[7] (2623:2623:2623) (3105:3105:3105))
        (PORT d[8] (3723:3723:3723) (4238:4238:4238))
        (PORT d[9] (3736:3736:3736) (4291:4291:4291))
        (PORT d[10] (3672:3672:3672) (4243:4243:4243))
        (PORT d[11] (3612:3612:3612) (4107:4107:4107))
        (PORT d[12] (4047:4047:4047) (4633:4633:4633))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (1838:1838:1838) (2017:2017:2017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (1838:1838:1838) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1703:1703:1703))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (4339:4339:4339))
        (PORT d[1] (2767:2767:2767) (3224:3224:3224))
        (PORT d[2] (2647:2647:2647) (3086:3086:3086))
        (PORT d[3] (3602:3602:3602) (4199:4199:4199))
        (PORT d[4] (2802:2802:2802) (3261:3261:3261))
        (PORT d[5] (6748:6748:6748) (7696:7696:7696))
        (PORT d[6] (4281:4281:4281) (4931:4931:4931))
        (PORT d[7] (3419:3419:3419) (3974:3974:3974))
        (PORT d[8] (2854:2854:2854) (3293:3293:3293))
        (PORT d[9] (2821:2821:2821) (3249:3249:3249))
        (PORT d[10] (3077:3077:3077) (3474:3474:3474))
        (PORT d[11] (2718:2718:2718) (3173:3173:3173))
        (PORT d[12] (3158:3158:3158) (3642:3642:3642))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2883:2883:2883))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (2854:2854:2854) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (4122:4122:4122))
        (PORT d[1] (3531:3531:3531) (4105:4105:4105))
        (PORT d[2] (4193:4193:4193) (4789:4789:4789))
        (PORT d[3] (3666:3666:3666) (4225:4225:4225))
        (PORT d[4] (2324:2324:2324) (2710:2710:2710))
        (PORT d[5] (1938:1938:1938) (2277:2277:2277))
        (PORT d[6] (3848:3848:3848) (4355:4355:4355))
        (PORT d[7] (2642:2642:2642) (3110:3110:3110))
        (PORT d[8] (4090:4090:4090) (4687:4687:4687))
        (PORT d[9] (4136:4136:4136) (4790:4790:4790))
        (PORT d[10] (3799:3799:3799) (4406:4406:4406))
        (PORT d[11] (3923:3923:3923) (4484:4484:4484))
        (PORT d[12] (3081:3081:3081) (3595:3595:3595))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2344:2344:2344) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2344:2344:2344) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1429:1429:1429))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2760:2760:2760))
        (PORT d[1] (3277:3277:3277) (3805:3805:3805))
        (PORT d[2] (2214:2214:2214) (2591:2591:2591))
        (PORT d[3] (3602:3602:3602) (4187:4187:4187))
        (PORT d[4] (2450:2450:2450) (2837:2837:2837))
        (PORT d[5] (3558:3558:3558) (4106:4106:4106))
        (PORT d[6] (4086:4086:4086) (4686:4686:4686))
        (PORT d[7] (2153:2153:2153) (2460:2460:2460))
        (PORT d[8] (2138:2138:2138) (2439:2439:2439))
        (PORT d[9] (2131:2131:2131) (2429:2429:2429))
        (PORT d[10] (2308:2308:2308) (2623:2623:2623))
        (PORT d[11] (3061:3061:3061) (3587:3587:3587))
        (PORT d[12] (2627:2627:2627) (2988:2988:2988))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1771:1771:1771))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT d[0] (1846:1846:1846) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (5004:5004:5004))
        (PORT d[1] (3029:3029:3029) (3515:3515:3515))
        (PORT d[2] (4418:4418:4418) (5051:5051:5051))
        (PORT d[3] (2829:2829:2829) (3227:3227:3227))
        (PORT d[4] (4232:4232:4232) (4816:4816:4816))
        (PORT d[5] (2214:2214:2214) (2606:2606:2606))
        (PORT d[6] (3130:3130:3130) (3569:3569:3569))
        (PORT d[7] (2651:2651:2651) (3137:3137:3137))
        (PORT d[8] (2558:2558:2558) (2937:2937:2937))
        (PORT d[9] (2874:2874:2874) (3342:3342:3342))
        (PORT d[10] (2843:2843:2843) (3277:3277:3277))
        (PORT d[11] (3087:3087:3087) (3520:3520:3520))
        (PORT d[12] (2800:2800:2800) (3218:3218:3218))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT ena (2411:2411:2411) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1349:1349:1349))
        (PORT d[0] (2411:2411:2411) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1569:1569:1569))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (4111:4111:4111))
        (PORT d[1] (2570:2570:2570) (2999:2999:2999))
        (PORT d[2] (2440:2440:2440) (2856:2856:2856))
        (PORT d[3] (3392:3392:3392) (3960:3960:3960))
        (PORT d[4] (3369:3369:3369) (3922:3922:3922))
        (PORT d[5] (3627:3627:3627) (4195:4195:4195))
        (PORT d[6] (4111:4111:4111) (4739:4739:4739))
        (PORT d[7] (3121:3121:3121) (3613:3613:3613))
        (PORT d[8] (3153:3153:3153) (3645:3645:3645))
        (PORT d[9] (2966:2966:2966) (3404:3404:3404))
        (PORT d[10] (2530:2530:2530) (2868:2868:2868))
        (PORT d[11] (2814:2814:2814) (3299:3299:3299))
        (PORT d[12] (3067:3067:3067) (3543:3543:3543))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2391:2391:2391))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (2425:2425:2425) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4767:4767:4767))
        (PORT d[1] (3310:3310:3310) (3839:3839:3839))
        (PORT d[2] (4700:4700:4700) (5367:5367:5367))
        (PORT d[3] (4685:4685:4685) (5384:5384:5384))
        (PORT d[4] (2838:2838:2838) (3302:3302:3302))
        (PORT d[5] (2700:2700:2700) (3158:3158:3158))
        (PORT d[6] (4351:4351:4351) (5000:5000:5000))
        (PORT d[7] (3245:3245:3245) (3817:3817:3817))
        (PORT d[8] (4393:4393:4393) (5019:5019:5019))
        (PORT d[9] (4405:4405:4405) (5089:5089:5089))
        (PORT d[10] (4282:4282:4282) (4980:4980:4980))
        (PORT d[11] (4040:4040:4040) (4577:4577:4577))
        (PORT d[12] (2926:2926:2926) (3425:3425:3425))
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT ena (2293:2293:2293) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT d[0] (2293:2293:2293) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1421:1421:1421))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (3031:3031:3031))
        (PORT d[1] (2047:2047:2047) (2360:2360:2360))
        (PORT d[2] (2566:2566:2566) (2986:2986:2986))
        (PORT d[3] (3758:3758:3758) (4356:4356:4356))
        (PORT d[4] (2845:2845:2845) (3293:3293:3293))
        (PORT d[5] (3924:3924:3924) (4522:4522:4522))
        (PORT d[6] (4049:4049:4049) (4644:4644:4644))
        (PORT d[7] (2321:2321:2321) (2654:2654:2654))
        (PORT d[8] (2518:2518:2518) (2878:2878:2878))
        (PORT d[9] (2352:2352:2352) (2688:2688:2688))
        (PORT d[10] (2399:2399:2399) (2736:2736:2736))
        (PORT d[11] (3263:3263:3263) (3819:3819:3819))
        (PORT d[12] (2821:2821:2821) (3211:3211:3211))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2940:2940:2940))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (2844:2844:2844) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3339:3339:3339))
        (PORT d[1] (2609:2609:2609) (3020:3020:3020))
        (PORT d[2] (2425:2425:2425) (2757:2757:2757))
        (PORT d[3] (2484:2484:2484) (2838:2838:2838))
        (PORT d[4] (2903:2903:2903) (3391:3391:3391))
        (PORT d[5] (2731:2731:2731) (3195:3195:3195))
        (PORT d[6] (2546:2546:2546) (2890:2890:2890))
        (PORT d[7] (2634:2634:2634) (3107:3107:3107))
        (PORT d[8] (2209:2209:2209) (2544:2544:2544))
        (PORT d[9] (2499:2499:2499) (2910:2910:2910))
        (PORT d[10] (2500:2500:2500) (2888:2888:2888))
        (PORT d[11] (2753:2753:2753) (3138:3138:3138))
        (PORT d[12] (2434:2434:2434) (2800:2800:2800))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT ena (2781:2781:2781) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT d[0] (2781:2781:2781) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1527:1527:1527))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (4537:4537:4537))
        (PORT d[1] (2547:2547:2547) (2967:2967:2967))
        (PORT d[2] (2456:2456:2456) (2877:2877:2877))
        (PORT d[3] (3605:3605:3605) (4195:4195:4195))
        (PORT d[4] (2955:2955:2955) (3443:3443:3443))
        (PORT d[5] (3754:3754:3754) (4347:4347:4347))
        (PORT d[6] (4268:4268:4268) (4925:4925:4925))
        (PORT d[7] (3767:3767:3767) (4377:4377:4377))
        (PORT d[8] (3159:3159:3159) (3660:3660:3660))
        (PORT d[9] (3145:3145:3145) (3603:3603:3603))
        (PORT d[10] (2886:2886:2886) (3284:3284:3284))
        (PORT d[11] (3183:3183:3183) (3725:3725:3725))
        (PORT d[12] (3704:3704:3704) (4263:4263:4263))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2569:2569:2569))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2588:2588:2588) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4827:4827:4827))
        (PORT d[1] (3543:3543:3543) (4106:4106:4106))
        (PORT d[2] (5028:5028:5028) (5734:5734:5734))
        (PORT d[3] (4889:4889:4889) (5609:5609:5609))
        (PORT d[4] (2733:2733:2733) (3188:3188:3188))
        (PORT d[5] (2892:2892:2892) (3376:3376:3376))
        (PORT d[6] (3642:3642:3642) (4144:4144:4144))
        (PORT d[7] (3439:3439:3439) (4041:4041:4041))
        (PORT d[8] (4107:4107:4107) (4709:4709:4709))
        (PORT d[9] (3820:3820:3820) (4422:4422:4422))
        (PORT d[10] (3498:3498:3498) (4051:4051:4051))
        (PORT d[11] (3803:3803:3803) (4331:4331:4331))
        (PORT d[12] (3284:3284:3284) (3833:3833:3833))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2133:2133:2133) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2133:2133:2133) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1838:1838:1838))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (4370:4370:4370))
        (PORT d[1] (2772:2772:2772) (3240:3240:3240))
        (PORT d[2] (2790:2790:2790) (3260:3260:3260))
        (PORT d[3] (3643:3643:3643) (4246:4246:4246))
        (PORT d[4] (2940:2940:2940) (3417:3417:3417))
        (PORT d[5] (6751:6751:6751) (7702:7702:7702))
        (PORT d[6] (4282:4282:4282) (4928:4928:4928))
        (PORT d[7] (3410:3410:3410) (3969:3969:3969))
        (PORT d[8] (2758:2758:2758) (3181:3181:3181))
        (PORT d[9] (2649:2649:2649) (3051:3051:3051))
        (PORT d[10] (3247:3247:3247) (3676:3676:3676))
        (PORT d[11] (2870:2870:2870) (3343:3343:3343))
        (PORT d[12] (3340:3340:3340) (3855:3855:3855))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2683:2683:2683))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (2642:2642:2642) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (4085:4085:4085))
        (PORT d[1] (3670:3670:3670) (4249:4249:4249))
        (PORT d[2] (4189:4189:4189) (4787:4787:4787))
        (PORT d[3] (3710:3710:3710) (4280:4280:4280))
        (PORT d[4] (2345:2345:2345) (2728:2728:2728))
        (PORT d[5] (1943:1943:1943) (2288:2288:2288))
        (PORT d[6] (4151:4151:4151) (4706:4706:4706))
        (PORT d[7] (2632:2632:2632) (3098:3098:3098))
        (PORT d[8] (4112:4112:4112) (4717:4717:4717))
        (PORT d[9] (4303:4303:4303) (4988:4988:4988))
        (PORT d[10] (3813:3813:3813) (4418:4418:4418))
        (PORT d[11] (4076:4076:4076) (4661:4661:4661))
        (PORT d[12] (3226:3226:3226) (3775:3775:3775))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (2333:2333:2333) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (2333:2333:2333) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1688:1688:1688))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (4378:4378:4378))
        (PORT d[1] (2976:2976:2976) (3466:3466:3466))
        (PORT d[2] (2592:2592:2592) (3028:3028:3028))
        (PORT d[3] (3641:3641:3641) (4242:4242:4242))
        (PORT d[4] (2927:2927:2927) (3402:3402:3402))
        (PORT d[5] (6592:6592:6592) (7527:7527:7527))
        (PORT d[6] (4453:4453:4453) (5120:5120:5120))
        (PORT d[7] (3417:3417:3417) (3971:3971:3971))
        (PORT d[8] (2912:2912:2912) (3354:3354:3354))
        (PORT d[9] (2630:2630:2630) (3027:3027:3027))
        (PORT d[10] (3253:3253:3253) (3681:3681:3681))
        (PORT d[11] (2871:2871:2871) (3346:3346:3346))
        (PORT d[12] (3490:3490:3490) (4019:4019:4019))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (3129:3129:3129))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (3084:3084:3084) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (4071:4071:4071))
        (PORT d[1] (3703:3703:3703) (4290:4290:4290))
        (PORT d[2] (4195:4195:4195) (4798:4798:4798))
        (PORT d[3] (4035:4035:4035) (4656:4656:4656))
        (PORT d[4] (2472:2472:2472) (2876:2876:2876))
        (PORT d[5] (2104:2104:2104) (2476:2476:2476))
        (PORT d[6] (4161:4161:4161) (4717:4717:4717))
        (PORT d[7] (2808:2808:2808) (3295:3295:3295))
        (PORT d[8] (4132:4132:4132) (4739:4739:4739))
        (PORT d[9] (4348:4348:4348) (5046:5046:5046))
        (PORT d[10] (3823:3823:3823) (4437:4437:4437))
        (PORT d[11] (4251:4251:4251) (4871:4871:4871))
        (PORT d[12] (3235:3235:3235) (3785:3785:3785))
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT ena (2308:2308:2308) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT d[0] (2308:2308:2308) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1570:1570:1570))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (4331:4331:4331))
        (PORT d[1] (2573:2573:2573) (2998:2998:2998))
        (PORT d[2] (2466:2466:2466) (2889:2889:2889))
        (PORT d[3] (3428:3428:3428) (3997:3997:3997))
        (PORT d[4] (3367:3367:3367) (3922:3922:3922))
        (PORT d[5] (3626:3626:3626) (4194:4194:4194))
        (PORT d[6] (4118:4118:4118) (4746:4746:4746))
        (PORT d[7] (3429:3429:3429) (3983:3983:3983))
        (PORT d[8] (3176:3176:3176) (3677:3677:3677))
        (PORT d[9] (2776:2776:2776) (3183:3183:3183))
        (PORT d[10] (3160:3160:3160) (3587:3587:3587))
        (PORT d[11] (2856:2856:2856) (3344:3344:3344))
        (PORT d[12] (3269:3269:3269) (3780:3780:3780))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2501:2501:2501))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2474:2474:2474) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4028:4028:4028) (4630:4630:4630))
        (PORT d[1] (3365:3365:3365) (3907:3907:3907))
        (PORT d[2] (4684:4684:4684) (5347:5347:5347))
        (PORT d[3] (4510:4510:4510) (5170:5170:5170))
        (PORT d[4] (2815:2815:2815) (3273:3273:3273))
        (PORT d[5] (2674:2674:2674) (3123:3123:3123))
        (PORT d[6] (4350:4350:4350) (4999:4999:4999))
        (PORT d[7] (3060:3060:3060) (3599:3599:3599))
        (PORT d[8] (4403:4403:4403) (5032:5032:5032))
        (PORT d[9] (4184:4184:4184) (4841:4841:4841))
        (PORT d[10] (4281:4281:4281) (4979:4979:4979))
        (PORT d[11] (3554:3554:3554) (4033:4033:4033))
        (PORT d[12] (3965:3965:3965) (4537:4537:4537))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (2303:2303:2303) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2303:2303:2303) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1133:1133:1133))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2209:2209:2209))
        (PORT d[1] (3078:3078:3078) (3580:3580:3580))
        (PORT d[2] (2664:2664:2664) (3116:3116:3116))
        (PORT d[3] (2896:2896:2896) (3342:3342:3342))
        (PORT d[4] (1868:1868:1868) (2153:2153:2153))
        (PORT d[5] (3922:3922:3922) (4531:4531:4531))
        (PORT d[6] (1527:1527:1527) (1779:1779:1779))
        (PORT d[7] (2500:2500:2500) (2873:2873:2873))
        (PORT d[8] (1737:1737:1737) (1984:1984:1984))
        (PORT d[9] (2558:2558:2558) (2888:2888:2888))
        (PORT d[10] (1807:1807:1807) (2069:2069:2069))
        (PORT d[11] (3095:3095:3095) (3628:3628:3628))
        (PORT d[12] (1921:1921:1921) (2177:2177:2177))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2293:2293:2293))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (2308:2308:2308) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3494:3494:3494))
        (PORT d[1] (3878:3878:3878) (4501:4501:4501))
        (PORT d[2] (2983:2983:2983) (3369:3369:3369))
        (PORT d[3] (4090:4090:4090) (4689:4689:4689))
        (PORT d[4] (4045:4045:4045) (4595:4595:4595))
        (PORT d[5] (2279:2279:2279) (2661:2661:2661))
        (PORT d[6] (3905:3905:3905) (4437:4437:4437))
        (PORT d[7] (2605:2605:2605) (3080:3080:3080))
        (PORT d[8] (3369:3369:3369) (3842:3842:3842))
        (PORT d[9] (4401:4401:4401) (5109:5109:5109))
        (PORT d[10] (3929:3929:3929) (4520:4520:4520))
        (PORT d[11] (3245:3245:3245) (3688:3688:3688))
        (PORT d[12] (3329:3329:3329) (3808:3808:3808))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2376:2376:2376) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2376:2376:2376) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1220:1220:1220))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (3222:3222:3222))
        (PORT d[1] (1872:1872:1872) (2166:2166:2166))
        (PORT d[2] (2168:2168:2168) (2526:2526:2526))
        (PORT d[3] (2590:2590:2590) (2969:2969:2969))
        (PORT d[4] (2829:2829:2829) (3270:3270:3270))
        (PORT d[5] (4094:4094:4094) (4713:4713:4713))
        (PORT d[6] (4217:4217:4217) (4835:4835:4835))
        (PORT d[7] (2330:2330:2330) (2660:2660:2660))
        (PORT d[8] (2697:2697:2697) (3078:3078:3078))
        (PORT d[9] (2548:2548:2548) (2922:2922:2922))
        (PORT d[10] (2559:2559:2559) (2914:2914:2914))
        (PORT d[11] (3459:3459:3459) (4044:4044:4044))
        (PORT d[12] (3018:3018:3018) (3439:3439:3439))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2344:2344:2344))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (2407:2407:2407) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3545:3545:3545))
        (PORT d[1] (2443:2443:2443) (2831:2831:2831))
        (PORT d[2] (2614:2614:2614) (2973:2973:2973))
        (PORT d[3] (2674:2674:2674) (3055:3055:3055))
        (PORT d[4] (4788:4788:4788) (5451:5451:5451))
        (PORT d[5] (2734:2734:2734) (3200:3200:3200))
        (PORT d[6] (2423:2423:2423) (2771:2771:2771))
        (PORT d[7] (2466:2466:2466) (2912:2912:2912))
        (PORT d[8] (2207:2207:2207) (2540:2540:2540))
        (PORT d[9] (2330:2330:2330) (2714:2714:2714))
        (PORT d[10] (2315:2315:2315) (2677:2677:2677))
        (PORT d[11] (2389:2389:2389) (2715:2715:2715))
        (PORT d[12] (2251:2251:2251) (2593:2593:2593))
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT ena (2953:2953:2953) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT d[0] (2953:2953:2953) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1388:1388:1388))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2751:2751:2751))
        (PORT d[1] (2231:2231:2231) (2563:2563:2563))
        (PORT d[2] (2392:2392:2392) (2793:2793:2793))
        (PORT d[3] (3560:3560:3560) (4133:4133:4133))
        (PORT d[4] (2628:2628:2628) (3041:3041:3041))
        (PORT d[5] (3733:3733:3733) (4303:4303:4303))
        (PORT d[6] (4033:4033:4033) (4626:4626:4626))
        (PORT d[7] (2129:2129:2129) (2434:2434:2434))
        (PORT d[8] (2327:2327:2327) (2659:2659:2659))
        (PORT d[9] (2169:2169:2169) (2480:2480:2480))
        (PORT d[10] (2216:2216:2216) (2529:2529:2529))
        (PORT d[11] (3084:3084:3084) (3614:3614:3614))
        (PORT d[12] (2645:2645:2645) (3008:3008:3008))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2900:2900:2900))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2838:2838:2838) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (3110:3110:3110))
        (PORT d[1] (2799:2799:2799) (3237:3237:3237))
        (PORT d[2] (4599:4599:4599) (5255:5255:5255))
        (PORT d[3] (2692:2692:2692) (3084:3084:3084))
        (PORT d[4] (4431:4431:4431) (5044:5044:5044))
        (PORT d[5] (2561:2561:2561) (3001:3001:3001))
        (PORT d[6] (2910:2910:2910) (3312:3312:3312))
        (PORT d[7] (2667:2667:2667) (3152:3152:3152))
        (PORT d[8] (2383:2383:2383) (2740:2740:2740))
        (PORT d[9] (2698:2698:2698) (3144:3144:3144))
        (PORT d[10] (2652:2652:2652) (3057:3057:3057))
        (PORT d[11] (2733:2733:2733) (3108:3108:3108))
        (PORT d[12] (2621:2621:2621) (3015:3015:3015))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2602:2602:2602) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2602:2602:2602) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1479:1479:1479))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4953:4953:4953))
        (PORT d[1] (2345:2345:2345) (2728:2728:2728))
        (PORT d[2] (2401:2401:2401) (2800:2800:2800))
        (PORT d[3] (4010:4010:4010) (4667:4667:4667))
        (PORT d[4] (2363:2363:2363) (2747:2747:2747))
        (PORT d[5] (3233:3233:3233) (3740:3740:3740))
        (PORT d[6] (1443:1443:1443) (1717:1717:1717))
        (PORT d[7] (4121:4121:4121) (4778:4778:4778))
        (PORT d[8] (2335:2335:2335) (2690:2690:2690))
        (PORT d[9] (2797:2797:2797) (3222:3222:3222))
        (PORT d[10] (3277:3277:3277) (3739:3739:3739))
        (PORT d[11] (2384:2384:2384) (2781:2781:2781))
        (PORT d[12] (3086:3086:3086) (3553:3553:3553))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2949:2949:2949))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2869:2869:2869) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3346:3346:3346) (3822:3822:3822))
        (PORT d[1] (3898:3898:3898) (4509:4509:4509))
        (PORT d[2] (4128:4128:4128) (4711:4711:4711))
        (PORT d[3] (3477:3477:3477) (4007:4007:4007))
        (PORT d[4] (3108:3108:3108) (3618:3618:3618))
        (PORT d[5] (3252:3252:3252) (3786:3786:3786))
        (PORT d[6] (4005:4005:4005) (4560:4560:4560))
        (PORT d[7] (3128:3128:3128) (3663:3663:3663))
        (PORT d[8] (4452:4452:4452) (5093:5093:5093))
        (PORT d[9] (4004:4004:4004) (4635:4635:4635))
        (PORT d[10] (3562:3562:3562) (4121:4121:4121))
        (PORT d[11] (4186:4186:4186) (4778:4778:4778))
        (PORT d[12] (3805:3805:3805) (4418:4418:4418))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2491:2491:2491) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2491:2491:2491) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (884:884:884))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1151:1151:1151))
        (PORT d[1] (2462:2462:2462) (2856:2856:2856))
        (PORT d[2] (998:998:998) (1162:1162:1162))
        (PORT d[3] (1675:1675:1675) (1916:1916:1916))
        (PORT d[4] (1159:1159:1159) (1334:1334:1334))
        (PORT d[5] (976:976:976) (1139:1139:1139))
        (PORT d[6] (942:942:942) (1089:1089:1089))
        (PORT d[7] (1260:1260:1260) (1448:1448:1448))
        (PORT d[8] (1183:1183:1183) (1366:1366:1366))
        (PORT d[9] (2911:2911:2911) (3317:3317:3317))
        (PORT d[10] (948:948:948) (1093:1093:1093))
        (PORT d[11] (1639:1639:1639) (1905:1905:1905))
        (PORT d[12] (951:951:951) (1100:1100:1100))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1577:1577:1577))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (1679:1679:1679) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3591:3591:3591))
        (PORT d[1] (4624:4624:4624) (5349:5349:5349))
        (PORT d[2] (3564:3564:3564) (4045:4045:4045))
        (PORT d[3] (3419:3419:3419) (3897:3897:3897))
        (PORT d[4] (4898:4898:4898) (5558:5558:5558))
        (PORT d[5] (2310:2310:2310) (2697:2697:2697))
        (PORT d[6] (3379:3379:3379) (3848:3848:3848))
        (PORT d[7] (2394:2394:2394) (2831:2831:2831))
        (PORT d[8] (3945:3945:3945) (4492:4492:4492))
        (PORT d[9] (3931:3931:3931) (4516:4516:4516))
        (PORT d[10] (3867:3867:3867) (4462:4462:4462))
        (PORT d[11] (3770:3770:3770) (4279:4279:4279))
        (PORT d[12] (4257:4257:4257) (4869:4869:4869))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT ena (1491:1491:1491) (1622:1622:1622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (1491:1491:1491) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1209:1209:1209))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3415:3415:3415))
        (PORT d[1] (1683:1683:1683) (1933:1933:1933))
        (PORT d[2] (2035:2035:2035) (2381:2381:2381))
        (PORT d[3] (2594:2594:2594) (2979:2979:2979))
        (PORT d[4] (3010:3010:3010) (3478:3478:3478))
        (PORT d[5] (4262:4262:4262) (4901:4901:4901))
        (PORT d[6] (3701:3701:3701) (4243:4243:4243))
        (PORT d[7] (2538:2538:2538) (2903:2903:2903))
        (PORT d[8] (2875:2875:2875) (3282:3282:3282))
        (PORT d[9] (2722:2722:2722) (3116:3116:3116))
        (PORT d[10] (2729:2729:2729) (3112:3112:3112))
        (PORT d[11] (3251:3251:3251) (3808:3808:3808))
        (PORT d[12] (3201:3201:3201) (3650:3650:3650))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3312:3312:3312))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (3168:3168:3168) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3730:3730:3730))
        (PORT d[1] (2254:2254:2254) (2612:2612:2612))
        (PORT d[2] (2287:2287:2287) (2597:2597:2597))
        (PORT d[3] (2150:2150:2150) (2458:2458:2458))
        (PORT d[4] (4811:4811:4811) (5478:5478:5478))
        (PORT d[5] (2918:2918:2918) (3410:3410:3410))
        (PORT d[6] (2215:2215:2215) (2517:2517:2517))
        (PORT d[7] (2457:2457:2457) (2902:2902:2902))
        (PORT d[8] (2041:2041:2041) (2355:2355:2355))
        (PORT d[9] (2137:2137:2137) (2493:2493:2493))
        (PORT d[10] (2279:2279:2279) (2634:2634:2634))
        (PORT d[11] (2381:2381:2381) (2710:2710:2710))
        (PORT d[12] (2079:2079:2079) (2397:2397:2397))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT ena (3122:3122:3122) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT d[0] (3122:3122:3122) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1451:1451:1451))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4968:4968:4968))
        (PORT d[1] (2488:2488:2488) (2882:2882:2882))
        (PORT d[2] (2253:2253:2253) (2641:2641:2641))
        (PORT d[3] (4002:4002:4002) (4659:4659:4659))
        (PORT d[4] (3950:3950:3950) (4595:4595:4595))
        (PORT d[5] (3764:3764:3764) (4360:4360:4360))
        (PORT d[6] (1515:1515:1515) (1800:1800:1800))
        (PORT d[7] (4111:4111:4111) (4768:4768:4768))
        (PORT d[8] (2342:2342:2342) (2698:2698:2698))
        (PORT d[9] (2624:2624:2624) (3024:3024:3024))
        (PORT d[10] (3275:3275:3275) (3738:3738:3738))
        (PORT d[11] (2373:2373:2373) (2770:2770:2770))
        (PORT d[12] (4100:4100:4100) (4721:4721:4721))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2591:2591:2591))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2568:2568:2568) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3818:3818:3818))
        (PORT d[1] (3895:3895:3895) (4501:4501:4501))
        (PORT d[2] (3972:3972:3972) (4538:4538:4538))
        (PORT d[3] (3471:3471:3471) (3993:3993:3993))
        (PORT d[4] (3104:3104:3104) (3615:3615:3615))
        (PORT d[5] (2365:2365:2365) (2779:2779:2779))
        (PORT d[6] (3992:3992:3992) (4546:4546:4546))
        (PORT d[7] (2985:2985:2985) (3507:3507:3507))
        (PORT d[8] (4438:4438:4438) (5079:5079:5079))
        (PORT d[9] (3992:3992:3992) (4622:4622:4622))
        (PORT d[10] (3411:3411:3411) (3954:3954:3954))
        (PORT d[11] (4149:4149:4149) (4723:4723:4723))
        (PORT d[12] (3638:3638:3638) (4231:4231:4231))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT ena (2491:2491:2491) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (2491:2491:2491) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1635:1635:1635))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4603:4603:4603))
        (PORT d[1] (3269:3269:3269) (3789:3789:3789))
        (PORT d[2] (3013:3013:3013) (3508:3508:3508))
        (PORT d[3] (4178:4178:4178) (4852:4852:4852))
        (PORT d[4] (3098:3098:3098) (3596:3596:3596))
        (PORT d[5] (6190:6190:6190) (7055:7055:7055))
        (PORT d[6] (5010:5010:5010) (5766:5766:5766))
        (PORT d[7] (3432:3432:3432) (3997:3997:3997))
        (PORT d[8] (2927:2927:2927) (3379:3379:3379))
        (PORT d[9] (2821:2821:2821) (3247:3247:3247))
        (PORT d[10] (3805:3805:3805) (4320:4320:4320))
        (PORT d[11] (3395:3395:3395) (3940:3940:3940))
        (PORT d[12] (3853:3853:3853) (4436:4436:4436))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3851:3851:3851))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (3687:3687:3687) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4537:4537:4537))
        (PORT d[1] (4279:4279:4279) (4951:4951:4951))
        (PORT d[2] (4555:4555:4555) (5204:5204:5204))
        (PORT d[3] (4416:4416:4416) (5098:5098:5098))
        (PORT d[4] (2644:2644:2644) (3073:3073:3073))
        (PORT d[5] (2502:2502:2502) (2934:2934:2934))
        (PORT d[6] (4721:4721:4721) (5364:5364:5364))
        (PORT d[7] (2454:2454:2454) (2892:2892:2892))
        (PORT d[8] (4496:4496:4496) (5157:5157:5157))
        (PORT d[9] (4723:4723:4723) (5476:5476:5476))
        (PORT d[10] (3808:3808:3808) (4420:4420:4420))
        (PORT d[11] (4630:4630:4630) (5297:5297:5297))
        (PORT d[12] (3721:3721:3721) (4328:4328:4328))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2695:2695:2695) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2695:2695:2695) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1345:1345:1345))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4873:4873:4873))
        (PORT d[1] (2164:2164:2164) (2501:2501:2501))
        (PORT d[2] (3439:3439:3439) (3991:3991:3991))
        (PORT d[3] (3768:3768:3768) (4355:4355:4355))
        (PORT d[4] (3346:3346:3346) (3853:3853:3853))
        (PORT d[5] (3099:3099:3099) (3562:3562:3562))
        (PORT d[6] (3915:3915:3915) (4477:4477:4477))
        (PORT d[7] (3073:3073:3073) (3494:3494:3494))
        (PORT d[8] (1676:1676:1676) (1968:1968:1968))
        (PORT d[9] (3484:3484:3484) (3983:3983:3983))
        (PORT d[10] (3811:3811:3811) (4420:4420:4420))
        (PORT d[11] (3216:3216:3216) (3675:3675:3675))
        (PORT d[12] (3733:3733:3733) (4280:4280:4280))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2938:2938:2938))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2892:2892:2892) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5579:5579:5579) (6378:6378:6378))
        (PORT d[1] (2333:2333:2333) (2690:2690:2690))
        (PORT d[2] (5387:5387:5387) (6141:6141:6141))
        (PORT d[3] (5966:5966:5966) (6804:6804:6804))
        (PORT d[4] (6119:6119:6119) (6947:6947:6947))
        (PORT d[5] (1506:1506:1506) (1776:1776:1776))
        (PORT d[6] (5321:5321:5321) (6073:6073:6073))
        (PORT d[7] (1824:1824:1824) (2083:2083:2083))
        (PORT d[8] (6698:6698:6698) (7671:7671:7671))
        (PORT d[9] (1991:1991:1991) (2328:2328:2328))
        (PORT d[10] (6254:6254:6254) (7206:7206:7206))
        (PORT d[11] (2899:2899:2899) (3354:3354:3354))
        (PORT d[12] (2018:2018:2018) (2342:2342:2342))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (3157:3157:3157) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (3157:3157:3157) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1320:1320:1320))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4983:4983:4983))
        (PORT d[1] (2345:2345:2345) (2706:2706:2706))
        (PORT d[2] (3851:3851:3851) (4466:4466:4466))
        (PORT d[3] (3955:3955:3955) (4570:4570:4570))
        (PORT d[4] (3516:3516:3516) (4044:4044:4044))
        (PORT d[5] (3108:3108:3108) (3573:3573:3573))
        (PORT d[6] (4097:4097:4097) (4685:4685:4685))
        (PORT d[7] (3108:3108:3108) (3538:3538:3538))
        (PORT d[8] (1835:1835:1835) (2143:2143:2143))
        (PORT d[9] (3665:3665:3665) (4187:4187:4187))
        (PORT d[10] (3992:3992:3992) (4629:4629:4629))
        (PORT d[11] (3219:3219:3219) (3680:3680:3680))
        (PORT d[12] (3720:3720:3720) (4266:4266:4266))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1513:1513:1513))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1653:1653:1653) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (6147:6147:6147))
        (PORT d[1] (2361:2361:2361) (2722:2722:2722))
        (PORT d[2] (5202:5202:5202) (5931:5931:5931))
        (PORT d[3] (5790:5790:5790) (6600:6600:6600))
        (PORT d[4] (5948:5948:5948) (6757:6757:6757))
        (PORT d[5] (1472:1472:1472) (1733:1733:1733))
        (PORT d[6] (5150:5150:5150) (5881:5881:5881))
        (PORT d[7] (2728:2728:2728) (3123:3123:3123))
        (PORT d[8] (2091:2091:2091) (2428:2428:2428))
        (PORT d[9] (1961:1961:1961) (2290:2290:2290))
        (PORT d[10] (6054:6054:6054) (6966:6966:6966))
        (PORT d[11] (2730:2730:2730) (3163:3163:3163))
        (PORT d[12] (2201:2201:2201) (2550:2550:2550))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (3336:3336:3336) (3767:3767:3767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (3336:3336:3336) (3767:3767:3767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1555:1555:1555))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4787:4787:4787))
        (PORT d[1] (1998:1998:1998) (2311:2311:2311))
        (PORT d[2] (3275:3275:3275) (3808:3808:3808))
        (PORT d[3] (3578:3578:3578) (4137:4137:4137))
        (PORT d[4] (3173:3173:3173) (3657:3657:3657))
        (PORT d[5] (2910:2910:2910) (3345:3345:3345))
        (PORT d[6] (3732:3732:3732) (4269:4269:4269))
        (PORT d[7] (2889:2889:2889) (3284:3284:3284))
        (PORT d[8] (1652:1652:1652) (1934:1934:1934))
        (PORT d[9] (3311:3311:3311) (3785:3785:3785))
        (PORT d[10] (3628:3628:3628) (4207:4207:4207))
        (PORT d[11] (3030:3030:3030) (3465:3465:3465))
        (PORT d[12] (3554:3554:3554) (4077:4077:4077))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (3044:3044:3044))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2958:2958:2958) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2327:2327:2327))
        (PORT d[1] (2020:2020:2020) (2334:2334:2334))
        (PORT d[2] (1749:1749:1749) (2053:2053:2053))
        (PORT d[3] (6145:6145:6145) (7007:7007:7007))
        (PORT d[4] (2668:2668:2668) (2994:2994:2994))
        (PORT d[5] (1246:1246:1246) (1461:1461:1461))
        (PORT d[6] (2196:2196:2196) (2483:2483:2483))
        (PORT d[7] (1961:1961:1961) (2233:2233:2233))
        (PORT d[8] (2260:2260:2260) (2612:2612:2612))
        (PORT d[9] (2169:2169:2169) (2529:2529:2529))
        (PORT d[10] (6262:6262:6262) (7203:7203:7203))
        (PORT d[11] (3064:3064:3064) (3536:3536:3536))
        (PORT d[12] (2348:2348:2348) (2714:2714:2714))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (2968:2968:2968) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (2968:2968:2968) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1577:1577:1577))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4766:4766:4766))
        (PORT d[1] (2751:2751:2751) (3188:3188:3188))
        (PORT d[2] (3477:3477:3477) (4036:4036:4036))
        (PORT d[3] (3580:3580:3580) (4133:4133:4133))
        (PORT d[4] (3175:3175:3175) (3658:3658:3658))
        (PORT d[5] (2764:2764:2764) (3187:3187:3187))
        (PORT d[6] (3708:3708:3708) (4238:4238:4238))
        (PORT d[7] (2717:2717:2717) (3085:3085:3085))
        (PORT d[8] (2000:2000:2000) (2321:2321:2321))
        (PORT d[9] (3301:3301:3301) (3772:3772:3772))
        (PORT d[10] (3628:3628:3628) (4206:4206:4206))
        (PORT d[11] (2741:2741:2741) (3136:3136:3136))
        (PORT d[12] (3359:3359:3359) (3848:3848:3848))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2112:2112:2112))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2155:2155:2155) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2327:2327:2327))
        (PORT d[1] (2356:2356:2356) (2718:2718:2718))
        (PORT d[2] (5572:5572:5572) (6352:6352:6352))
        (PORT d[3] (5994:5994:5994) (6836:6836:6836))
        (PORT d[4] (2523:2523:2523) (2836:2836:2836))
        (PORT d[5] (1266:1266:1266) (1482:1482:1482))
        (PORT d[6] (2197:2197:2197) (2484:2484:2484))
        (PORT d[7] (2142:2142:2142) (2421:2421:2421))
        (PORT d[8] (2248:2248:2248) (2600:2600:2600))
        (PORT d[9] (2162:2162:2162) (2517:2517:2517))
        (PORT d[10] (6423:6423:6423) (7388:7388:7388))
        (PORT d[11] (2684:2684:2684) (3106:3106:3106))
        (PORT d[12] (2359:2359:2359) (2726:2726:2726))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (2967:2967:2967) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (2967:2967:2967) (3344:3344:3344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1113:1113:1113))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3809:3809:3809))
        (PORT d[1] (2610:2610:2610) (3014:3014:3014))
        (PORT d[2] (2280:2280:2280) (2646:2646:2646))
        (PORT d[3] (2815:2815:2815) (3225:3225:3225))
        (PORT d[4] (2583:2583:2583) (2985:2985:2985))
        (PORT d[5] (967:967:967) (1110:1110:1110))
        (PORT d[6] (4136:4136:4136) (4771:4771:4771))
        (PORT d[7] (1282:1282:1282) (1491:1491:1491))
        (PORT d[8] (1185:1185:1185) (1360:1360:1360))
        (PORT d[9] (2887:2887:2887) (3314:3314:3314))
        (PORT d[10] (1355:1355:1355) (1547:1547:1547))
        (PORT d[11] (1231:1231:1231) (1407:1407:1407))
        (PORT d[12] (901:901:901) (1039:1039:1039))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1287:1287:1287))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (1466:1466:1466) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (5193:5193:5193))
        (PORT d[1] (3010:3010:3010) (3490:3490:3490))
        (PORT d[2] (3693:3693:3693) (4182:4182:4182))
        (PORT d[3] (3941:3941:3941) (4499:4499:4499))
        (PORT d[4] (3466:3466:3466) (3904:3904:3904))
        (PORT d[5] (2786:2786:2786) (3256:3256:3256))
        (PORT d[6] (3170:3170:3170) (3627:3627:3627))
        (PORT d[7] (2566:2566:2566) (3030:3030:3030))
        (PORT d[8] (4547:4547:4547) (5228:5228:5228))
        (PORT d[9] (4149:4149:4149) (4795:4795:4795))
        (PORT d[10] (3537:3537:3537) (4086:4086:4086))
        (PORT d[11] (4008:4008:4008) (4561:4561:4561))
        (PORT d[12] (3891:3891:3891) (4463:4463:4463))
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT ena (1103:1103:1103) (1183:1183:1183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT d[0] (1103:1103:1103) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1342:1342:1342))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3848:3848:3848))
        (PORT d[1] (3315:3315:3315) (3830:3830:3830))
        (PORT d[2] (2968:2968:2968) (3450:3450:3450))
        (PORT d[3] (3721:3721:3721) (4303:4303:4303))
        (PORT d[4] (2478:2478:2478) (2881:2881:2881))
        (PORT d[5] (3397:3397:3397) (3926:3926:3926))
        (PORT d[6] (1479:1479:1479) (1728:1728:1728))
        (PORT d[7] (3126:3126:3126) (3596:3596:3596))
        (PORT d[8] (2695:2695:2695) (3109:3109:3109))
        (PORT d[9] (2627:2627:2627) (3018:3018:3018))
        (PORT d[10] (4487:4487:4487) (5212:5212:5212))
        (PORT d[11] (1794:1794:1794) (2084:2084:2084))
        (PORT d[12] (3238:3238:3238) (3704:3704:3704))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2096:2096:2096))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (2156:2156:2156) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (4458:4458:4458))
        (PORT d[1] (3953:3953:3953) (4589:4589:4589))
        (PORT d[2] (4068:4068:4068) (4621:4621:4621))
        (PORT d[3] (4483:4483:4483) (5124:5124:5124))
        (PORT d[4] (4643:4643:4643) (5254:5254:5254))
        (PORT d[5] (1757:1757:1757) (2069:2069:2069))
        (PORT d[6] (3850:3850:3850) (4410:4410:4410))
        (PORT d[7] (2219:2219:2219) (2540:2540:2540))
        (PORT d[8] (4599:4599:4599) (5290:5290:5290))
        (PORT d[9] (4224:4224:4224) (4904:4904:4904))
        (PORT d[10] (4629:4629:4629) (5342:5342:5342))
        (PORT d[11] (4096:4096:4096) (4655:4655:4655))
        (PORT d[12] (3960:3960:3960) (4556:4556:4556))
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT ena (2785:2785:2785) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT d[0] (2785:2785:2785) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (1157:1157:1157))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1776:1776:1776))
        (PORT d[1] (3762:3762:3762) (4354:4354:4354))
        (PORT d[2] (1186:1186:1186) (1375:1375:1375))
        (PORT d[3] (1512:1512:1512) (1740:1740:1740))
        (PORT d[4] (1170:1170:1170) (1351:1351:1351))
        (PORT d[5] (1154:1154:1154) (1338:1338:1338))
        (PORT d[6] (1137:1137:1137) (1314:1314:1314))
        (PORT d[7] (1094:1094:1094) (1255:1255:1255))
        (PORT d[8] (1398:1398:1398) (1616:1616:1616))
        (PORT d[9] (2734:2734:2734) (3118:3118:3118))
        (PORT d[10] (1275:1275:1275) (1462:1462:1462))
        (PORT d[11] (2045:2045:2045) (2377:2377:2377))
        (PORT d[12] (1462:1462:1462) (1680:1680:1680))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1320:1320:1320))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1494:1494:1494) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3877:3877:3877))
        (PORT d[1] (4439:4439:4439) (5139:5139:5139))
        (PORT d[2] (3387:3387:3387) (3845:3845:3845))
        (PORT d[3] (3595:3595:3595) (4094:4094:4094))
        (PORT d[4] (4724:4724:4724) (5362:5362:5362))
        (PORT d[5] (2139:2139:2139) (2506:2506:2506))
        (PORT d[6] (3746:3746:3746) (4288:4288:4288))
        (PORT d[7] (2424:2424:2424) (2869:2869:2869))
        (PORT d[8] (3759:3759:3759) (4282:4282:4282))
        (PORT d[9] (3757:3757:3757) (4320:4320:4320))
        (PORT d[10] (3677:3677:3677) (4245:4245:4245))
        (PORT d[11] (3581:3581:3581) (4063:4063:4063))
        (PORT d[12] (4073:4073:4073) (4668:4668:4668))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (1674:1674:1674) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (1674:1674:1674) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1125:1125:1125))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1164:1164:1164))
        (PORT d[1] (2462:2462:2462) (2856:2856:2856))
        (PORT d[2] (843:843:843) (980:980:980))
        (PORT d[3] (1671:1671:1671) (1910:1910:1910))
        (PORT d[4] (1167:1167:1167) (1344:1344:1344))
        (PORT d[5] (1164:1164:1164) (1346:1346:1346))
        (PORT d[6] (783:783:783) (906:906:906))
        (PORT d[7] (1439:1439:1439) (1655:1655:1655))
        (PORT d[8] (1044:1044:1044) (1215:1215:1215))
        (PORT d[9] (3090:3090:3090) (3518:3518:3518))
        (PORT d[10] (971:971:971) (1125:1125:1125))
        (PORT d[11] (1642:1642:1642) (1910:1910:1910))
        (PORT d[12] (1092:1092:1092) (1260:1260:1260))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1172:1172:1172))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (1364:1364:1364) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (4313:4313:4313))
        (PORT d[1] (4772:4772:4772) (5504:5504:5504))
        (PORT d[2] (3703:3703:3703) (4196:4196:4196))
        (PORT d[3] (3586:3586:3586) (4090:4090:4090))
        (PORT d[4] (4915:4915:4915) (5577:5577:5577))
        (PORT d[5] (2321:2321:2321) (2712:2712:2712))
        (PORT d[6] (3950:3950:3950) (4526:4526:4526))
        (PORT d[7] (2394:2394:2394) (2828:2828:2828))
        (PORT d[8] (4096:4096:4096) (4659:4659:4659))
        (PORT d[9] (4082:4082:4082) (4682:4682:4682))
        (PORT d[10] (3875:3875:3875) (4471:4471:4471))
        (PORT d[11] (3942:3942:3942) (4480:4480:4480))
        (PORT d[12] (4268:4268:4268) (4883:4883:4883))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (1484:1484:1484) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (1484:1484:1484) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1310:1310:1310))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (981:981:981))
        (PORT d[1] (810:810:810) (935:935:935))
        (PORT d[2] (799:799:799) (931:931:931))
        (PORT d[3] (792:792:792) (920:920:920))
        (PORT d[4] (991:991:991) (1145:1145:1145))
        (PORT d[5] (930:930:930) (1072:1072:1072))
        (PORT d[6] (762:762:762) (883:883:883))
        (PORT d[7] (1435:1435:1435) (1647:1647:1647))
        (PORT d[8] (1008:1008:1008) (1167:1167:1167))
        (PORT d[9] (780:780:780) (901:901:901))
        (PORT d[10] (786:786:786) (909:909:909))
        (PORT d[11] (1671:1671:1671) (1921:1921:1921))
        (PORT d[12] (1127:1127:1127) (1302:1302:1302))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1712:1712:1712))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (PORT d[0] (1849:1849:1849) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (4528:4528:4528))
        (PORT d[1] (4809:4809:4809) (5560:5560:5560))
        (PORT d[2] (3744:3744:3744) (4248:4248:4248))
        (PORT d[3] (3610:3610:3610) (4118:4118:4118))
        (PORT d[4] (5071:5071:5071) (5750:5750:5750))
        (PORT d[5] (2528:2528:2528) (2954:2954:2954))
        (PORT d[6] (4112:4112:4112) (4704:4704:4704))
        (PORT d[7] (3135:3135:3135) (3682:3682:3682))
        (PORT d[8] (4116:4116:4116) (4685:4685:4685))
        (PORT d[9] (4116:4116:4116) (4725:4725:4725))
        (PORT d[10] (4055:4055:4055) (4678:4678:4678))
        (PORT d[11] (3953:3953:3953) (4491:4491:4491))
        (PORT d[12] (4445:4445:4445) (5087:5087:5087))
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (PORT ena (1311:1311:1311) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (PORT d[0] (1311:1311:1311) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1111:1111:1111))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (814:814:814) (947:947:947))
        (PORT d[1] (829:829:829) (956:956:956))
        (PORT d[2] (815:815:815) (948:948:948))
        (PORT d[3] (1677:1677:1677) (1908:1908:1908))
        (PORT d[4] (818:818:818) (948:948:948))
        (PORT d[5] (780:780:780) (903:903:903))
        (PORT d[6] (782:782:782) (905:905:905))
        (PORT d[7] (1446:1446:1446) (1662:1662:1662))
        (PORT d[8] (1205:1205:1205) (1396:1396:1396))
        (PORT d[9] (3083:3083:3083) (3506:3506:3506))
        (PORT d[10] (950:950:950) (1098:1098:1098))
        (PORT d[11] (1619:1619:1619) (1881:1881:1881))
        (PORT d[12] (1121:1121:1121) (1297:1297:1297))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1166:1166:1166))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (1358:1358:1358) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (4307:4307:4307))
        (PORT d[1] (4801:4801:4801) (5551:5551:5551))
        (PORT d[2] (3749:3749:3749) (4260:4260:4260))
        (PORT d[3] (3771:3771:3771) (4299:4299:4299))
        (PORT d[4] (2868:2868:2868) (3343:3343:3343))
        (PORT d[5] (2481:2481:2481) (2894:2894:2894))
        (PORT d[6] (3950:3950:3950) (4521:4521:4521))
        (PORT d[7] (3113:3113:3113) (3656:3656:3656))
        (PORT d[8] (4097:4097:4097) (4662:4662:4662))
        (PORT d[9] (4095:4095:4095) (4697:4697:4697))
        (PORT d[10] (3876:3876:3876) (4472:4472:4472))
        (PORT d[11] (3944:3944:3944) (4481:4481:4481))
        (PORT d[12] (4423:4423:4423) (5060:5060:5060))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (1472:1472:1472) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (1472:1472:1472) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1313:1313:1313))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3847:3847:3847))
        (PORT d[1] (3125:3125:3125) (3608:3608:3608))
        (PORT d[2] (2995:2995:2995) (3486:3486:3486))
        (PORT d[3] (3524:3524:3524) (4073:4073:4073))
        (PORT d[4] (2434:2434:2434) (2816:2816:2816))
        (PORT d[5] (3375:3375:3375) (3896:3896:3896))
        (PORT d[6] (4883:4883:4883) (5620:5620:5620))
        (PORT d[7] (3121:3121:3121) (3592:3592:3592))
        (PORT d[8] (2682:2682:2682) (3094:3094:3094))
        (PORT d[9] (2626:2626:2626) (3017:3017:3017))
        (PORT d[10] (4487:4487:4487) (5212:5212:5212))
        (PORT d[11] (1919:1919:1919) (2215:2215:2215))
        (PORT d[12] (3243:3243:3243) (3715:3715:3715))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2873:2873:2873))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (2784:2784:2784) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (4464:4464:4464))
        (PORT d[1] (3950:3950:3950) (4586:4586:4586))
        (PORT d[2] (3756:3756:3756) (4276:4276:4276))
        (PORT d[3] (4375:4375:4375) (5006:5006:5006))
        (PORT d[4] (4646:4646:4646) (5261:5261:5261))
        (PORT d[5] (1927:1927:1927) (2266:2266:2266))
        (PORT d[6] (3690:3690:3690) (4228:4228:4228))
        (PORT d[7] (2380:2380:2380) (2724:2724:2724))
        (PORT d[8] (2525:2525:2525) (2950:2950:2950))
        (PORT d[9] (4224:4224:4224) (4905:4905:4905))
        (PORT d[10] (4445:4445:4445) (5129:5129:5129))
        (PORT d[11] (4088:4088:4088) (4647:4647:4647))
        (PORT d[12] (3967:3967:3967) (4569:4569:4569))
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT ena (2766:2766:2766) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT d[0] (2766:2766:2766) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1138:1138:1138) (1330:1330:1330))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (4192:4192:4192))
        (PORT d[1] (3305:3305:3305) (3817:3817:3817))
        (PORT d[2] (3155:3155:3155) (3662:3662:3662))
        (PORT d[3] (3721:3721:3721) (4303:4303:4303))
        (PORT d[4] (2634:2634:2634) (3051:3051:3051))
        (PORT d[5] (3385:3385:3385) (3907:3907:3907))
        (PORT d[6] (1480:1480:1480) (1729:1729:1729))
        (PORT d[7] (3272:3272:3272) (3755:3755:3755))
        (PORT d[8] (2689:2689:2689) (3097:3097:3097))
        (PORT d[9] (2789:2789:2789) (3203:3203:3203))
        (PORT d[10] (4474:4474:4474) (5192:5192:5192))
        (PORT d[11] (1935:1935:1935) (2236:2236:2236))
        (PORT d[12] (3239:3239:3239) (3704:3704:3704))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2247:2247:2247))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2310:2310:2310) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4474:4474:4474))
        (PORT d[1] (4126:4126:4126) (4786:4786:4786))
        (PORT d[2] (3932:3932:3932) (4477:4477:4477))
        (PORT d[3] (4558:4558:4558) (5213:5213:5213))
        (PORT d[4] (4644:4644:4644) (5255:5255:5255))
        (PORT d[5] (1759:1759:1759) (2075:2075:2075))
        (PORT d[6] (3709:3709:3709) (4253:4253:4253))
        (PORT d[7] (2361:2361:2361) (2705:2705:2705))
        (PORT d[8] (5124:5124:5124) (5895:5895:5895))
        (PORT d[9] (4378:4378:4378) (5082:5082:5082))
        (PORT d[10] (4650:4650:4650) (5370:5370:5370))
        (PORT d[11] (4110:4110:4110) (4676:4676:4676))
        (PORT d[12] (4135:4135:4135) (4757:4757:4757))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2774:2774:2774) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2774:2774:2774) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1321:1321:1321))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (4011:4011:4011))
        (PORT d[1] (3127:3127:3127) (3614:3614:3614))
        (PORT d[2] (2983:2983:2983) (3470:3470:3470))
        (PORT d[3] (3546:3546:3546) (4107:4107:4107))
        (PORT d[4] (2478:2478:2478) (2873:2873:2873))
        (PORT d[5] (3361:3361:3361) (3878:3878:3878))
        (PORT d[6] (1297:1297:1297) (1522:1522:1522))
        (PORT d[7] (3107:3107:3107) (3569:3569:3569))
        (PORT d[8] (2520:2520:2520) (2909:2909:2909))
        (PORT d[9] (2632:2632:2632) (3028:3028:3028))
        (PORT d[10] (4467:4467:4467) (5187:5187:5187))
        (PORT d[11] (2304:2304:2304) (2657:2657:2657))
        (PORT d[12] (3217:3217:3217) (3680:3680:3680))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2091:2091:2091))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (2163:2163:2163) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4462:4462:4462))
        (PORT d[1] (3945:3945:3945) (4580:4580:4580))
        (PORT d[2] (3745:3745:3745) (4261:4261:4261))
        (PORT d[3] (4215:4215:4215) (4825:4825:4825))
        (PORT d[4] (4784:4784:4784) (5403:5403:5403))
        (PORT d[5] (2125:2125:2125) (2494:2494:2494))
        (PORT d[6] (4372:4372:4372) (5004:5004:5004))
        (PORT d[7] (2379:2379:2379) (2723:2723:2723))
        (PORT d[8] (4954:4954:4954) (5703:5703:5703))
        (PORT d[9] (4425:4425:4425) (5147:5147:5147))
        (PORT d[10] (4457:4457:4457) (5147:5147:5147))
        (PORT d[11] (4089:4089:4089) (4652:4652:4652))
        (PORT d[12] (3953:3953:3953) (4548:4548:4548))
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (PORT ena (2763:2763:2763) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (PORT d[0] (2763:2763:2763) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1337:1337:1337))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (4062:4062:4062))
        (PORT d[1] (3478:3478:3478) (4008:4008:4008))
        (PORT d[2] (3337:3337:3337) (3861:3861:3861))
        (PORT d[3] (3140:3140:3140) (3618:3618:3618))
        (PORT d[4] (2820:2820:2820) (3269:3269:3269))
        (PORT d[5] (3600:3600:3600) (4164:4164:4164))
        (PORT d[6] (5091:5091:5091) (5858:5858:5858))
        (PORT d[7] (3446:3446:3446) (3954:3954:3954))
        (PORT d[8] (2877:2877:2877) (3317:3317:3317))
        (PORT d[9] (2810:2810:2810) (3226:3226:3226))
        (PORT d[10] (3728:3728:3728) (4334:4334:4334))
        (PORT d[11] (1968:1968:1968) (2276:2276:2276))
        (PORT d[12] (3597:3597:3597) (4119:4119:4119))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2160:2160:2160))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2202:2202:2202) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4699:4699:4699))
        (PORT d[1] (4290:4290:4290) (4964:4964:4964))
        (PORT d[2] (4110:4110:4110) (4686:4686:4686))
        (PORT d[3] (4691:4691:4691) (5361:5361:5361))
        (PORT d[4] (4849:4849:4849) (5495:5495:5495))
        (PORT d[5] (1711:1711:1711) (2011:2011:2011))
        (PORT d[6] (4031:4031:4031) (4613:4613:4613))
        (PORT d[7] (2375:2375:2375) (2720:2720:2720))
        (PORT d[8] (5389:5389:5389) (6184:6184:6184))
        (PORT d[9] (4760:4760:4760) (5523:5523:5523))
        (PORT d[10] (4811:4811:4811) (5555:5555:5555))
        (PORT d[11] (4284:4284:4284) (4872:4872:4872))
        (PORT d[12] (4460:4460:4460) (5124:5124:5124))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (2970:2970:2970) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (2970:2970:2970) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1252:1252:1252))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (4202:4202:4202))
        (PORT d[1] (2479:2479:2479) (2879:2879:2879))
        (PORT d[2] (3167:3167:3167) (3678:3678:3678))
        (PORT d[3] (3716:3716:3716) (4296:4296:4296))
        (PORT d[4] (2661:2661:2661) (3088:3088:3088))
        (PORT d[5] (3592:3592:3592) (4155:4155:4155))
        (PORT d[6] (4915:4915:4915) (5659:5659:5659))
        (PORT d[7] (3277:3277:3277) (3759:3759:3759))
        (PORT d[8] (2703:2703:2703) (3118:3118:3118))
        (PORT d[9] (2815:2815:2815) (3237:3237:3237))
        (PORT d[10] (3598:3598:3598) (4190:4190:4190))
        (PORT d[11] (1959:1959:1959) (2266:2266:2266))
        (PORT d[12] (3405:3405:3405) (3895:3895:3895))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1756:1756:1756))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (1839:1839:1839) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4674:4674:4674))
        (PORT d[1] (4123:4123:4123) (4780:4780:4780))
        (PORT d[2] (3923:3923:3923) (4464:4464:4464))
        (PORT d[3] (4394:4394:4394) (5027:5027:5027))
        (PORT d[4] (4825:4825:4825) (5466:5466:5466))
        (PORT d[5] (1751:1751:1751) (2065:2065:2065))
        (PORT d[6] (3869:3869:3869) (4431:4431:4431))
        (PORT d[7] (2549:2549:2549) (2914:2914:2914))
        (PORT d[8] (5380:5380:5380) (6177:6177:6177))
        (PORT d[9] (4216:4216:4216) (4898:4898:4898))
        (PORT d[10] (4638:4638:4638) (5351:5351:5351))
        (PORT d[11] (4275:4275:4275) (4866:4866:4866))
        (PORT d[12] (4124:4124:4124) (4739:4739:4739))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2939:2939:2939) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2939:2939:2939) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1347:1347:1347))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1180:1180:1180))
        (PORT d[1] (2455:2455:2455) (2849:2849:2849))
        (PORT d[2] (1007:1007:1007) (1166:1166:1166))
        (PORT d[3] (989:989:989) (1142:1142:1142))
        (PORT d[4] (992:992:992) (1141:1141:1141))
        (PORT d[5] (966:966:966) (1126:1126:1126))
        (PORT d[6] (966:966:966) (1117:1117:1117))
        (PORT d[7] (1259:1259:1259) (1447:1447:1447))
        (PORT d[8] (1215:1215:1215) (1410:1410:1410))
        (PORT d[9] (2912:2912:2912) (3317:3317:3317))
        (PORT d[10] (1067:1067:1067) (1223:1223:1223))
        (PORT d[11] (1653:1653:1653) (1925:1925:1925))
        (PORT d[12] (1645:1645:1645) (1890:1890:1890))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1700:1700:1700))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1786:1786:1786) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (4093:4093:4093))
        (PORT d[1] (4612:4612:4612) (5333:5333:5333))
        (PORT d[2] (3580:3580:3580) (4070:4070:4070))
        (PORT d[3] (3625:3625:3625) (4130:4130:4130))
        (PORT d[4] (4753:4753:4753) (5399:5399:5399))
        (PORT d[5] (2311:2311:2311) (2701:2701:2701))
        (PORT d[6] (3773:3773:3773) (4321:4321:4321))
        (PORT d[7] (2860:2860:2860) (3374:3374:3374))
        (PORT d[8] (3940:3940:3940) (4486:4486:4486))
        (PORT d[9] (1882:1882:1882) (2203:2203:2203))
        (PORT d[10] (3866:3866:3866) (4465:4465:4465))
        (PORT d[11] (3782:3782:3782) (4298:4298:4298))
        (PORT d[12] (4249:4249:4249) (4860:4860:4860))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (1492:1492:1492) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1492:1492:1492) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1533:1533:1533))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4993:4993:4993))
        (PORT d[1] (2407:2407:2407) (2787:2787:2787))
        (PORT d[2] (4017:4017:4017) (4655:4655:4655))
        (PORT d[3] (3987:3987:3987) (4611:4611:4611))
        (PORT d[4] (3683:3683:3683) (4242:4242:4242))
        (PORT d[5] (3272:3272:3272) (3754:3754:3754))
        (PORT d[6] (4091:4091:4091) (4674:4674:4674))
        (PORT d[7] (3284:3284:3284) (3740:3740:3740))
        (PORT d[8] (1855:1855:1855) (2167:2167:2167))
        (PORT d[9] (3685:3685:3685) (4214:4214:4214))
        (PORT d[10] (3978:3978:3978) (4610:4610:4610))
        (PORT d[11] (3377:3377:3377) (3858:3858:3858))
        (PORT d[12] (3921:3921:3921) (4495:4495:4495))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3308:3308:3308))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (3219:3219:3219) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5978:5978:5978))
        (PORT d[1] (2567:2567:2567) (2959:2959:2959))
        (PORT d[2] (5199:5199:5199) (5923:5923:5923))
        (PORT d[3] (5610:5610:5610) (6397:6397:6397))
        (PORT d[4] (5958:5958:5958) (6775:6775:6775))
        (PORT d[5] (1487:1487:1487) (1753:1753:1753))
        (PORT d[6] (2217:2217:2217) (2509:2509:2509))
        (PORT d[7] (2561:2561:2561) (2935:2935:2935))
        (PORT d[8] (6365:6365:6365) (7299:7299:7299))
        (PORT d[9] (1979:1979:1979) (2310:2310:2310))
        (PORT d[10] (5888:5888:5888) (6777:6777:6777))
        (PORT d[11] (2725:2725:2725) (3160:3160:3160))
        (PORT d[12] (2166:2166:2166) (2502:2502:2502))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (3329:3329:3329) (3755:3755:3755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (3329:3329:3329) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1534:1534:1534))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4978:4978:4978))
        (PORT d[1] (2261:2261:2261) (2625:2625:2625))
        (PORT d[2] (4028:4028:4028) (4671:4671:4671))
        (PORT d[3] (3958:3958:3958) (4572:4572:4572))
        (PORT d[4] (3692:3692:3692) (4252:4252:4252))
        (PORT d[5] (3271:3271:3271) (3753:3753:3753))
        (PORT d[6] (4090:4090:4090) (4674:4674:4674))
        (PORT d[7] (3258:3258:3258) (3705:3705:3705))
        (PORT d[8] (1861:1861:1861) (2178:2178:2178))
        (PORT d[9] (3684:3684:3684) (4213:4213:4213))
        (PORT d[10] (3993:3993:3993) (4630:4630:4630))
        (PORT d[11] (1995:1995:1995) (2318:2318:2318))
        (PORT d[12] (3914:3914:3914) (4487:4487:4487))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1508:1508:1508))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (1639:1639:1639) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5995:5995:5995))
        (PORT d[1] (2228:2228:2228) (2583:2583:2583))
        (PORT d[2] (1562:1562:1562) (1840:1840:1840))
        (PORT d[3] (5644:5644:5644) (6451:6451:6451))
        (PORT d[4] (5948:5948:5948) (6756:6756:6756))
        (PORT d[5] (1480:1480:1480) (1745:1745:1745))
        (PORT d[6] (5150:5150:5150) (5881:5881:5881))
        (PORT d[7] (2549:2549:2549) (2920:2920:2920))
        (PORT d[8] (1957:1957:1957) (2281:2281:2281))
        (PORT d[9] (2311:2311:2311) (2690:2690:2690))
        (PORT d[10] (6044:6044:6044) (6962:6962:6962))
        (PORT d[11] (2719:2719:2719) (3149:3149:3149))
        (PORT d[12] (2014:2014:2014) (2336:2336:2336))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT ena (3316:3316:3316) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (3316:3316:3316) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1324:1324:1324))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (4533:4533:4533))
        (PORT d[1] (2433:2433:2433) (2827:2827:2827))
        (PORT d[2] (4219:4219:4219) (4888:4888:4888))
        (PORT d[3] (4335:4335:4335) (5005:5005:5005))
        (PORT d[4] (3861:3861:3861) (4437:4437:4437))
        (PORT d[5] (3626:3626:3626) (4160:4160:4160))
        (PORT d[6] (4445:4445:4445) (5085:5085:5085))
        (PORT d[7] (3655:3655:3655) (4167:4167:4167))
        (PORT d[8] (2212:2212:2212) (2575:2575:2575))
        (PORT d[9] (4033:4033:4033) (4612:4612:4612))
        (PORT d[10] (4359:4359:4359) (5045:5045:5045))
        (PORT d[11] (2138:2138:2138) (2474:2474:2474))
        (PORT d[12] (4064:4064:4064) (4654:4654:4654))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3287:3287:3287))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (3167:3167:3167) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5744:5744:5744))
        (PORT d[1] (2251:2251:2251) (2609:2609:2609))
        (PORT d[2] (4851:4851:4851) (5532:5532:5532))
        (PORT d[3] (5298:5298:5298) (6063:6063:6063))
        (PORT d[4] (5573:5573:5573) (6326:6326:6326))
        (PORT d[5] (1512:1512:1512) (1780:1780:1780))
        (PORT d[6] (4784:4784:4784) (5467:5467:5467))
        (PORT d[7] (2374:2374:2374) (2722:2722:2722))
        (PORT d[8] (6169:6169:6169) (7075:7075:7075))
        (PORT d[9] (2316:2316:2316) (2697:2697:2697))
        (PORT d[10] (5681:5681:5681) (6540:6540:6540))
        (PORT d[11] (2495:2495:2495) (2884:2884:2884))
        (PORT d[12] (5031:5031:5031) (5775:5775:5775))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT ena (2212:2212:2212) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (2212:2212:2212) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1348:1348:1348))
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (5187:5187:5187))
        (PORT d[1] (2283:2283:2283) (2645:2645:2645))
        (PORT d[2] (4201:4201:4201) (4865:4865:4865))
        (PORT d[3] (4177:4177:4177) (4828:4828:4828))
        (PORT d[4] (3853:3853:3853) (4434:4434:4434))
        (PORT d[5] (3459:3459:3459) (3970:3970:3970))
        (PORT d[6] (4265:4265:4265) (4871:4871:4871))
        (PORT d[7] (3464:3464:3464) (3945:3945:3945))
        (PORT d[8] (2052:2052:2052) (2399:2399:2399))
        (PORT d[9] (3864:3864:3864) (4421:4421:4421))
        (PORT d[10] (4172:4172:4172) (4830:4830:4830))
        (PORT d[11] (1942:1942:1942) (2247:2247:2247))
        (PORT d[12] (4100:4100:4100) (4699:4699:4699))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2225:2225:2225))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (PORT d[0] (2237:2237:2237) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (5769:5769:5769))
        (PORT d[1] (2414:2414:2414) (2794:2794:2794))
        (PORT d[2] (5020:5020:5020) (5718:5718:5718))
        (PORT d[3] (5454:5454:5454) (6233:6233:6233))
        (PORT d[4] (5776:5776:5776) (6568:6568:6568))
        (PORT d[5] (1489:1489:1489) (1760:1760:1760))
        (PORT d[6] (4961:4961:4961) (5665:5665:5665))
        (PORT d[7] (2372:2372:2372) (2717:2717:2717))
        (PORT d[8] (6176:6176:6176) (7086:7086:7086))
        (PORT d[9] (2343:2343:2343) (2732:2732:2732))
        (PORT d[10] (5702:5702:5702) (6564:6564:6564))
        (PORT d[11] (2514:2514:2514) (2912:2912:2912))
        (PORT d[12] (5038:5038:5038) (5783:5783:5783))
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT ena (3508:3508:3508) (3954:3954:3954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT d[0] (3508:3508:3508) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1398:1398:1398))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (5173:5173:5173))
        (PORT d[1] (2414:2414:2414) (2797:2797:2797))
        (PORT d[2] (4223:4223:4223) (4895:4895:4895))
        (PORT d[3] (4148:4148:4148) (4790:4790:4790))
        (PORT d[4] (3687:3687:3687) (4239:4239:4239))
        (PORT d[5] (3458:3458:3458) (3969:3969:3969))
        (PORT d[6] (4264:4264:4264) (4871:4871:4871))
        (PORT d[7] (3457:3457:3457) (3937:3937:3937))
        (PORT d[8] (2039:2039:2039) (2379:2379:2379))
        (PORT d[9] (3843:3843:3843) (4392:4392:4392))
        (PORT d[10] (4161:4161:4161) (4815:4815:4815))
        (PORT d[11] (3531:3531:3531) (4032:4032:4032))
        (PORT d[12] (4092:4092:4092) (4691:4691:4691))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2553:2553:2553))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2577:2577:2577) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5057:5057:5057) (5786:5786:5786))
        (PORT d[1] (2401:2401:2401) (2775:2775:2775))
        (PORT d[2] (5027:5027:5027) (5734:5734:5734))
        (PORT d[3] (5478:5478:5478) (6267:6267:6267))
        (PORT d[4] (5753:5753:5753) (6531:6531:6531))
        (PORT d[5] (1664:1664:1664) (1954:1954:1954))
        (PORT d[6] (4968:4968:4968) (5673:5673:5673))
        (PORT d[7] (2374:2374:2374) (2723:2723:2723))
        (PORT d[8] (6330:6330:6330) (7255:7255:7255))
        (PORT d[9] (2154:2154:2154) (2506:2506:2506))
        (PORT d[10] (5882:5882:5882) (6780:6780:6780))
        (PORT d[11] (2528:2528:2528) (2930:2930:2930))
        (PORT d[12] (5211:5211:5211) (5976:5976:5976))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (3507:3507:3507) (3953:3953:3953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (3507:3507:3507) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1355:1355:1355))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (4548:4548:4548))
        (PORT d[1] (2271:2271:2271) (2637:2637:2637))
        (PORT d[2] (4220:4220:4220) (4889:4889:4889))
        (PORT d[3] (4167:4167:4167) (4813:4813:4813))
        (PORT d[4] (3851:3851:3851) (4433:4433:4433))
        (PORT d[5] (3611:3611:3611) (4141:4141:4141))
        (PORT d[6] (4250:4250:4250) (4857:4857:4857))
        (PORT d[7] (3641:3641:3641) (4150:4150:4150))
        (PORT d[8] (2219:2219:2219) (2586:2586:2586))
        (PORT d[9] (3865:3865:3865) (4422:4422:4422))
        (PORT d[10] (4352:4352:4352) (5037:5037:5037))
        (PORT d[11] (2111:2111:2111) (2437:2437:2437))
        (PORT d[12] (4088:4088:4088) (4681:4681:4681))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2036:2036:2036))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (2110:2110:2110) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5745:5745:5745))
        (PORT d[1] (2393:2393:2393) (2766:2766:2766))
        (PORT d[2] (4842:4842:4842) (5519:5519:5519))
        (PORT d[3] (5282:5282:5282) (6029:6029:6029))
        (PORT d[4] (5785:5785:5785) (6581:6581:6581))
        (PORT d[5] (1477:1477:1477) (1745:1745:1745))
        (PORT d[6] (4959:4959:4959) (5665:5665:5665))
        (PORT d[7] (2371:2371:2371) (2717:2717:2717))
        (PORT d[8] (6175:6175:6175) (7085:7085:7085))
        (PORT d[9] (2139:2139:2139) (2498:2498:2498))
        (PORT d[10] (5695:5695:5695) (6556:6556:6556))
        (PORT d[11] (2344:2344:2344) (2718:2718:2718))
        (PORT d[12] (5041:5041:5041) (5786:5786:5786))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (3675:3675:3675) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (3675:3675:3675) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1073:1073:1073))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4939:4939:4939))
        (PORT d[1] (1018:1018:1018) (1171:1171:1171))
        (PORT d[2] (3747:3747:3747) (4336:4336:4336))
        (PORT d[3] (3745:3745:3745) (4330:4330:4330))
        (PORT d[4] (3791:3791:3791) (4365:4365:4365))
        (PORT d[5] (3293:3293:3293) (3787:3787:3787))
        (PORT d[6] (4386:4386:4386) (5019:5019:5019))
        (PORT d[7] (1386:1386:1386) (1591:1591:1591))
        (PORT d[8] (2008:2008:2008) (2350:2350:2350))
        (PORT d[9] (4017:4017:4017) (4582:4582:4582))
        (PORT d[10] (2694:2694:2694) (3040:3040:3040))
        (PORT d[11] (1217:1217:1217) (1401:1401:1401))
        (PORT d[12] (1141:1141:1141) (1303:1303:1303))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1019:1019:1019))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1234:1234:1234) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2410:2410:2410))
        (PORT d[1] (3339:3339:3339) (3857:3857:3857))
        (PORT d[2] (4127:4127:4127) (4700:4700:4700))
        (PORT d[3] (4685:4685:4685) (5358:5358:5358))
        (PORT d[4] (2760:2760:2760) (3110:3110:3110))
        (PORT d[5] (1859:1859:1859) (2186:2186:2186))
        (PORT d[6] (2068:2068:2068) (2326:2326:2326))
        (PORT d[7] (2319:2319:2319) (2739:2739:2739))
        (PORT d[8] (2275:2275:2275) (2646:2646:2646))
        (PORT d[9] (1949:1949:1949) (2274:2274:2274))
        (PORT d[10] (4102:4102:4102) (4733:4733:4733))
        (PORT d[11] (2702:2702:2702) (3134:3134:3134))
        (PORT d[12] (4604:4604:4604) (5274:5274:5274))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT ena (1500:1500:1500) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (1500:1500:1500) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1105:1105:1105))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4901:4901:4901))
        (PORT d[1] (2051:2051:2051) (2370:2370:2370))
        (PORT d[2] (3552:3552:3552) (4108:4108:4108))
        (PORT d[3] (3561:3561:3561) (4120:4120:4120))
        (PORT d[4] (3760:3760:3760) (4322:4322:4322))
        (PORT d[5] (3115:3115:3115) (3586:3586:3586))
        (PORT d[6] (4209:4209:4209) (4818:4818:4818))
        (PORT d[7] (1185:1185:1185) (1354:1354:1354))
        (PORT d[8] (1831:1831:1831) (2144:2144:2144))
        (PORT d[9] (3837:3837:3837) (4377:4377:4377))
        (PORT d[10] (1161:1161:1161) (1323:1323:1323))
        (PORT d[11] (1385:1385:1385) (1592:1592:1592))
        (PORT d[12] (2437:2437:2437) (2785:2785:2785))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1648:1648:1648))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (1777:1777:1777) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2366:2366:2366))
        (PORT d[1] (2598:2598:2598) (3012:3012:3012))
        (PORT d[2] (4314:4314:4314) (4919:4919:4919))
        (PORT d[3] (4846:4846:4846) (5534:5534:5534))
        (PORT d[4] (2026:2026:2026) (2266:2266:2266))
        (PORT d[5] (1254:1254:1254) (1464:1464:1464))
        (PORT d[6] (1895:1895:1895) (2133:2133:2133))
        (PORT d[7] (2353:2353:2353) (2782:2782:2782))
        (PORT d[8] (5415:5415:5415) (6214:6214:6214))
        (PORT d[9] (4871:4871:4871) (5619:5619:5619))
        (PORT d[10] (4422:4422:4422) (5091:5091:5091))
        (PORT d[11] (2148:2148:2148) (2492:2492:2492))
        (PORT d[12] (4958:4958:4958) (5682:5682:5682))
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT ena (2162:2162:2162) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT d[0] (2162:2162:2162) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (963:963:963))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (4081:4081:4081))
        (PORT d[1] (1019:1019:1019) (1175:1175:1175))
        (PORT d[2] (3754:3754:3754) (4343:4343:4343))
        (PORT d[3] (2786:2786:2786) (3218:3218:3218))
        (PORT d[4] (3946:3946:3946) (4535:4535:4535))
        (PORT d[5] (3294:3294:3294) (3788:3788:3788))
        (PORT d[6] (4382:4382:4382) (5013:5013:5013))
        (PORT d[7] (1013:1013:1013) (1166:1166:1166))
        (PORT d[8] (2016:2016:2016) (2359:2359:2359))
        (PORT d[9] (4018:4018:4018) (4583:4583:4583))
        (PORT d[10] (2700:2700:2700) (3047:3047:3047))
        (PORT d[11] (1371:1371:1371) (1568:1568:1568))
        (PORT d[12] (997:997:997) (1148:1148:1148))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (902:902:902))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1128:1128:1128) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2234:2234:2234))
        (PORT d[1] (3185:3185:3185) (3690:3690:3690))
        (PORT d[2] (4129:4129:4129) (4700:4700:4700))
        (PORT d[3] (4674:4674:4674) (5339:5339:5339))
        (PORT d[4] (2757:2757:2757) (3109:3109:3109))
        (PORT d[5] (1929:1929:1929) (2268:2268:2268))
        (PORT d[6] (3185:3185:3185) (3649:3649:3649))
        (PORT d[7] (2162:2162:2162) (2560:2560:2560))
        (PORT d[8] (5099:5099:5099) (5854:5854:5854))
        (PORT d[9] (4707:4707:4707) (5434:5434:5434))
        (PORT d[10] (4244:4244:4244) (4890:4890:4890))
        (PORT d[11] (2689:2689:2689) (3113:3113:3113))
        (PORT d[12] (4603:4603:4603) (5273:5273:5273))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT ena (1497:1497:1497) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT d[0] (1497:1497:1497) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1125:1125:1125))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (4915:4915:4915))
        (PORT d[1] (1189:1189:1189) (1367:1367:1367))
        (PORT d[2] (3554:3554:3554) (4111:4111:4111))
        (PORT d[3] (3545:3545:3545) (4097:4097:4097))
        (PORT d[4] (3777:3777:3777) (4335:4335:4335))
        (PORT d[5] (3109:3109:3109) (3580:3580:3580))
        (PORT d[6] (4370:4370:4370) (4999:4999:4999))
        (PORT d[7] (1366:1366:1366) (1566:1566:1566))
        (PORT d[8] (1821:1821:1821) (2131:2131:2131))
        (PORT d[9] (3830:3830:3830) (4368:4368:4368))
        (PORT d[10] (2523:2523:2523) (2850:2850:2850))
        (PORT d[11] (1196:1196:1196) (1372:1372:1372))
        (PORT d[12] (2442:2442:2442) (2787:2787:2787))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1181:1181:1181))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (PORT d[0] (1365:1365:1365) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2210:2210:2210))
        (PORT d[1] (2576:2576:2576) (2983:2983:2983))
        (PORT d[2] (4303:4303:4303) (4904:4904:4904))
        (PORT d[3] (4851:4851:4851) (5542:5542:5542))
        (PORT d[4] (2778:2778:2778) (3133:3133:3133))
        (PORT d[5] (1867:1867:1867) (2194:2194:2194))
        (PORT d[6] (2065:2065:2065) (2327:2327:2327))
        (PORT d[7] (2339:2339:2339) (2761:2761:2761))
        (PORT d[8] (2247:2247:2247) (2612:2612:2612))
        (PORT d[9] (4879:4879:4879) (5630:5630:5630))
        (PORT d[10] (4265:4265:4265) (4916:4916:4916))
        (PORT d[11] (4731:4731:4731) (5383:5383:5383))
        (PORT d[12] (4768:4768:4768) (5462:5462:5462))
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (PORT ena (2005:2005:2005) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (PORT d[0] (2005:2005:2005) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1124:1124:1124))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4733:4733:4733))
        (PORT d[1] (2024:2024:2024) (2335:2335:2335))
        (PORT d[2] (3556:3556:3556) (4121:4121:4121))
        (PORT d[3] (3561:3561:3561) (4121:4121:4121))
        (PORT d[4] (3610:3610:3610) (4159:4159:4159))
        (PORT d[5] (3114:3114:3114) (3585:3585:3585))
        (PORT d[6] (4214:4214:4214) (4821:4821:4821))
        (PORT d[7] (1186:1186:1186) (1355:1355:1355))
        (PORT d[8] (1824:1824:1824) (2137:2137:2137))
        (PORT d[9] (3836:3836:3836) (4376:4376:4376))
        (PORT d[10] (2516:2516:2516) (2842:2842:2842))
        (PORT d[11] (1028:1028:1028) (1181:1181:1181))
        (PORT d[12] (2387:2387:2387) (2723:2723:2723))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1215:1215:1215))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (1395:1395:1395) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2400:2400:2400))
        (PORT d[1] (2753:2753:2753) (3179:3179:3179))
        (PORT d[2] (4302:4302:4302) (4900:4900:4900))
        (PORT d[3] (4866:4866:4866) (5564:5564:5564))
        (PORT d[4] (2958:2958:2958) (3338:3338:3338))
        (PORT d[5] (1429:1429:1429) (1668:1668:1668))
        (PORT d[6] (1894:1894:1894) (2132:2132:2132))
        (PORT d[7] (2496:2496:2496) (2940:2940:2940))
        (PORT d[8] (5421:5421:5421) (6220:6220:6220))
        (PORT d[9] (5042:5042:5042) (5814:5814:5814))
        (PORT d[10] (4272:4272:4272) (4922:4922:4922))
        (PORT d[11] (2689:2689:2689) (3119:3119:3119))
        (PORT d[12] (4948:4948:4948) (5664:5664:5664))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2172:2172:2172) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2172:2172:2172) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1221:1221:1221))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (4516:4516:4516))
        (PORT d[1] (1848:1848:1848) (2137:2137:2137))
        (PORT d[2] (3214:3214:3214) (3728:3728:3728))
        (PORT d[3] (3361:3361:3361) (3888:3888:3888))
        (PORT d[4] (3429:3429:3429) (3954:3954:3954))
        (PORT d[5] (2943:2943:2943) (3390:3390:3390))
        (PORT d[6] (4036:4036:4036) (4618:4618:4618))
        (PORT d[7] (2192:2192:2192) (2494:2494:2494))
        (PORT d[8] (1609:1609:1609) (1886:1886:1886))
        (PORT d[9] (3658:3658:3658) (4176:4176:4176))
        (PORT d[10] (2337:2337:2337) (2641:2641:2641))
        (PORT d[11] (2254:2254:2254) (2567:2567:2567))
        (PORT d[12] (2225:2225:2225) (2545:2545:2545))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1411:1411:1411))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1584:1584:1584) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2213:2213:2213))
        (PORT d[1] (2935:2935:2935) (3386:3386:3386))
        (PORT d[2] (4479:4479:4479) (5098:5098:5098))
        (PORT d[3] (5056:5056:5056) (5782:5782:5782))
        (PORT d[4] (2017:2017:2017) (2265:2265:2265))
        (PORT d[5] (1590:1590:1590) (1846:1846:1846))
        (PORT d[6] (1716:1716:1716) (1930:1930:1930))
        (PORT d[7] (1721:1721:1721) (1948:1948:1948))
        (PORT d[8] (2062:2062:2062) (2393:2393:2393))
        (PORT d[9] (1784:1784:1784) (2084:2084:2084))
        (PORT d[10] (4633:4633:4633) (5333:5333:5333))
        (PORT d[11] (2136:2136:2136) (2482:2482:2482))
        (PORT d[12] (1983:1983:1983) (2297:2297:2297))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (3750:3750:3750) (4219:4219:4219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (3750:3750:3750) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1380:1380:1380))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (4322:4322:4322))
        (PORT d[1] (2264:2264:2264) (2631:2631:2631))
        (PORT d[2] (4035:4035:4035) (4678:4678:4678))
        (PORT d[3] (4145:4145:4145) (4787:4787:4787))
        (PORT d[4] (3688:3688:3688) (4241:4241:4241))
        (PORT d[5] (3463:3463:3463) (3979:3979:3979))
        (PORT d[6] (4271:4271:4271) (4883:4883:4883))
        (PORT d[7] (3292:3292:3292) (3749:3749:3749))
        (PORT d[8] (2043:2043:2043) (2389:2389:2389))
        (PORT d[9] (3829:3829:3829) (4375:4375:4375))
        (PORT d[10] (4153:4153:4153) (4806:4806:4806))
        (PORT d[11] (2128:2128:2128) (2455:2455:2455))
        (PORT d[12] (3896:3896:3896) (4464:4464:4464))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2057:2057:2057))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT d[0] (2142:2142:2142) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5209:5209:5209) (5946:5946:5946))
        (PORT d[1] (2422:2422:2422) (2803:2803:2803))
        (PORT d[2] (5026:5026:5026) (5730:5730:5730))
        (PORT d[3] (5470:5470:5470) (6253:6253:6253))
        (PORT d[4] (5764:5764:5764) (6546:6546:6546))
        (PORT d[5] (1487:1487:1487) (1747:1747:1747))
        (PORT d[6] (2306:2306:2306) (2604:2604:2604))
        (PORT d[7] (2543:2543:2543) (2913:2913:2913))
        (PORT d[8] (6356:6356:6356) (7290:7290:7290))
        (PORT d[9] (2290:2290:2290) (2667:2667:2667))
        (PORT d[10] (5868:5868:5868) (6753:6753:6753))
        (PORT d[11] (2537:2537:2537) (2940:2940:2940))
        (PORT d[12] (2170:2170:2170) (2509:2509:2509))
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT ena (3490:3490:3490) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT d[0] (3490:3490:3490) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1182:1182:1182))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4922:4922:4922))
        (PORT d[1] (1019:1019:1019) (1172:1172:1172))
        (PORT d[2] (3578:3578:3578) (4147:4147:4147))
        (PORT d[3] (3691:3691:3691) (4258:4258:4258))
        (PORT d[4] (3788:3788:3788) (4356:4356:4356))
        (PORT d[5] (3286:3286:3286) (3781:3781:3781))
        (PORT d[6] (1091:1091:1091) (1286:1286:1286))
        (PORT d[7] (1167:1167:1167) (1336:1336:1336))
        (PORT d[8] (1825:1825:1825) (2141:2141:2141))
        (PORT d[9] (3996:3996:3996) (4553:4553:4553))
        (PORT d[10] (2695:2695:2695) (3045:3045:3045))
        (PORT d[11] (1004:1004:1004) (1152:1152:1152))
        (PORT d[12] (2455:2455:2455) (2807:2807:2807))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1864:1864:1864))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1964:1964:1964) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2405:2405:2405))
        (PORT d[1] (2462:2462:2462) (2849:2849:2849))
        (PORT d[2] (4307:4307:4307) (4911:4911:4911))
        (PORT d[3] (4683:4683:4683) (5354:5354:5354))
        (PORT d[4] (2788:2788:2788) (3148:3148:3148))
        (PORT d[5] (1879:1879:1879) (2212:2212:2212))
        (PORT d[6] (2063:2063:2063) (2320:2320:2320))
        (PORT d[7] (2345:2345:2345) (2773:2773:2773))
        (PORT d[8] (2267:2267:2267) (2638:2638:2638))
        (PORT d[9] (4891:4891:4891) (5648:5648:5648))
        (PORT d[10] (4261:4261:4261) (4910:4910:4910))
        (PORT d[11] (2518:2518:2518) (2929:2929:2929))
        (PORT d[12] (2198:2198:2198) (2549:2549:2549))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (1501:1501:1501) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (1501:1501:1501) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1407:1407:1407))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (4289:4289:4289))
        (PORT d[1] (2434:2434:2434) (2818:2818:2818))
        (PORT d[2] (4035:4035:4035) (4679:4679:4679))
        (PORT d[3] (3977:3977:3977) (4596:4596:4596))
        (PORT d[4] (3684:3684:3684) (4243:4243:4243))
        (PORT d[5] (3279:3279:3279) (3765:3765:3765))
        (PORT d[6] (4246:4246:4246) (4852:4852:4852))
        (PORT d[7] (3279:3279:3279) (3729:3729:3729))
        (PORT d[8] (1869:1869:1869) (2187:2187:2187))
        (PORT d[9] (3674:3674:3674) (4202:4202:4202))
        (PORT d[10] (4138:4138:4138) (4789:4789:4789))
        (PORT d[11] (3392:3392:3392) (3880:3880:3880))
        (PORT d[12] (3909:3909:3909) (4476:4476:4476))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1743:1743:1743))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (1841:1841:1841) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (5933:5933:5933))
        (PORT d[1] (2244:2244:2244) (2598:2598:2598))
        (PORT d[2] (5036:5036:5036) (5744:5744:5744))
        (PORT d[3] (5452:5452:5452) (6219:6219:6219))
        (PORT d[4] (5927:5927:5927) (6732:6732:6732))
        (PORT d[5] (1505:1505:1505) (1770:1770:1770))
        (PORT d[6] (5140:5140:5140) (5871:5871:5871))
        (PORT d[7] (2550:2550:2550) (2920:2920:2920))
        (PORT d[8] (6364:6364:6364) (7299:7299:7299))
        (PORT d[9] (2313:2313:2313) (2698:2698:2698))
        (PORT d[10] (5881:5881:5881) (6769:6769:6769))
        (PORT d[11] (2548:2548:2548) (2954:2954:2954))
        (PORT d[12] (5216:5216:5216) (5983:5983:5983))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (3507:3507:3507) (3961:3961:3961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (3507:3507:3507) (3961:3961:3961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1437:1437:1437))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4785:4785:4785))
        (PORT d[1] (2335:2335:2335) (2695:2695:2695))
        (PORT d[2] (3831:3831:3831) (4442:4442:4442))
        (PORT d[3] (3797:3797:3797) (4393:4393:4393))
        (PORT d[4] (3514:3514:3514) (4050:4050:4050))
        (PORT d[5] (3101:3101:3101) (3565:3565:3565))
        (PORT d[6] (1621:1621:1621) (1902:1902:1902))
        (PORT d[7] (3100:3100:3100) (3529:3529:3529))
        (PORT d[8] (1823:1823:1823) (2127:2127:2127))
        (PORT d[9] (3504:3504:3504) (4011:4011:4011))
        (PORT d[10] (3804:3804:3804) (4412:4412:4412))
        (PORT d[11] (3212:3212:3212) (3671:3671:3671))
        (PORT d[12] (3740:3740:3740) (4288:4288:4288))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2445:2445:2445))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2440:2440:2440) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5421:5421:5421) (6203:6203:6203))
        (PORT d[1] (2344:2344:2344) (2701:2701:2701))
        (PORT d[2] (5380:5380:5380) (6127:6127:6127))
        (PORT d[3] (5797:5797:5797) (6610:6610:6610))
        (PORT d[4] (2530:2530:2530) (2847:2847:2847))
        (PORT d[5] (1493:1493:1493) (1756:1756:1756))
        (PORT d[6] (2198:2198:2198) (2495:2495:2495))
        (PORT d[7] (2736:2736:2736) (3132:3132:3132))
        (PORT d[8] (2126:2126:2126) (2476:2476:2476))
        (PORT d[9] (1978:1978:1978) (2313:2313:2313))
        (PORT d[10] (6075:6075:6075) (6990:6990:6990))
        (PORT d[11] (2905:2905:2905) (3366:3366:3366))
        (PORT d[12] (2172:2172:2172) (2516:2516:2516))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (3147:3147:3147) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (3147:3147:3147) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1649:1649:1649))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (4136:4136:4136))
        (PORT d[1] (2587:2587:2587) (3015:3015:3015))
        (PORT d[2] (2446:2446:2446) (2863:2863:2863))
        (PORT d[3] (3432:3432:3432) (4000:4000:4000))
        (PORT d[4] (3208:3208:3208) (3744:3744:3744))
        (PORT d[5] (3632:3632:3632) (4206:4206:4206))
        (PORT d[6] (4106:4106:4106) (4727:4727:4727))
        (PORT d[7] (3442:3442:3442) (3998:3998:3998))
        (PORT d[8] (3159:3159:3159) (3664:3664:3664))
        (PORT d[9] (2581:2581:2581) (2959:2959:2959))
        (PORT d[10] (3141:3141:3141) (3564:3564:3564))
        (PORT d[11] (2867:2867:2867) (3357:3357:3357))
        (PORT d[12] (3270:3270:3270) (3776:3776:3776))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2730:2730:2730))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (2743:2743:2743) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (4450:4450:4450))
        (PORT d[1] (3368:3368:3368) (3908:3908:3908))
        (PORT d[2] (4673:4673:4673) (5334:5334:5334))
        (PORT d[3] (4503:4503:4503) (5170:5170:5170))
        (PORT d[4] (2717:2717:2717) (3163:3163:3163))
        (PORT d[5] (2524:2524:2524) (2955:2955:2955))
        (PORT d[6] (4356:4356:4356) (5011:5011:5011))
        (PORT d[7] (3072:3072:3072) (3618:3618:3618))
        (PORT d[8] (4398:4398:4398) (5026:5026:5026))
        (PORT d[9] (4254:4254:4254) (4925:4925:4925))
        (PORT d[10] (4260:4260:4260) (4951:4951:4951))
        (PORT d[11] (3598:3598:3598) (4093:4093:4093))
        (PORT d[12] (3967:3967:3967) (4544:4544:4544))
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT ena (2297:2297:2297) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT d[0] (2297:2297:2297) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1637:1637:1637))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (4331:4331:4331))
        (PORT d[1] (2578:2578:2578) (3010:3010:3010))
        (PORT d[2] (2436:2436:2436) (2849:2849:2849))
        (PORT d[3] (3419:3419:3419) (3981:3981:3981))
        (PORT d[4] (3398:3398:3398) (3960:3960:3960))
        (PORT d[5] (3798:3798:3798) (4389:4389:4389))
        (PORT d[6] (4092:4092:4092) (4721:4721:4721))
        (PORT d[7] (3583:3583:3583) (4168:4168:4168))
        (PORT d[8] (2968:2968:2968) (3435:3435:3435))
        (PORT d[9] (2946:2946:2946) (3372:3372:3372))
        (PORT d[10] (2679:2679:2679) (3044:3044:3044))
        (PORT d[11] (3140:3140:3140) (3682:3682:3682))
        (PORT d[12] (3366:3366:3366) (3877:3877:3877))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2462:2462:2462))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2478:2478:2478) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4653:4653:4653))
        (PORT d[1] (3363:3363:3363) (3902:3902:3902))
        (PORT d[2] (4852:4852:4852) (5538:5538:5538))
        (PORT d[3] (4697:4697:4697) (5396:5396:5396))
        (PORT d[4] (2847:2847:2847) (3313:3313:3313))
        (PORT d[5] (2709:2709:2709) (3167:3167:3167))
        (PORT d[6] (3457:3457:3457) (3932:3932:3932))
        (PORT d[7] (3265:3265:3265) (3841:3841:3841))
        (PORT d[8] (3910:3910:3910) (4481:4481:4481))
        (PORT d[9] (4437:4437:4437) (5131:5131:5131))
        (PORT d[10] (4399:4399:4399) (5100:5100:5100))
        (PORT d[11] (3616:3616:3616) (4116:4116:4116))
        (PORT d[12] (3116:3116:3116) (3642:3642:3642))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2116:2116:2116) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2116:2116:2116) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1800:1800:1800))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4600:4600:4600))
        (PORT d[1] (3143:3143:3143) (3641:3641:3641))
        (PORT d[2] (2837:2837:2837) (3310:3310:3310))
        (PORT d[3] (4018:4018:4018) (4677:4677:4677))
        (PORT d[4] (2910:2910:2910) (3382:3382:3382))
        (PORT d[5] (6382:6382:6382) (7279:7279:7279))
        (PORT d[6] (4820:4820:4820) (5545:5545:5545))
        (PORT d[7] (3405:3405:3405) (3963:3963:3963))
        (PORT d[8] (3096:3096:3096) (3562:3562:3562))
        (PORT d[9] (2642:2642:2642) (3042:3042:3042))
        (PORT d[10] (3598:3598:3598) (4076:4076:4076))
        (PORT d[11] (3230:3230:3230) (3755:3755:3755))
        (PORT d[12] (3695:3695:3695) (4260:4260:4260))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3498:3498:3498))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3419:3419:3419) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (4129:4129:4129))
        (PORT d[1] (4088:4088:4088) (4733:4733:4733))
        (PORT d[2] (4376:4376:4376) (5001:5001:5001))
        (PORT d[3] (4214:4214:4214) (4857:4857:4857))
        (PORT d[4] (2454:2454:2454) (2858:2858:2858))
        (PORT d[5] (2440:2440:2440) (2858:2858:2858))
        (PORT d[6] (4531:4531:4531) (5145:5145:5145))
        (PORT d[7] (3166:3166:3166) (3700:3700:3700))
        (PORT d[8] (4303:4303:4303) (4933:4933:4933))
        (PORT d[9] (4528:4528:4528) (5248:5248:5248))
        (PORT d[10] (3697:3697:3697) (4295:4295:4295))
        (PORT d[11] (4452:4452:4452) (5097:5097:5097))
        (PORT d[12] (3573:3573:3573) (4166:4166:4166))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (2511:2511:2511) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (2511:2511:2511) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1780:1780:1780))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (4616:4616:4616))
        (PORT d[1] (2556:2556:2556) (2972:2972:2972))
        (PORT d[2] (3017:3017:3017) (3515:3515:3515))
        (PORT d[3] (4193:4193:4193) (4875:4875:4875))
        (PORT d[4] (3111:3111:3111) (3613:3613:3613))
        (PORT d[5] (6191:6191:6191) (7058:7058:7058))
        (PORT d[6] (5006:5006:5006) (5759:5759:5759))
        (PORT d[7] (3433:3433:3433) (3998:3998:3998))
        (PORT d[8] (2928:2928:2928) (3380:3380:3380))
        (PORT d[9] (2822:2822:2822) (3248:3248:3248))
        (PORT d[10] (3838:3838:3838) (4364:4364:4364))
        (PORT d[11] (2598:2598:2598) (3032:3032:3032))
        (PORT d[12] (3895:3895:3895) (4495:4495:4495))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2700:2700:2700))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (2637:2637:2637) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4535:4535:4535))
        (PORT d[1] (4287:4287:4287) (4960:4960:4960))
        (PORT d[2] (4545:4545:4545) (5190:5190:5190))
        (PORT d[3] (4406:4406:4406) (5082:5082:5082))
        (PORT d[4] (2664:2664:2664) (3090:3090:3090))
        (PORT d[5] (2490:2490:2490) (2915:2915:2915))
        (PORT d[6] (4705:4705:4705) (5339:5339:5339))
        (PORT d[7] (2597:2597:2597) (3055:3055:3055))
        (PORT d[8] (4659:4659:4659) (5347:5347:5347))
        (PORT d[9] (4914:4914:4914) (5703:5703:5703))
        (PORT d[10] (3817:3817:3817) (4431:4431:4431))
        (PORT d[11] (4627:4627:4627) (5294:5294:5294))
        (PORT d[12] (3745:3745:3745) (4360:4360:4360))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT ena (2707:2707:2707) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT d[0] (2707:2707:2707) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1659:1659:1659))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4600:4600:4600))
        (PORT d[1] (2971:2971:2971) (3458:3458:3458))
        (PORT d[2] (2966:2966:2966) (3461:3461:3461))
        (PORT d[3] (4002:4002:4002) (4653:4653:4653))
        (PORT d[4] (2924:2924:2924) (3398:3398:3398))
        (PORT d[5] (6382:6382:6382) (7282:7282:7282))
        (PORT d[6] (4830:4830:4830) (5557:5557:5557))
        (PORT d[7] (3391:3391:3391) (3951:3951:3951))
        (PORT d[8] (2755:2755:2755) (3188:3188:3188))
        (PORT d[9] (3009:3009:3009) (3466:3466:3466))
        (PORT d[10] (3625:3625:3625) (4112:4112:4112))
        (PORT d[11] (3231:3231:3231) (3756:3756:3756))
        (PORT d[12] (3686:3686:3686) (4249:4249:4249))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3637:3637:3637))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (3506:3506:3506) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3840:3840:3840))
        (PORT d[1] (4101:4101:4101) (4740:4740:4740))
        (PORT d[2] (4366:4366:4366) (4987:4987:4987))
        (PORT d[3] (4236:4236:4236) (4891:4891:4891))
        (PORT d[4] (2473:2473:2473) (2872:2872:2872))
        (PORT d[5] (2318:2318:2318) (2723:2723:2723))
        (PORT d[6] (4525:4525:4525) (5134:5134:5134))
        (PORT d[7] (3165:3165:3165) (3694:3694:3694))
        (PORT d[8] (4476:4476:4476) (5137:5137:5137))
        (PORT d[9] (4688:4688:4688) (5433:5433:5433))
        (PORT d[10] (3631:3631:3631) (4216:4216:4216))
        (PORT d[11] (4456:4456:4456) (5103:5103:5103))
        (PORT d[12] (3580:3580:3580) (4174:4174:4174))
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (PORT ena (2523:2523:2523) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (PORT d[0] (2523:2523:2523) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1733:1733:1733))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4318:4318:4318))
        (PORT d[1] (2779:2779:2779) (3236:3236:3236))
        (PORT d[2] (2451:2451:2451) (2868:2868:2868))
        (PORT d[3] (3610:3610:3610) (4202:4202:4202))
        (PORT d[4] (3543:3543:3543) (4117:4117:4117))
        (PORT d[5] (3439:3439:3439) (3981:3981:3981))
        (PORT d[6] (4107:4107:4107) (4728:4728:4728))
        (PORT d[7] (3625:3625:3625) (4210:4210:4210))
        (PORT d[8] (3119:3119:3119) (3604:3604:3604))
        (PORT d[9] (2602:2602:2602) (2988:2988:2988))
        (PORT d[10] (2952:2952:2952) (3343:3343:3343))
        (PORT d[11] (2962:2962:2962) (3456:3456:3456))
        (PORT d[12] (3447:3447:3447) (3979:3979:3979))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2304:2304:2304))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (2303:2303:2303) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (4413:4413:4413))
        (PORT d[1] (3537:3537:3537) (4101:4101:4101))
        (PORT d[2] (4501:4501:4501) (5143:5143:5143))
        (PORT d[3] (4317:4317:4317) (4959:4959:4959))
        (PORT d[4] (2733:2733:2733) (3188:3188:3188))
        (PORT d[5] (2489:2489:2489) (2913:2913:2913))
        (PORT d[6] (4179:4179:4179) (4812:4812:4812))
        (PORT d[7] (2890:2890:2890) (3410:3410:3410))
        (PORT d[8] (4241:4241:4241) (4853:4853:4853))
        (PORT d[9] (4207:4207:4207) (4864:4864:4864))
        (PORT d[10] (4065:4065:4065) (4723:4723:4723))
        (PORT d[11] (3717:3717:3717) (4217:4217:4217))
        (PORT d[12] (3793:3793:3793) (4348:4348:4348))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT ena (2290:2290:2290) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (2290:2290:2290) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1420:1420:1420))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4742:4742:4742))
        (PORT d[1] (2567:2567:2567) (2993:2993:2993))
        (PORT d[2] (2246:2246:2246) (2627:2627:2627))
        (PORT d[3] (3817:3817:3817) (4443:4443:4443))
        (PORT d[4] (3931:3931:3931) (4573:4573:4573))
        (PORT d[5] (3731:3731:3731) (4319:4319:4319))
        (PORT d[6] (4456:4456:4456) (5137:5137:5137))
        (PORT d[7] (3949:3949:3949) (4585:4585:4585))
        (PORT d[8] (3330:3330:3330) (3852:3852:3852))
        (PORT d[9] (2421:2421:2421) (2785:2785:2785))
        (PORT d[10] (3058:3058:3058) (3476:3476:3476))
        (PORT d[11] (2407:2407:2407) (2814:2814:2814))
        (PORT d[12] (2927:2927:2927) (3373:3373:3373))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2364:2364:2364))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (2427:2427:2427) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3624:3624:3624))
        (PORT d[1] (3719:3719:3719) (4306:4306:4306))
        (PORT d[2] (3948:3948:3948) (4507:4507:4507))
        (PORT d[3] (3447:3447:3447) (3970:3970:3970))
        (PORT d[4] (2920:2920:2920) (3403:3403:3403))
        (PORT d[5] (3074:3074:3074) (3584:3584:3584))
        (PORT d[6] (3824:3824:3824) (4353:4353:4353))
        (PORT d[7] (3148:3148:3148) (3687:3687:3687))
        (PORT d[8] (4288:4288:4288) (4915:4915:4915))
        (PORT d[9] (3794:3794:3794) (4390:4390:4390))
        (PORT d[10] (3387:3387:3387) (3923:3923:3923))
        (PORT d[11] (4015:4015:4015) (4583:4583:4583))
        (PORT d[12] (3458:3458:3458) (4028:4028:4028))
        (PORT clk (1254:1254:1254) (1281:1281:1281))
        (PORT ena (2320:2320:2320) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1281:1281:1281))
        (PORT d[0] (2320:2320:2320) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1724:1724:1724))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (4542:4542:4542))
        (PORT d[1] (2569:2569:2569) (2991:2991:2991))
        (PORT d[2] (2425:2425:2425) (2838:2838:2838))
        (PORT d[3] (3426:3426:3426) (3990:3990:3990))
        (PORT d[4] (3580:3580:3580) (4172:4172:4172))
        (PORT d[5] (3799:3799:3799) (4390:4390:4390))
        (PORT d[6] (4242:4242:4242) (4892:4892:4892))
        (PORT d[7] (3577:3577:3577) (4155:4155:4155))
        (PORT d[8] (3351:3351:3351) (3876:3876:3876))
        (PORT d[9] (2960:2960:2960) (3392:3392:3392))
        (PORT d[10] (2698:2698:2698) (3068:3068:3068))
        (PORT d[11] (2996:2996:2996) (3510:3510:3510))
        (PORT d[12] (3400:3400:3400) (3923:3923:3923))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2941:2941:2941))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (PORT d[0] (2876:2876:2876) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (4630:4630:4630))
        (PORT d[1] (3358:3358:3358) (3895:3895:3895))
        (PORT d[2] (4864:4864:4864) (5551:5551:5551))
        (PORT d[3] (4705:4705:4705) (5397:5397:5397))
        (PORT d[4] (2545:2545:2545) (2970:2970:2970))
        (PORT d[5] (2857:2857:2857) (3332:3332:3332))
        (PORT d[6] (3465:3465:3465) (3941:3941:3941))
        (PORT d[7] (3434:3434:3434) (4035:4035:4035))
        (PORT d[8] (3913:3913:3913) (4482:4482:4482))
        (PORT d[9] (4009:4009:4009) (4643:4643:4643))
        (PORT d[10] (4410:4410:4410) (5112:5112:5112))
        (PORT d[11] (3637:3637:3637) (4145:4145:4145))
        (PORT d[12] (3136:3136:3136) (3670:3670:3670))
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT ena (2106:2106:2106) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT d[0] (2106:2106:2106) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1645:1645:1645))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (4284:4284:4284))
        (PORT d[1] (2606:2606:2606) (3039:3039:3039))
        (PORT d[2] (2443:2443:2443) (2859:2859:2859))
        (PORT d[3] (3440:3440:3440) (4009:4009:4009))
        (PORT d[4] (3381:3381:3381) (3939:3939:3939))
        (PORT d[5] (3447:3447:3447) (3990:3990:3990))
        (PORT d[6] (4110:4110:4110) (4727:4727:4727))
        (PORT d[7] (3450:3450:3450) (4007:4007:4007))
        (PORT d[8] (3152:3152:3152) (3644:3644:3644))
        (PORT d[9] (2779:2779:2779) (3187:3187:3187))
        (PORT d[10] (2984:2984:2984) (3387:3387:3387))
        (PORT d[11] (2861:2861:2861) (3345:3345:3345))
        (PORT d[12] (3268:3268:3268) (3771:3771:3771))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (3168:3168:3168))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (3066:3066:3066) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (4599:4599:4599))
        (PORT d[1] (3386:3386:3386) (3930:3930:3930))
        (PORT d[2] (4522:4522:4522) (5167:5167:5167))
        (PORT d[3] (4609:4609:4609) (5274:5274:5274))
        (PORT d[4] (2546:2546:2546) (2973:2973:2973))
        (PORT d[5] (2510:2510:2510) (2935:2935:2935))
        (PORT d[6] (4175:4175:4175) (4802:4802:4802))
        (PORT d[7] (3206:3206:3206) (3760:3760:3760))
        (PORT d[8] (4229:4229:4229) (4839:4839:4839))
        (PORT d[9] (4240:4240:4240) (4904:4904:4904))
        (PORT d[10] (4247:4247:4247) (4936:4936:4936))
        (PORT d[11] (3893:3893:3893) (4420:4420:4420))
        (PORT d[12] (3116:3116:3116) (3644:3644:3644))
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT ena (2283:2283:2283) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT d[0] (2283:2283:2283) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1837:1837:1837))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4730:4730:4730))
        (PORT d[1] (2961:2961:2961) (3449:3449:3449))
        (PORT d[2] (2793:2793:2793) (3266:3266:3266))
        (PORT d[3] (3830:3830:3830) (4461:4461:4461))
        (PORT d[4] (2946:2946:2946) (3422:3422:3422))
        (PORT d[5] (6556:6556:6556) (7481:7481:7481))
        (PORT d[6] (4647:4647:4647) (5343:5343:5343))
        (PORT d[7] (3410:3410:3410) (3964:3964:3964))
        (PORT d[8] (2932:2932:2932) (3377:3377:3377))
        (PORT d[9] (2623:2623:2623) (3019:3019:3019))
        (PORT d[10] (3448:3448:3448) (3908:3908:3908))
        (PORT d[11] (3196:3196:3196) (3711:3711:3711))
        (PORT d[12] (3534:3534:3534) (4080:4080:4080))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2154:2154:2154))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2178:2178:2178) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (4119:4119:4119))
        (PORT d[1] (3894:3894:3894) (4507:4507:4507))
        (PORT d[2] (4348:4348:4348) (4965:4965:4965))
        (PORT d[3] (4046:4046:4046) (4668:4668:4668))
        (PORT d[4] (2496:2496:2496) (2906:2906:2906))
        (PORT d[5] (2125:2125:2125) (2498:2498:2498))
        (PORT d[6] (4346:4346:4346) (4930:4930:4930))
        (PORT d[7] (3144:3144:3144) (3677:3677:3677))
        (PORT d[8] (4308:4308:4308) (4943:4943:4943))
        (PORT d[9] (4686:4686:4686) (5437:5437:5437))
        (PORT d[10] (3623:3623:3623) (4203:4203:4203))
        (PORT d[11] (4279:4279:4279) (4900:4900:4900))
        (PORT d[12] (3561:3561:3561) (4153:4153:4153))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2497:2497:2497) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2497:2497:2497) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1585:1585:1585))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4747:4747:4747))
        (PORT d[1] (2536:2536:2536) (2954:2954:2954))
        (PORT d[2] (2425:2425:2425) (2840:2840:2840))
        (PORT d[3] (3613:3613:3613) (4203:4203:4203))
        (PORT d[4] (3768:3768:3768) (4390:4390:4390))
        (PORT d[5] (3771:3771:3771) (4368:4368:4368))
        (PORT d[6] (4431:4431:4431) (5107:5107:5107))
        (PORT d[7] (3761:3761:3761) (4365:4365:4365))
        (PORT d[8] (3503:3503:3503) (4039:4039:4039))
        (PORT d[9] (3123:3123:3123) (3571:3571:3571))
        (PORT d[10] (2887:2887:2887) (3285:3285:3285))
        (PORT d[11] (3184:3184:3184) (3726:3726:3726))
        (PORT d[12] (3546:3546:3546) (4077:4077:4077))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2508:2508:2508))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2482:2482:2482) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3645:3645:3645))
        (PORT d[1] (3700:3700:3700) (4281:4281:4281))
        (PORT d[2] (5039:5039:5039) (5747:5747:5747))
        (PORT d[3] (4880:4880:4880) (5599:5599:5599))
        (PORT d[4] (2746:2746:2746) (3195:3195:3195))
        (PORT d[5] (3040:3040:3040) (3541:3541:3541))
        (PORT d[6] (3650:3650:3650) (4153:4153:4153))
        (PORT d[7] (3609:3609:3609) (4231:4231:4231))
        (PORT d[8] (4102:4102:4102) (4698:4698:4698))
        (PORT d[9] (3824:3824:3824) (4432:4432:4432))
        (PORT d[10] (3492:3492:3492) (4044:4044:4044))
        (PORT d[11] (3823:3823:3823) (4359:4359:4359))
        (PORT d[12] (3550:3550:3550) (4134:4134:4134))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT ena (2141:2141:2141) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (2141:2141:2141) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1415:1415:1415))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (6351:6351:6351))
        (PORT d[1] (2269:2269:2269) (2602:2602:2602))
        (PORT d[2] (2266:2266:2266) (2613:2613:2613))
        (PORT d[3] (3760:3760:3760) (4360:4360:4360))
        (PORT d[4] (3107:3107:3107) (3555:3555:3555))
        (PORT d[5] (2123:2123:2123) (2423:2423:2423))
        (PORT d[6] (3237:3237:3237) (3685:3685:3685))
        (PORT d[7] (5350:5350:5350) (6252:6252:6252))
        (PORT d[8] (2277:2277:2277) (2666:2666:2666))
        (PORT d[9] (3333:3333:3333) (3815:3815:3815))
        (PORT d[10] (3156:3156:3156) (3643:3643:3643))
        (PORT d[11] (2887:2887:2887) (3355:3355:3355))
        (PORT d[12] (2882:2882:2882) (3294:3294:3294))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2817:2817:2817))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (2748:2748:2748) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1910:1910:1910))
        (PORT d[1] (1239:1239:1239) (1417:1417:1417))
        (PORT d[2] (1106:1106:1106) (1303:1303:1303))
        (PORT d[3] (2118:2118:2118) (2459:2459:2459))
        (PORT d[4] (988:988:988) (1128:1128:1128))
        (PORT d[5] (2345:2345:2345) (2740:2740:2740))
        (PORT d[6] (1131:1131:1131) (1287:1287:1287))
        (PORT d[7] (1107:1107:1107) (1255:1255:1255))
        (PORT d[8] (1310:1310:1310) (1514:1514:1514))
        (PORT d[9] (1317:1317:1317) (1508:1508:1508))
        (PORT d[10] (2017:2017:2017) (2292:2292:2292))
        (PORT d[11] (1995:1995:1995) (2323:2323:2323))
        (PORT d[12] (1276:1276:1276) (1472:1472:1472))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (2332:2332:2332) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (2332:2332:2332) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1171:1171:1171))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (6544:6544:6544))
        (PORT d[1] (2091:2091:2091) (2402:2402:2402))
        (PORT d[2] (2088:2088:2088) (2410:2410:2410))
        (PORT d[3] (1967:1967:1967) (2241:2241:2241))
        (PORT d[4] (2019:2019:2019) (2300:2300:2300))
        (PORT d[5] (2161:2161:2161) (2468:2468:2468))
        (PORT d[6] (3288:3288:3288) (3752:3752:3752))
        (PORT d[7] (2009:2009:2009) (2280:2280:2280))
        (PORT d[8] (2456:2456:2456) (2869:2869:2869))
        (PORT d[9] (3490:3490:3490) (3991:3991:3991))
        (PORT d[10] (3329:3329:3329) (3837:3837:3837))
        (PORT d[11] (2207:2207:2207) (2576:2576:2576))
        (PORT d[12] (3056:3056:3056) (3491:3491:3491))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2571:2571:2571))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2559:2559:2559) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1600:1600:1600))
        (PORT d[1] (1435:1435:1435) (1643:1643:1643))
        (PORT d[2] (1292:1292:1292) (1524:1524:1524))
        (PORT d[3] (1781:1781:1781) (2076:2076:2076))
        (PORT d[4] (805:805:805) (918:918:918))
        (PORT d[5] (2255:2255:2255) (2628:2628:2628))
        (PORT d[6] (930:930:930) (1054:1054:1054))
        (PORT d[7] (904:904:904) (1025:1025:1025))
        (PORT d[8] (1460:1460:1460) (1684:1684:1684))
        (PORT d[9] (1540:1540:1540) (1773:1773:1773))
        (PORT d[10] (2212:2212:2212) (2518:2518:2518))
        (PORT d[11] (1900:1900:1900) (2202:2202:2202))
        (PORT d[12] (1477:1477:1477) (1706:1706:1706))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2175:2175:2175) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2175:2175:2175) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1138:1138:1138))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4766:4766:4766))
        (PORT d[1] (1729:1729:1729) (1985:1985:1985))
        (PORT d[2] (1750:1750:1750) (2016:2016:2016))
        (PORT d[3] (1632:1632:1632) (1853:1853:1853))
        (PORT d[4] (1690:1690:1690) (1943:1943:1943))
        (PORT d[5] (2541:2541:2541) (2907:2907:2907))
        (PORT d[6] (3628:3628:3628) (4137:4137:4137))
        (PORT d[7] (2378:2378:2378) (2709:2709:2709))
        (PORT d[8] (1341:1341:1341) (1584:1584:1584))
        (PORT d[9] (2167:2167:2167) (2466:2466:2466))
        (PORT d[10] (1784:1784:1784) (2038:2038:2038))
        (PORT d[11] (2316:2316:2316) (2707:2707:2707))
        (PORT d[12] (2324:2324:2324) (2655:2655:2655))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2963:2963:2963))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2923:2923:2923) (3256:3256:3256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1033:1033:1033))
        (PORT d[1] (1632:1632:1632) (1866:1866:1866))
        (PORT d[2] (2248:2248:2248) (2554:2554:2554))
        (PORT d[3] (1912:1912:1912) (2176:2176:2176))
        (PORT d[4] (1094:1094:1094) (1240:1240:1240))
        (PORT d[5] (1903:1903:1903) (2224:2224:2224))
        (PORT d[6] (2009:2009:2009) (2288:2288:2288))
        (PORT d[7] (1962:1962:1962) (2304:2304:2304))
        (PORT d[8] (1643:1643:1643) (1887:1887:1887))
        (PORT d[9] (2066:2066:2066) (2413:2413:2413))
        (PORT d[10] (2064:2064:2064) (2406:2406:2406))
        (PORT d[11] (1992:1992:1992) (2266:2266:2266))
        (PORT d[12] (2240:2240:2240) (2596:2596:2596))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2178:2178:2178) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2178:2178:2178) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1384:1384:1384))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5288:5288:5288) (6178:6178:6178))
        (PORT d[1] (2266:2266:2266) (2593:2593:2593))
        (PORT d[2] (2276:2276:2276) (2623:2623:2623))
        (PORT d[3] (3605:3605:3605) (4185:4185:4185))
        (PORT d[4] (2946:2946:2946) (3375:3375:3375))
        (PORT d[5] (2142:2142:2142) (2445:2445:2445))
        (PORT d[6] (4683:4683:4683) (5394:5394:5394))
        (PORT d[7] (5232:5232:5232) (6124:6124:6124))
        (PORT d[8] (2117:2117:2117) (2489:2489:2489))
        (PORT d[9] (3135:3135:3135) (3582:3582:3582))
        (PORT d[10] (3168:3168:3168) (3663:3663:3663))
        (PORT d[11] (2879:2879:2879) (3347:3347:3347))
        (PORT d[12] (2887:2887:2887) (3305:3305:3305))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2441:2441:2441))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2509:2509:2509) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1881:1881:1881))
        (PORT d[1] (1376:1376:1376) (1566:1566:1566))
        (PORT d[2] (1444:1444:1444) (1691:1691:1691))
        (PORT d[3] (1767:1767:1767) (2055:2055:2055))
        (PORT d[4] (1020:1020:1020) (1167:1167:1167))
        (PORT d[5] (2090:2090:2090) (2453:2453:2453))
        (PORT d[6] (1153:1153:1153) (1318:1318:1318))
        (PORT d[7] (2944:2944:2944) (3462:3462:3462))
        (PORT d[8] (1315:1315:1315) (1524:1524:1524))
        (PORT d[9] (1312:1312:1312) (1507:1507:1507))
        (PORT d[10] (1825:1825:1825) (2068:2068:2068))
        (PORT d[11] (1980:1980:1980) (2305:2305:2305))
        (PORT d[12] (1282:1282:1282) (1481:1481:1481))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (2181:2181:2181) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (2181:2181:2181) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1164:1164:1164))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4831:4831:4831))
        (PORT d[1] (1702:1702:1702) (1953:1953:1953))
        (PORT d[2] (1553:1553:1553) (1798:1798:1798))
        (PORT d[3] (1839:1839:1839) (2098:2098:2098))
        (PORT d[4] (1523:1523:1523) (1755:1755:1755))
        (PORT d[5] (1818:1818:1818) (2082:2082:2082))
        (PORT d[6] (3807:3807:3807) (4335:4335:4335))
        (PORT d[7] (2576:2576:2576) (2941:2941:2941))
        (PORT d[8] (1155:1155:1155) (1376:1376:1376))
        (PORT d[9] (2189:2189:2189) (2491:2491:2491))
        (PORT d[10] (1961:1961:1961) (2233:2233:2233))
        (PORT d[11] (1633:1633:1633) (1877:1877:1877))
        (PORT d[12] (1657:1657:1657) (1907:1907:1907))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1841:1841:1841))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (1964:1964:1964) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (3186:3186:3186))
        (PORT d[1] (1810:1810:1810) (2069:2069:2069))
        (PORT d[2] (1903:1903:1903) (2167:2167:2167))
        (PORT d[3] (1731:1731:1731) (1970:1970:1970))
        (PORT d[4] (3567:3567:3567) (4142:4142:4142))
        (PORT d[5] (1698:1698:1698) (1982:1982:1982))
        (PORT d[6] (1842:1842:1842) (2098:2098:2098))
        (PORT d[7] (1814:1814:1814) (2142:2142:2142))
        (PORT d[8] (1969:1969:1969) (2307:2307:2307))
        (PORT d[9] (1892:1892:1892) (2221:2221:2221))
        (PORT d[10] (4975:4975:4975) (5724:5724:5724))
        (PORT d[11] (1807:1807:1807) (2055:2055:2055))
        (PORT d[12] (2057:2057:2057) (2387:2387:2387))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (2380:2380:2380) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2380:2380:2380) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1408:1408:1408))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (6415:6415:6415))
        (PORT d[1] (2496:2496:2496) (2858:2858:2858))
        (PORT d[2] (2510:2510:2510) (2894:2894:2894))
        (PORT d[3] (3569:3569:3569) (4131:4131:4131))
        (PORT d[4] (2906:2906:2906) (3325:3325:3325))
        (PORT d[5] (2317:2317:2317) (2644:2644:2644))
        (PORT d[6] (4491:4491:4491) (5175:5175:5175))
        (PORT d[7] (5060:5060:5060) (5930:5930:5930))
        (PORT d[8] (1930:1930:1930) (2276:2276:2276))
        (PORT d[9] (2847:2847:2847) (3254:3254:3254))
        (PORT d[10] (2807:2807:2807) (3244:3244:3244))
        (PORT d[11] (2690:2690:2690) (3130:3130:3130))
        (PORT d[12] (2675:2675:2675) (3056:3056:3056))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2959:2959:2959))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (2871:2871:2871) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1946:1946:1946))
        (PORT d[1] (1777:1777:1777) (2035:2035:2035))
        (PORT d[2] (1269:1269:1269) (1493:1493:1493))
        (PORT d[3] (1958:1958:1958) (2283:2283:2283))
        (PORT d[4] (1204:1204:1204) (1377:1377:1377))
        (PORT d[5] (2328:2328:2328) (2719:2719:2719))
        (PORT d[6] (1631:1631:1631) (1859:1859:1859))
        (PORT d[7] (2768:2768:2768) (3265:3265:3265))
        (PORT d[8] (1492:1492:1492) (1722:1722:1722))
        (PORT d[9] (1492:1492:1492) (1711:1711:1711))
        (PORT d[10] (1643:1643:1643) (1864:1864:1864))
        (PORT d[11] (1922:1922:1922) (2236:2236:2236))
        (PORT d[12] (1466:1466:1466) (1689:1689:1689))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (2402:2402:2402) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT d[0] (2402:2402:2402) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1407:1407:1407))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (6394:6394:6394))
        (PORT d[1] (2507:2507:2507) (2875:2875:2875))
        (PORT d[2] (2522:2522:2522) (2911:2911:2911))
        (PORT d[3] (3579:3579:3579) (4142:4142:4142))
        (PORT d[4] (2734:2734:2734) (3127:3127:3127))
        (PORT d[5] (2318:2318:2318) (2645:2645:2645))
        (PORT d[6] (4320:4320:4320) (4983:4983:4983))
        (PORT d[7] (5041:5041:5041) (5906:5906:5906))
        (PORT d[8] (2068:2068:2068) (2434:2434:2434))
        (PORT d[9] (2991:2991:2991) (3416:3416:3416))
        (PORT d[10] (2770:2770:2770) (3195:3195:3195))
        (PORT d[11] (2665:2665:2665) (3100:3100:3100))
        (PORT d[12] (2511:2511:2511) (2867:2867:2867))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1825:1825:1825))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (1906:1906:1906) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1962:1962:1962))
        (PORT d[1] (1607:1607:1607) (1840:1840:1840))
        (PORT d[2] (1260:1260:1260) (1483:1483:1483))
        (PORT d[3] (1934:1934:1934) (2252:2252:2252))
        (PORT d[4] (1195:1195:1195) (1364:1364:1364))
        (PORT d[5] (2333:2333:2333) (2725:2725:2725))
        (PORT d[6] (1475:1475:1475) (1676:1676:1676))
        (PORT d[7] (1579:1579:1579) (1777:1777:1777))
        (PORT d[8] (1511:1511:1511) (1745:1745:1745))
        (PORT d[9] (1517:1517:1517) (1742:1742:1742))
        (PORT d[10] (1612:1612:1612) (1822:1822:1822))
        (PORT d[11] (1689:1689:1689) (1911:1911:1911))
        (PORT d[12] (1465:1465:1465) (1683:1683:1683))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (2411:2411:2411) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (2411:2411:2411) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1373:1373:1373))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (6350:6350:6350))
        (PORT d[1] (2111:2111:2111) (2417:2417:2417))
        (PORT d[2] (2125:2125:2125) (2460:2460:2460))
        (PORT d[3] (1978:1978:1978) (2254:2254:2254))
        (PORT d[4] (3125:3125:3125) (3578:3578:3578))
        (PORT d[5] (1998:1998:1998) (2284:2284:2284))
        (PORT d[6] (3100:3100:3100) (3537:3537:3537))
        (PORT d[7] (5524:5524:5524) (6448:6448:6448))
        (PORT d[8] (2297:2297:2297) (2694:2694:2694))
        (PORT d[9] (3327:3327:3327) (3804:3804:3804))
        (PORT d[10] (3362:3362:3362) (3884:3884:3884))
        (PORT d[11] (2377:2377:2377) (2781:2781:2781))
        (PORT d[12] (2872:2872:2872) (3282:3282:3282))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2272:2272:2272))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (2348:2348:2348) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1687:1687:1687))
        (PORT d[1] (1251:1251:1251) (1430:1430:1430))
        (PORT d[2] (1125:1125:1125) (1335:1335:1335))
        (PORT d[3] (1619:1619:1619) (1889:1889:1889))
        (PORT d[4] (827:827:827) (945:945:945))
        (PORT d[5] (2519:2519:2519) (2937:2937:2937))
        (PORT d[6] (965:965:965) (1099:1099:1099))
        (PORT d[7] (1083:1083:1083) (1224:1224:1224))
        (PORT d[8] (1300:1300:1300) (1508:1508:1508))
        (PORT d[9] (1336:1336:1336) (1534:1534:1534))
        (PORT d[10] (2017:2017:2017) (2293:2293:2293))
        (PORT d[11] (1875:1875:1875) (2172:2172:2172))
        (PORT d[12] (1276:1276:1276) (1468:1468:1468))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT ena (2019:2019:2019) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2019:2019:2019) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1393:1393:1393))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (6566:6566:6566))
        (PORT d[1] (3063:3063:3063) (3550:3550:3550))
        (PORT d[2] (3047:3047:3047) (3539:3539:3539))
        (PORT d[3] (2536:2536:2536) (2894:2894:2894))
        (PORT d[4] (2999:2999:2999) (3452:3452:3452))
        (PORT d[5] (2808:2808:2808) (3200:3200:3200))
        (PORT d[6] (2472:2472:2472) (2801:2801:2801))
        (PORT d[7] (3649:3649:3649) (4203:4203:4203))
        (PORT d[8] (1531:1531:1531) (1798:1798:1798))
        (PORT d[9] (2869:2869:2869) (3260:3260:3260))
        (PORT d[10] (2855:2855:2855) (3309:3309:3309))
        (PORT d[11] (2384:2384:2384) (2777:2777:2777))
        (PORT d[12] (2966:2966:2966) (3377:3377:3377))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3902:3902:3902))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (3686:3686:3686) (4195:4195:4195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (682:682:682))
        (PORT d[1] (562:562:562) (663:663:663))
        (PORT d[2] (555:555:555) (654:654:654))
        (PORT d[3] (758:758:758) (884:884:884))
        (PORT d[4] (607:607:607) (716:716:716))
        (PORT d[5] (1479:1479:1479) (1719:1719:1719))
        (PORT d[6] (442:442:442) (530:530:530))
        (PORT d[7] (428:428:428) (509:509:509))
        (PORT d[8] (623:623:623) (747:747:747))
        (PORT d[9] (407:407:407) (488:488:488))
        (PORT d[10] (522:522:522) (614:614:614))
        (PORT d[11] (1170:1170:1170) (1343:1343:1343))
        (PORT d[12] (669:669:669) (779:779:779))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2223:2223:2223) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2223:2223:2223) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1162:1162:1162))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4790:4790:4790))
        (PORT d[1] (1884:1884:1884) (2162:2162:2162))
        (PORT d[2] (1929:1929:1929) (2227:2227:2227))
        (PORT d[3] (2116:2116:2116) (2402:2402:2402))
        (PORT d[4] (2042:2042:2042) (2340:2340:2340))
        (PORT d[5] (2345:2345:2345) (2681:2681:2681))
        (PORT d[6] (3463:3463:3463) (3951:3951:3951))
        (PORT d[7] (2205:2205:2205) (2514:2514:2514))
        (PORT d[8] (1497:1497:1497) (1758:1758:1758))
        (PORT d[9] (3486:3486:3486) (3984:3984:3984))
        (PORT d[10] (2120:2120:2120) (2414:2414:2414))
        (PORT d[11] (2162:2162:2162) (2527:2527:2527))
        (PORT d[12] (2269:2269:2269) (2597:2597:2597))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2280:2280:2280))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2317:2317:2317) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1415:1415:1415))
        (PORT d[1] (1446:1446:1446) (1653:1653:1653))
        (PORT d[2] (2248:2248:2248) (2555:2555:2555))
        (PORT d[3] (1922:1922:1922) (2185:2185:2185))
        (PORT d[4] (807:807:807) (919:919:919))
        (PORT d[5] (2098:2098:2098) (2451:2451:2451))
        (PORT d[6] (2028:2028:2028) (2307:2307:2307))
        (PORT d[7] (938:938:938) (1069:1069:1069))
        (PORT d[8] (1472:1472:1472) (1697:1697:1697))
        (PORT d[9] (1521:1521:1521) (1741:1741:1741))
        (PORT d[10] (2034:2034:2034) (2379:2379:2379))
        (PORT d[11] (1909:1909:1909) (2213:2213:2213))
        (PORT d[12] (1456:1456:1456) (1672:1672:1672))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (2154:2154:2154) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (2154:2154:2154) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1503:1503:1503))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2789:2789:2789))
        (PORT d[1] (3256:3256:3256) (3785:3785:3785))
        (PORT d[2] (2538:2538:2538) (2943:2943:2943))
        (PORT d[3] (3397:3397:3397) (3958:3958:3958))
        (PORT d[4] (2319:2319:2319) (2686:2686:2686))
        (PORT d[5] (3558:3558:3558) (4105:4105:4105))
        (PORT d[6] (4079:4079:4079) (4679:4679:4679))
        (PORT d[7] (2167:2167:2167) (2476:2476:2476))
        (PORT d[8] (2772:2772:2772) (3161:3161:3161))
        (PORT d[9] (2144:2144:2144) (2443:2443:2443))
        (PORT d[10] (2150:2150:2150) (2443:2443:2443))
        (PORT d[11] (3074:3074:3074) (3602:3602:3602))
        (PORT d[12] (2153:2153:2153) (2446:2446:2446))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2571:2571:2571))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (2600:2600:2600) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4845:4845:4845))
        (PORT d[1] (3033:3033:3033) (3517:3517:3517))
        (PORT d[2] (2869:2869:2869) (3247:3247:3247))
        (PORT d[3] (4326:4326:4326) (4968:4968:4968))
        (PORT d[4] (4217:4217:4217) (4797:4797:4797))
        (PORT d[5] (2207:2207:2207) (2597:2597:2597))
        (PORT d[6] (3111:3111:3111) (3545:3545:3545))
        (PORT d[7] (2675:2675:2675) (3166:3166:3166))
        (PORT d[8] (2737:2737:2737) (3144:3144:3144))
        (PORT d[9] (2878:2878:2878) (3346:3346:3346))
        (PORT d[10] (2989:2989:2989) (3442:3442:3442))
        (PORT d[11] (3082:3082:3082) (3510:3510:3510))
        (PORT d[12] (2794:2794:2794) (3206:3206:3206))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (2048:2048:2048) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (2048:2048:2048) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1515:1515:1515))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2803:2803:2803))
        (PORT d[1] (2380:2380:2380) (2730:2730:2730))
        (PORT d[2] (2209:2209:2209) (2582:2582:2582))
        (PORT d[3] (3604:3604:3604) (4196:4196:4196))
        (PORT d[4] (2492:2492:2492) (2893:2893:2893))
        (PORT d[5] (3713:3713:3713) (4276:4276:4276))
        (PORT d[6] (1766:1766:1766) (2056:2056:2056))
        (PORT d[7] (2250:2250:2250) (2564:2564:2564))
        (PORT d[8] (2305:2305:2305) (2629:2629:2629))
        (PORT d[9] (2144:2144:2144) (2450:2450:2450))
        (PORT d[10] (2337:2337:2337) (2656:2656:2656))
        (PORT d[11] (3063:3063:3063) (3590:3590:3590))
        (PORT d[12] (2636:2636:2636) (2999:2999:2999))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1965:1965:1965))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2004:2004:2004) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (5012:5012:5012))
        (PORT d[1] (2819:2819:2819) (3262:3262:3262))
        (PORT d[2] (4426:4426:4426) (5061:5061:5061))
        (PORT d[3] (2678:2678:2678) (3061:3061:3061))
        (PORT d[4] (4241:4241:4241) (4825:4825:4825))
        (PORT d[5] (2392:2392:2392) (2810:2810:2810))
        (PORT d[6] (2750:2750:2750) (3123:3123:3123))
        (PORT d[7] (2635:2635:2635) (3111:3111:3111))
        (PORT d[8] (2563:2563:2563) (2948:2948:2948))
        (PORT d[9] (2698:2698:2698) (3141:3141:3141))
        (PORT d[10] (2827:2827:2827) (3264:3264:3264))
        (PORT d[11] (2896:2896:2896) (3298:3298:3298))
        (PORT d[12] (2630:2630:2630) (3025:3025:3025))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT ena (2418:2418:2418) (2714:2714:2714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (2418:2418:2418) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1557:1557:1557))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (4346:4346:4346))
        (PORT d[1] (2564:2564:2564) (2980:2980:2980))
        (PORT d[2] (2443:2443:2443) (2862:2862:2862))
        (PORT d[3] (3417:3417:3417) (3982:3982:3982))
        (PORT d[4] (3387:3387:3387) (3944:3944:3944))
        (PORT d[5] (3805:3805:3805) (4400:4400:4400))
        (PORT d[6] (4099:4099:4099) (4724:4724:4724))
        (PORT d[7] (3571:3571:3571) (4153:4153:4153))
        (PORT d[8] (3158:3158:3158) (3664:3664:3664))
        (PORT d[9] (2951:2951:2951) (3382:3382:3382))
        (PORT d[10] (2662:2662:2662) (3020:3020:3020))
        (PORT d[11] (2975:2975:2975) (3485:3485:3485))
        (PORT d[12] (3380:3380:3380) (3901:3901:3901))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2580:2580:2580))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (2592:2592:2592) (2873:2873:2873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4654:4654:4654))
        (PORT d[1] (3346:3346:3346) (3873:3873:3873))
        (PORT d[2] (4701:4701:4701) (5373:5373:5373))
        (PORT d[3] (4835:4835:4835) (5548:5548:5548))
        (PORT d[4] (2846:2846:2846) (3310:3310:3310))
        (PORT d[5] (2695:2695:2695) (3147:3147:3147))
        (PORT d[6] (3445:3445:3445) (3919:3919:3919))
        (PORT d[7] (3264:3264:3264) (3840:3840:3840))
        (PORT d[8] (3848:3848:3848) (4411:4411:4411))
        (PORT d[9] (4436:4436:4436) (5130:5130:5130))
        (PORT d[10] (4437:4437:4437) (5155:5155:5155))
        (PORT d[11] (3615:3615:3615) (4120:4120:4120))
        (PORT d[12] (3971:3971:3971) (4543:4543:4543))
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (PORT ena (2122:2122:2122) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (PORT d[0] (2122:2122:2122) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1522:1522:1522))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4737:4737:4737))
        (PORT d[1] (2545:2545:2545) (2967:2967:2967))
        (PORT d[2] (2253:2253:2253) (2633:2633:2633))
        (PORT d[3] (3809:3809:3809) (4436:4436:4436))
        (PORT d[4] (3777:3777:3777) (4401:4401:4401))
        (PORT d[5] (3574:3574:3574) (4140:4140:4140))
        (PORT d[6] (4442:4442:4442) (5117:5117:5117))
        (PORT d[7] (3937:3937:3937) (4571:4571:4571))
        (PORT d[8] (2508:2508:2508) (2885:2885:2885))
        (PORT d[9] (2430:2430:2430) (2798:2798:2798))
        (PORT d[10] (3052:3052:3052) (3473:3473:3473))
        (PORT d[11] (2551:2551:2551) (2970:2970:2970))
        (PORT d[12] (3912:3912:3912) (4506:4506:4506))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2718:2718:2718))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (2664:2664:2664) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3624:3624:3624))
        (PORT d[1] (3716:3716:3716) (4298:4298:4298))
        (PORT d[2] (3779:3779:3779) (4313:4313:4313))
        (PORT d[3] (5046:5046:5046) (5792:5792:5792))
        (PORT d[4] (2917:2917:2917) (3400:3400:3400))
        (PORT d[5] (3061:3061:3061) (3564:3564:3564))
        (PORT d[6] (3811:3811:3811) (4337:4337:4337))
        (PORT d[7] (3616:3616:3616) (4239:4239:4239))
        (PORT d[8] (4273:4273:4273) (4897:4897:4897))
        (PORT d[9] (3650:3650:3650) (4234:4234:4234))
        (PORT d[10] (3325:3325:3325) (3857:3857:3857))
        (PORT d[11] (3995:3995:3995) (4555:4555:4555))
        (PORT d[12] (3458:3458:3458) (4028:4028:4028))
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT ena (2312:2312:2312) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT d[0] (2312:2312:2312) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1531:1531:1531))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4736:4736:4736))
        (PORT d[1] (2549:2549:2549) (2970:2970:2970))
        (PORT d[2] (2253:2253:2253) (2634:2634:2634))
        (PORT d[3] (3635:3635:3635) (4233:4233:4233))
        (PORT d[4] (3755:3755:3755) (4371:4371:4371))
        (PORT d[5] (3761:3761:3761) (4355:4355:4355))
        (PORT d[6] (4448:4448:4448) (5128:5128:5128))
        (PORT d[7] (3113:3113:3113) (3608:3608:3608))
        (PORT d[8] (3336:3336:3336) (3861:3861:3861))
        (PORT d[9] (2412:2412:2412) (2775:2775:2775))
        (PORT d[10] (2872:2872:2872) (3267:3267:3267))
        (PORT d[11] (2556:2556:2556) (2976:2976:2976))
        (PORT d[12] (3746:3746:3746) (4317:4317:4317))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2389:2389:2389))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2424:2424:2424) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3794:3794:3794))
        (PORT d[1] (3716:3716:3716) (4290:4290:4290))
        (PORT d[2] (5055:5055:5055) (5767:5767:5767))
        (PORT d[3] (3442:3442:3442) (3963:3963:3963))
        (PORT d[4] (2742:2742:2742) (3198:3198:3198))
        (PORT d[5] (3066:3066:3066) (3575:3575:3575))
        (PORT d[6] (3664:3664:3664) (4173:4173:4173))
        (PORT d[7] (2671:2671:2671) (3147:3147:3147))
        (PORT d[8] (4103:4103:4103) (4699:4699:4699))
        (PORT d[9] (3810:3810:3810) (4415:4415:4415))
        (PORT d[10] (3480:3480:3480) (4032:4032:4032))
        (PORT d[11] (3995:3995:3995) (4560:4560:4560))
        (PORT d[12] (3564:3564:3564) (4150:4150:4150))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT ena (2141:2141:2141) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (2141:2141:2141) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1882:1882:1882))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (4377:4377:4377))
        (PORT d[1] (2778:2778:2778) (3242:3242:3242))
        (PORT d[2] (2758:2758:2758) (3219:3219:3219))
        (PORT d[3] (3806:3806:3806) (4419:4419:4419))
        (PORT d[4] (2791:2791:2791) (3248:3248:3248))
        (PORT d[5] (6888:6888:6888) (7858:7858:7858))
        (PORT d[6] (4441:4441:4441) (5108:5108:5108))
        (PORT d[7] (3419:3419:3419) (3976:3976:3976))
        (PORT d[8] (2757:2757:2757) (3182:3182:3182))
        (PORT d[9] (2648:2648:2648) (3050:3050:3050))
        (PORT d[10] (3266:3266:3266) (3699:3699:3699))
        (PORT d[11] (2869:2869:2869) (3340:3340:3340))
        (PORT d[12] (3348:3348:3348) (3864:3864:3864))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2838:2838:2838))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (2797:2797:2797) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (4094:4094:4094))
        (PORT d[1] (3663:3663:3663) (4236:4236:4236))
        (PORT d[2] (4132:4132:4132) (4716:4716:4716))
        (PORT d[3] (3882:3882:3882) (4468:4468:4468))
        (PORT d[4] (2327:2327:2327) (2714:2714:2714))
        (PORT d[5] (1942:1942:1942) (2286:2286:2286))
        (PORT d[6] (4170:4170:4170) (4729:4729:4729))
        (PORT d[7] (2807:2807:2807) (3294:3294:3294))
        (PORT d[8] (4127:4127:4127) (4737:4737:4737))
        (PORT d[9] (3995:3995:3995) (4639:4639:4639))
        (PORT d[10] (3795:3795:3795) (4396:4396:4396))
        (PORT d[11] (4098:4098:4098) (4691:4691:4691))
        (PORT d[12] (3234:3234:3234) (3784:3784:3784))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (2321:2321:2321) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (2321:2321:2321) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1690:1690:1690))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4533:4533:4533))
        (PORT d[1] (2558:2558:2558) (2980:2980:2980))
        (PORT d[2] (2441:2441:2441) (2856:2856:2856))
        (PORT d[3] (3448:3448:3448) (4020:4020:4020))
        (PORT d[4] (3567:3567:3567) (4152:4152:4152))
        (PORT d[5] (3585:3585:3585) (4154:4154:4154))
        (PORT d[6] (4259:4259:4259) (4915:4915:4915))
        (PORT d[7] (3276:3276:3276) (3796:3796:3796))
        (PORT d[8] (3164:3164:3164) (3671:3671:3671))
        (PORT d[9] (2409:2409:2409) (2768:2768:2768))
        (PORT d[10] (2699:2699:2699) (3069:3069:3069))
        (PORT d[11] (2997:2997:2997) (3511:3511:3511))
        (PORT d[12] (3544:3544:3544) (4082:4082:4082))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2713:2713:2713))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (2740:2740:2740) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4872:4872:4872))
        (PORT d[1] (3524:3524:3524) (4083:4083:4083))
        (PORT d[2] (4879:4879:4879) (5570:5570:5570))
        (PORT d[3] (4865:4865:4865) (5588:5588:5588))
        (PORT d[4] (2557:2557:2557) (2986:2986:2986))
        (PORT d[5] (2883:2883:2883) (3367:3367:3367))
        (PORT d[6] (3479:3479:3479) (3961:3961:3961))
        (PORT d[7] (3454:3454:3454) (4062:4062:4062))
        (PORT d[8] (3920:3920:3920) (4490:4490:4490))
        (PORT d[9] (3984:3984:3984) (4611:4611:4611))
        (PORT d[10] (4428:4428:4428) (5136:5136:5136))
        (PORT d[11] (3625:3625:3625) (4126:4126:4126))
        (PORT d[12] (3134:3134:3134) (3665:3665:3665))
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT ena (2100:2100:2100) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT d[0] (2100:2100:2100) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1679:1679:1679))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (4326:4326:4326))
        (PORT d[1] (2798:2798:2798) (3259:3259:3259))
        (PORT d[2] (2452:2452:2452) (2867:2867:2867))
        (PORT d[3] (3610:3610:3610) (4199:4199:4199))
        (PORT d[4] (3373:3373:3373) (3931:3931:3931))
        (PORT d[5] (3436:3436:3436) (3980:3980:3980))
        (PORT d[6] (4104:4104:4104) (4730:4730:4730))
        (PORT d[7] (3631:3631:3631) (4216:4216:4216))
        (PORT d[8] (3130:3130:3130) (3616:3616:3616))
        (PORT d[9] (2708:2708:2708) (3097:3097:3097))
        (PORT d[10] (2938:2938:2938) (3326:3326:3326))
        (PORT d[11] (3122:3122:3122) (3640:3640:3640))
        (PORT d[12] (3435:3435:3435) (3959:3959:3959))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2303:2303:2303))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2317:2317:2317) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (4368:4368:4368))
        (PORT d[1] (3547:3547:3547) (4112:4112:4112))
        (PORT d[2] (4334:4334:4334) (4953:4953:4953))
        (PORT d[3] (4444:4444:4444) (5090:5090:5090))
        (PORT d[4] (2729:2729:2729) (3182:3182:3182))
        (PORT d[5] (2328:2328:2328) (2727:2727:2727))
        (PORT d[6] (4154:4154:4154) (4778:4778:4778))
        (PORT d[7] (3013:3013:3013) (3542:3542:3542))
        (PORT d[8] (4373:4373:4373) (5006:5006:5006))
        (PORT d[9] (4055:4055:4055) (4691:4691:4691))
        (PORT d[10] (4251:4251:4251) (4939:4939:4939))
        (PORT d[11] (3727:3727:3727) (4225:4225:4225))
        (PORT d[12] (3295:3295:3295) (3849:3849:3849))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT ena (2291:2291:2291) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (2291:2291:2291) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1565:1565:1565))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2993:2993:2993))
        (PORT d[1] (2948:2948:2948) (3444:3444:3444))
        (PORT d[2] (2382:2382:2382) (2773:2773:2773))
        (PORT d[3] (3447:3447:3447) (3988:3988:3988))
        (PORT d[4] (2463:2463:2463) (2847:2847:2847))
        (PORT d[5] (3381:3381:3381) (3900:3900:3900))
        (PORT d[6] (4043:4043:4043) (4636:4636:4636))
        (PORT d[7] (2341:2341:2341) (2672:2672:2672))
        (PORT d[8] (2607:2607:2607) (2974:2974:2974))
        (PORT d[9] (2459:2459:2459) (2798:2798:2798))
        (PORT d[10] (2473:2473:2473) (2813:2813:2813))
        (PORT d[11] (3241:3241:3241) (3790:3790:3790))
        (PORT d[12] (2323:2323:2323) (2633:2633:2633))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2203:2203:2203))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (2234:2234:2234) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4761:4761:4761))
        (PORT d[1] (3194:3194:3194) (3697:3697:3697))
        (PORT d[2] (4222:4222:4222) (4828:4828:4828))
        (PORT d[3] (4299:4299:4299) (4926:4926:4926))
        (PORT d[4] (4055:4055:4055) (4594:4594:4594))
        (PORT d[5] (2193:2193:2193) (2575:2575:2575))
        (PORT d[6] (3104:3104:3104) (3535:3535:3535))
        (PORT d[7] (2859:2859:2859) (3373:3373:3373))
        (PORT d[8] (2895:2895:2895) (3318:3318:3318))
        (PORT d[9] (3061:3061:3061) (3553:3553:3553))
        (PORT d[10] (3031:3031:3031) (3488:3488:3488))
        (PORT d[11] (3364:3364:3364) (3820:3820:3820))
        (PORT d[12] (2975:2975:2975) (3408:3408:3408))
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT ena (2230:2230:2230) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT d[0] (2230:2230:2230) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1440:1440:1440))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4931:4931:4931))
        (PORT d[1] (2566:2566:2566) (2996:2996:2996))
        (PORT d[2] (2203:2203:2203) (2579:2579:2579))
        (PORT d[3] (3988:3988:3988) (4642:4642:4642))
        (PORT d[4] (3959:3959:3959) (4608:4608:4608))
        (PORT d[5] (3750:3750:3750) (4339:4339:4339))
        (PORT d[6] (1517:1517:1517) (1799:1799:1799))
        (PORT d[7] (4108:4108:4108) (4764:4764:4764))
        (PORT d[8] (2353:2353:2353) (2712:2712:2712))
        (PORT d[9] (2623:2623:2623) (3023:3023:3023))
        (PORT d[10] (3252:3252:3252) (3706:3706:3706))
        (PORT d[11] (2386:2386:2386) (2785:2785:2785))
        (PORT d[12] (3921:3921:3921) (4512:4512:4512))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2205:2205:2205))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2277:2277:2277) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3803:3803:3803))
        (PORT d[1] (3894:3894:3894) (4493:4493:4493))
        (PORT d[2] (3970:3970:3970) (4534:4534:4534))
        (PORT d[3] (3473:3473:3473) (3999:3999:3999))
        (PORT d[4] (2929:2929:2929) (3412:3412:3412))
        (PORT d[5] (3244:3244:3244) (3778:3778:3778))
        (PORT d[6] (3980:3980:3980) (4529:4529:4529))
        (PORT d[7] (3108:3108:3108) (3635:3635:3635))
        (PORT d[8] (2651:2651:2651) (3109:3109:3109))
        (PORT d[9] (3838:3838:3838) (4447:4447:4447))
        (PORT d[10] (3397:3397:3397) (3934:3934:3934))
        (PORT d[11] (3981:3981:3981) (4535:4535:4535))
        (PORT d[12] (3638:3638:3638) (4231:4231:4231))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT ena (2318:2318:2318) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (2318:2318:2318) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1768:1768:1768))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4741:4741:4741))
        (PORT d[1] (2963:2963:2963) (3449:3449:3449))
        (PORT d[2] (2648:2648:2648) (3093:3093:3093))
        (PORT d[3] (3820:3820:3820) (4446:4446:4446))
        (PORT d[4] (2768:2768:2768) (3218:3218:3218))
        (PORT d[5] (6406:6406:6406) (7313:7313:7313))
        (PORT d[6] (4667:4667:4667) (5371:5371:5371))
        (PORT d[7] (3417:3417:3417) (3976:3976:3976))
        (PORT d[8] (3096:3096:3096) (3561:3561:3561))
        (PORT d[9] (2625:2625:2625) (3020:3020:3020))
        (PORT d[10] (3436:3436:3436) (3890:3890:3890))
        (PORT d[11] (3222:3222:3222) (3747:3747:3747))
        (PORT d[12] (3535:3535:3535) (4081:4081:4081))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (3112:3112:3112))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (3023:3023:3023) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (4128:4128:4128))
        (PORT d[1] (4073:4073:4073) (4714:4714:4714))
        (PORT d[2] (4369:4369:4369) (4993:4993:4993))
        (PORT d[3] (4227:4227:4227) (4879:4879:4879))
        (PORT d[4] (2320:2320:2320) (2705:2705:2705))
        (PORT d[5] (2293:2293:2293) (2690:2690:2690))
        (PORT d[6] (4339:4339:4339) (4923:4923:4923))
        (PORT d[7] (2469:2469:2469) (2913:2913:2913))
        (PORT d[8] (4313:4313:4313) (4946:4946:4946))
        (PORT d[9] (4540:4540:4540) (5267:5267:5267))
        (PORT d[10] (3570:3570:3570) (4129:4129:4129))
        (PORT d[11] (4433:4433:4433) (5080:5080:5080))
        (PORT d[12] (3400:3400:3400) (3971:3971:3971))
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT ena (2504:2504:2504) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT d[0] (2504:2504:2504) (2825:2825:2825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1582:1582:1582))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2973:2973:2973))
        (PORT d[1] (3093:3093:3093) (3599:3599:3599))
        (PORT d[2] (2213:2213:2213) (2581:2581:2581))
        (PORT d[3] (3416:3416:3416) (3981:3981:3981))
        (PORT d[4] (2630:2630:2630) (3024:3024:3024))
        (PORT d[5] (3536:3536:3536) (4080:4080:4080))
        (PORT d[6] (3898:3898:3898) (4476:4476:4476))
        (PORT d[7] (2165:2165:2165) (2472:2472:2472))
        (PORT d[8] (2925:2925:2925) (3338:3338:3338))
        (PORT d[9] (2152:2152:2152) (2453:2453:2453))
        (PORT d[10] (2504:2504:2504) (2849:2849:2849))
        (PORT d[11] (3095:3095:3095) (3630:3630:3630))
        (PORT d[12] (2626:2626:2626) (2986:2986:2986))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3606:3606:3606))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (3431:3431:3431) (3899:3899:3899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4808:4808:4808))
        (PORT d[1] (3041:3041:3041) (3526:3526:3526))
        (PORT d[2] (4243:4243:4243) (4852:4852:4852))
        (PORT d[3] (4289:4289:4289) (4922:4922:4922))
        (PORT d[4] (4026:4026:4026) (4559:4559:4559))
        (PORT d[5] (2072:2072:2072) (2439:2439:2439))
        (PORT d[6] (2950:2950:2950) (3360:3360:3360))
        (PORT d[7] (2670:2670:2670) (3156:3156:3156))
        (PORT d[8] (2731:2731:2731) (3133:3133:3133))
        (PORT d[9] (3044:3044:3044) (3537:3537:3537))
        (PORT d[10] (2853:2853:2853) (3287:3287:3287))
        (PORT d[11] (3236:3236:3236) (3683:3683:3683))
        (PORT d[12] (2980:2980:2980) (3420:3420:3420))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (2239:2239:2239) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (2239:2239:2239) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1772:1772:1772))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (4582:4582:4582))
        (PORT d[1] (2892:2892:2892) (3346:3346:3346))
        (PORT d[2] (2663:2663:2663) (3114:3114:3114))
        (PORT d[3] (3813:3813:3813) (4438:4438:4438))
        (PORT d[4] (2945:2945:2945) (3422:3422:3422))
        (PORT d[5] (6570:6570:6570) (7497:7497:7497))
        (PORT d[6] (4634:4634:4634) (5328:5328:5328))
        (PORT d[7] (3579:3579:3579) (4162:4162:4162))
        (PORT d[8] (2932:2932:2932) (3376:3376:3376))
        (PORT d[9] (2563:2563:2563) (2951:2951:2951))
        (PORT d[10] (3430:3430:3430) (3886:3886:3886))
        (PORT d[11] (3043:3043:3043) (3544:3544:3544))
        (PORT d[12] (3513:3513:3513) (4051:4051:4051))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2156:2156:2156))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (2175:2175:2175) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2286:2286:2286))
        (PORT d[1] (3910:3910:3910) (4520:4520:4520))
        (PORT d[2] (2713:2713:2713) (3160:3160:3160))
        (PORT d[3] (3885:3885:3885) (4474:4474:4474))
        (PORT d[4] (2490:2490:2490) (2900:2900:2900))
        (PORT d[5] (2124:2124:2124) (2497:2497:2497))
        (PORT d[6] (4355:4355:4355) (4942:4942:4942))
        (PORT d[7] (2983:2983:2983) (3491:3491:3491))
        (PORT d[8] (4295:4295:4295) (4928:4928:4928))
        (PORT d[9] (4494:4494:4494) (5207:5207:5207))
        (PORT d[10] (3642:3642:3642) (4230:4230:4230))
        (PORT d[11] (4275:4275:4275) (4896:4896:4896))
        (PORT d[12] (3410:3410:3410) (3987:3987:3987))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT ena (2340:2340:2340) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT d[0] (2340:2340:2340) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1865:1865:1865))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4583:4583:4583))
        (PORT d[1] (2955:2955:2955) (3441:3441:3441))
        (PORT d[2] (2639:2639:2639) (3084:3084:3084))
        (PORT d[3] (3833:3833:3833) (4466:4466:4466))
        (PORT d[4] (2928:2928:2928) (3401:3401:3401))
        (PORT d[5] (6568:6568:6568) (7493:7493:7493))
        (PORT d[6] (4472:4472:4472) (5146:5146:5146))
        (PORT d[7] (3435:3435:3435) (3992:3992:3992))
        (PORT d[8] (2925:2925:2925) (3369:3369:3369))
        (PORT d[9] (2640:2640:2640) (3045:3045:3045))
        (PORT d[10] (3414:3414:3414) (3864:3864:3864))
        (PORT d[11] (3042:3042:3042) (3543:3543:3543))
        (PORT d[12] (3500:3500:3500) (4031:4031:4031))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2401:2401:2401))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2390:2390:2390) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (4097:4097:4097))
        (PORT d[1] (3896:3896:3896) (4513:4513:4513))
        (PORT d[2] (4196:4196:4196) (4798:4798:4798))
        (PORT d[3] (4037:4037:4037) (4656:4656:4656))
        (PORT d[4] (2488:2488:2488) (2897:2897:2897))
        (PORT d[5] (1925:1925:1925) (2264:2264:2264))
        (PORT d[6] (4351:4351:4351) (4941:4941:4941))
        (PORT d[7] (2984:2984:2984) (3497:3497:3497))
        (PORT d[8] (4133:4133:4133) (4740:4740:4740))
        (PORT d[9] (4336:4336:4336) (5027:5027:5027))
        (PORT d[10] (3598:3598:3598) (4163:4163:4163))
        (PORT d[11] (4406:4406:4406) (5038:5038:5038))
        (PORT d[12] (3401:3401:3401) (3973:3973:3973))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT ena (2327:2327:2327) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT d[0] (2327:2327:2327) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1589:1589:1589))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4645:4645:4645))
        (PORT d[1] (3257:3257:3257) (3773:3773:3773))
        (PORT d[2] (3009:3009:3009) (3505:3505:3505))
        (PORT d[3] (4166:4166:4166) (4835:4835:4835))
        (PORT d[4] (2934:2934:2934) (3410:3410:3410))
        (PORT d[5] (6191:6191:6191) (7056:7056:7056))
        (PORT d[6] (4847:4847:4847) (5580:5580:5580))
        (PORT d[7] (3412:3412:3412) (3969:3969:3969))
        (PORT d[8] (2933:2933:2933) (3390:3390:3390))
        (PORT d[9] (2996:2996:2996) (3453:3453:3453))
        (PORT d[10] (3611:3611:3611) (4089:4089:4089))
        (PORT d[11] (2791:2791:2791) (3250:3250:3250))
        (PORT d[12] (3886:3886:3886) (4485:4485:4485))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2850:2850:2850))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2634:2634:2634) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (4345:4345:4345))
        (PORT d[1] (4254:4254:4254) (4919:4919:4919))
        (PORT d[2] (4548:4548:4548) (5196:5196:5196))
        (PORT d[3] (4399:4399:4399) (5073:5073:5073))
        (PORT d[4] (2475:2475:2475) (2882:2882:2882))
        (PORT d[5] (2493:2493:2493) (2921:2921:2921))
        (PORT d[6] (4518:4518:4518) (5128:5128:5128))
        (PORT d[7] (3172:3172:3172) (3702:3702:3702))
        (PORT d[8] (4495:4495:4495) (5156:5156:5156))
        (PORT d[9] (4736:4736:4736) (5495:5495:5495))
        (PORT d[10] (3655:3655:3655) (4247:4247:4247))
        (PORT d[11] (4611:4611:4611) (5271:5271:5271))
        (PORT d[12] (3573:3573:3573) (4166:4166:4166))
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT ena (2531:2531:2531) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT d[0] (2531:2531:2531) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1772:1772:1772))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (4577:4577:4577))
        (PORT d[1] (2723:2723:2723) (3158:3158:3158))
        (PORT d[2] (2834:2834:2834) (3303:3303:3303))
        (PORT d[3] (4016:4016:4016) (4674:4674:4674))
        (PORT d[4] (2922:2922:2922) (3394:3394:3394))
        (PORT d[5] (6376:6376:6376) (7273:7273:7273))
        (PORT d[6] (4848:4848:4848) (5579:5579:5579))
        (PORT d[7] (3412:3412:3412) (3974:3974:3974))
        (PORT d[8] (2907:2907:2907) (3355:3355:3355))
        (PORT d[9] (2812:2812:2812) (3240:3240:3240))
        (PORT d[10] (3633:3633:3633) (4121:4121:4121))
        (PORT d[11] (2787:2787:2787) (3244:3244:3244))
        (PORT d[12] (3715:3715:3715) (4288:4288:4288))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3814:3814:3814))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3662:3662:3662) (4107:4107:4107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3814:3814:3814))
        (PORT d[1] (4086:4086:4086) (4727:4727:4727))
        (PORT d[2] (4371:4371:4371) (4997:4997:4997))
        (PORT d[3] (4222:4222:4222) (4867:4867:4867))
        (PORT d[4] (2475:2475:2475) (2881:2881:2881))
        (PORT d[5] (2316:2316:2316) (2717:2717:2717))
        (PORT d[6] (4526:4526:4526) (5134:5134:5134))
        (PORT d[7] (3171:3171:3171) (3701:3701:3701))
        (PORT d[8] (4638:4638:4638) (5321:5321:5321))
        (PORT d[9] (4880:4880:4880) (5665:5665:5665))
        (PORT d[10] (3634:3634:3634) (4219:4219:4219))
        (PORT d[11] (4599:4599:4599) (5258:5258:5258))
        (PORT d[12] (3572:3572:3572) (4165:4165:4165))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (2678:2678:2678) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (2678:2678:2678) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1845:1845:1845))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (5360:5360:5360))
        (PORT d[1] (3087:3087:3087) (3567:3567:3567))
        (PORT d[2] (3747:3747:3747) (4345:4345:4345))
        (PORT d[3] (3625:3625:3625) (4150:4150:4150))
        (PORT d[4] (3068:3068:3068) (3539:3539:3539))
        (PORT d[5] (4084:4084:4084) (4615:4615:4615))
        (PORT d[6] (3864:3864:3864) (4440:4440:4440))
        (PORT d[7] (3995:3995:3995) (4653:4653:4653))
        (PORT d[8] (1734:1734:1734) (2053:2053:2053))
        (PORT d[9] (3790:3790:3790) (4365:4365:4365))
        (PORT d[10] (2583:2583:2583) (2980:2980:2980))
        (PORT d[11] (2702:2702:2702) (3148:3148:3148))
        (PORT d[12] (3230:3230:3230) (3712:3712:3712))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3656:3656:3656))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (3550:3550:3550) (3938:3938:3938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1969:1969:1969))
        (PORT d[1] (1824:1824:1824) (2104:2104:2104))
        (PORT d[2] (2262:2262:2262) (2640:2640:2640))
        (PORT d[3] (2085:2085:2085) (2418:2418:2418))
        (PORT d[4] (1893:1893:1893) (2154:2154:2154))
        (PORT d[5] (1568:1568:1568) (1838:1838:1838))
        (PORT d[6] (1860:1860:1860) (2108:2108:2108))
        (PORT d[7] (2252:2252:2252) (2661:2661:2661))
        (PORT d[8] (2000:2000:2000) (2307:2307:2307))
        (PORT d[9] (2035:2035:2035) (2357:2357:2357))
        (PORT d[10] (2126:2126:2126) (2476:2476:2476))
        (PORT d[11] (1550:1550:1550) (1805:1805:1805))
        (PORT d[12] (2032:2032:2032) (2313:2313:2313))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT ena (2676:2676:2676) (3027:3027:3027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (2676:2676:2676) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1704:1704:1704))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5918:5918:5918))
        (PORT d[1] (3042:3042:3042) (3500:3500:3500))
        (PORT d[2] (3436:3436:3436) (3989:3989:3989))
        (PORT d[3] (3752:3752:3752) (4274:4274:4274))
        (PORT d[4] (2726:2726:2726) (3149:3149:3149))
        (PORT d[5] (3513:3513:3513) (3980:3980:3980))
        (PORT d[6] (3019:3019:3019) (3424:3424:3424))
        (PORT d[7] (4975:4975:4975) (5798:5798:5798))
        (PORT d[8] (1931:1931:1931) (2266:2266:2266))
        (PORT d[9] (3584:3584:3584) (4128:4128:4128))
        (PORT d[10] (2915:2915:2915) (3359:3359:3359))
        (PORT d[11] (3041:3041:3041) (3528:3528:3528))
        (PORT d[12] (2873:2873:2873) (3291:3291:3291))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2285:2285:2285))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2272:2272:2272) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2328:2328:2328))
        (PORT d[1] (1959:1959:1959) (2258:2258:2258))
        (PORT d[2] (1514:1514:1514) (1754:1754:1754))
        (PORT d[3] (1485:1485:1485) (1708:1708:1708))
        (PORT d[4] (1170:1170:1170) (1347:1347:1347))
        (PORT d[5] (1557:1557:1557) (1836:1836:1836))
        (PORT d[6] (1913:1913:1913) (2180:2180:2180))
        (PORT d[7] (2585:2585:2585) (3035:3035:3035))
        (PORT d[8] (1343:1343:1343) (1556:1556:1556))
        (PORT d[9] (1722:1722:1722) (2017:2017:2017))
        (PORT d[10] (2089:2089:2089) (2426:2426:2426))
        (PORT d[11] (1638:1638:1638) (1897:1897:1897))
        (PORT d[12] (1329:1329:1329) (1532:1532:1532))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2456:2456:2456) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2456:2456:2456) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1573:1573:1573))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5176:5176:5176) (6038:6038:6038))
        (PORT d[1] (3236:3236:3236) (3724:3724:3724))
        (PORT d[2] (3049:3049:3049) (3545:3545:3545))
        (PORT d[3] (3934:3934:3934) (4484:4484:4484))
        (PORT d[4] (3032:3032:3032) (3491:3491:3491))
        (PORT d[5] (3680:3680:3680) (4170:4170:4170))
        (PORT d[6] (2985:2985:2985) (3376:3376:3376))
        (PORT d[7] (4965:4965:4965) (5785:5785:5785))
        (PORT d[8] (1764:1764:1764) (2078:2078:2078))
        (PORT d[9] (3777:3777:3777) (4346:4346:4346))
        (PORT d[10] (2942:2942:2942) (3392:3392:3392))
        (PORT d[11] (3220:3220:3220) (3729:3729:3729))
        (PORT d[12] (3058:3058:3058) (3499:3499:3499))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2420:2420:2420))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2436:2436:2436) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1278:1278:1278))
        (PORT d[1] (2127:2127:2127) (2445:2445:2445))
        (PORT d[2] (1698:1698:1698) (1962:1962:1962))
        (PORT d[3] (1680:1680:1680) (1932:1932:1932))
        (PORT d[4] (1161:1161:1161) (1335:1335:1335))
        (PORT d[5] (1559:1559:1559) (1829:1829:1829))
        (PORT d[6] (1946:1946:1946) (2221:2221:2221))
        (PORT d[7] (2758:2758:2758) (3232:3232:3232))
        (PORT d[8] (2209:2209:2209) (2556:2556:2556))
        (PORT d[9] (2032:2032:2032) (2381:2381:2381))
        (PORT d[10] (2332:2332:2332) (2696:2696:2696))
        (PORT d[11] (1805:1805:1805) (2085:2085:2085))
        (PORT d[12] (1512:1512:1512) (1746:1746:1746))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (3155:3155:3155) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (3155:3155:3155) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1565:1565:1565))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (6359:6359:6359))
        (PORT d[1] (3015:3015:3015) (3476:3476:3476))
        (PORT d[2] (3084:3084:3084) (3577:3577:3577))
        (PORT d[3] (2542:2542:2542) (2892:2892:2892))
        (PORT d[4] (2844:2844:2844) (3274:3274:3274))
        (PORT d[5] (2518:2518:2518) (2867:2867:2867))
        (PORT d[6] (2473:2473:2473) (2803:2803:2803))
        (PORT d[7] (5180:5180:5180) (6045:6045:6045))
        (PORT d[8] (1307:1307:1307) (1548:1548:1548))
        (PORT d[9] (2675:2675:2675) (3034:3034:3034))
        (PORT d[10] (2694:2694:2694) (3130:3130:3130))
        (PORT d[11] (2193:2193:2193) (2560:2560:2560))
        (PORT d[12] (2785:2785:2785) (3173:3173:3173))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1938:1938:1938))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (2008:2008:2008) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (921:921:921))
        (PORT d[1] (746:746:746) (872:872:872))
        (PORT d[2] (740:740:740) (870:870:870))
        (PORT d[3] (920:920:920) (1067:1067:1067))
        (PORT d[4] (792:792:792) (926:926:926))
        (PORT d[5] (1647:1647:1647) (1907:1907:1907))
        (PORT d[6] (631:631:631) (745:745:745))
        (PORT d[7] (614:614:614) (721:721:721))
        (PORT d[8] (445:445:445) (541:541:541))
        (PORT d[9] (458:458:458) (549:549:549))
        (PORT d[10] (1511:1511:1511) (1735:1735:1735))
        (PORT d[11] (993:993:993) (1145:1145:1145))
        (PORT d[12] (591:591:591) (698:698:698))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT ena (2275:2275:2275) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (2275:2275:2275) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1688:1688:1688))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5058:5058:5058) (5912:5912:5912))
        (PORT d[1] (3217:3217:3217) (3699:3699:3699))
        (PORT d[2] (3108:3108:3108) (3615:3615:3615))
        (PORT d[3] (3757:3757:3757) (4278:4278:4278))
        (PORT d[4] (2900:2900:2900) (3350:3350:3350))
        (PORT d[5] (3674:3674:3674) (4163:4163:4163))
        (PORT d[6] (2970:2970:2970) (3362:3362:3362))
        (PORT d[7] (4982:4982:4982) (5807:5807:5807))
        (PORT d[8] (1759:1759:1759) (2066:2066:2066))
        (PORT d[9] (3769:3769:3769) (4337:4337:4337))
        (PORT d[10] (2938:2938:2938) (3385:3385:3385))
        (PORT d[11] (3227:3227:3227) (3741:3741:3741))
        (PORT d[12] (3051:3051:3051) (3491:3491:3491))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2597:2597:2597))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2540:2540:2540) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1277:1277:1277))
        (PORT d[1] (2106:2106:2106) (2417:2417:2417))
        (PORT d[2] (1674:1674:1674) (1940:1940:1940))
        (PORT d[3] (1668:1668:1668) (1919:1919:1919))
        (PORT d[4] (1018:1018:1018) (1175:1175:1175))
        (PORT d[5] (1589:1589:1589) (1871:1871:1871))
        (PORT d[6] (1932:1932:1932) (2201:2201:2201))
        (PORT d[7] (2744:2744:2744) (3214:3214:3214))
        (PORT d[8] (2344:2344:2344) (2701:2701:2701))
        (PORT d[9] (2045:2045:2045) (2399:2399:2399))
        (PORT d[10] (2252:2252:2252) (2607:2607:2607))
        (PORT d[11] (1793:1793:1793) (2072:2072:2072))
        (PORT d[12] (1484:1484:1484) (1711:1711:1711))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (2986:2986:2986) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (2986:2986:2986) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1466:1466:1466))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (6240:6240:6240))
        (PORT d[1] (2321:2321:2321) (2667:2667:2667))
        (PORT d[2] (3744:3744:3744) (4330:4330:4330))
        (PORT d[3] (3376:3376:3376) (3910:3910:3910))
        (PORT d[4] (2715:2715:2715) (3132:3132:3132))
        (PORT d[5] (2902:2902:2902) (3335:3335:3335))
        (PORT d[6] (3552:3552:3552) (4060:4060:4060))
        (PORT d[7] (2399:2399:2399) (2737:2737:2737))
        (PORT d[8] (1959:1959:1959) (2311:2311:2311))
        (PORT d[9] (2835:2835:2835) (3235:3235:3235))
        (PORT d[10] (3013:3013:3013) (3499:3499:3499))
        (PORT d[11] (2242:2242:2242) (2562:2562:2562))
        (PORT d[12] (2463:2463:2463) (2819:2819:2819))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2761:2761:2761))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (2738:2738:2738) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2187:2187:2187))
        (PORT d[1] (1950:1950:1950) (2255:2255:2255))
        (PORT d[2] (1471:1471:1471) (1720:1720:1720))
        (PORT d[3] (2037:2037:2037) (2385:2385:2385))
        (PORT d[4] (1876:1876:1876) (2116:2116:2116))
        (PORT d[5] (1740:1740:1740) (2058:2058:2058))
        (PORT d[6] (1857:1857:1857) (2081:2081:2081))
        (PORT d[7] (1815:1815:1815) (2038:2038:2038))
        (PORT d[8] (1832:1832:1832) (2122:2122:2122))
        (PORT d[9] (1660:1660:1660) (1918:1918:1918))
        (PORT d[10] (1965:1965:1965) (2251:2251:2251))
        (PORT d[11] (1905:1905:1905) (2208:2208:2208))
        (PORT d[12] (1849:1849:1849) (2096:2096:2096))
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (PORT ena (2512:2512:2512) (2815:2815:2815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (PORT d[0] (2512:2512:2512) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1451:1451:1451))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (6450:6450:6450))
        (PORT d[1] (2646:2646:2646) (3034:3034:3034))
        (PORT d[2] (3776:3776:3776) (4380:4380:4380))
        (PORT d[3] (3581:3581:3581) (4148:4148:4148))
        (PORT d[4] (2661:2661:2661) (3070:3070:3070))
        (PORT d[5] (3110:3110:3110) (3574:3574:3574))
        (PORT d[6] (3339:3339:3339) (3818:3818:3818))
        (PORT d[7] (2050:2050:2050) (2338:2338:2338))
        (PORT d[8] (2324:2324:2324) (2733:2733:2733))
        (PORT d[9] (2907:2907:2907) (3322:3322:3322))
        (PORT d[10] (3362:3362:3362) (3896:3896:3896))
        (PORT d[11] (1896:1896:1896) (2164:2164:2164))
        (PORT d[12] (2481:2481:2481) (2848:2848:2848))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2821:2821:2821))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d[0] (2739:2739:2739) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2578:2578:2578))
        (PORT d[1] (2022:2022:2022) (2346:2346:2346))
        (PORT d[2] (1154:1154:1154) (1370:1370:1370))
        (PORT d[3] (2435:2435:2435) (2846:2846:2846))
        (PORT d[4] (1504:1504:1504) (1694:1694:1694))
        (PORT d[5] (2102:2102:2102) (2473:2473:2473))
        (PORT d[6] (1511:1511:1511) (1697:1697:1697))
        (PORT d[7] (1463:1463:1463) (1644:1644:1644))
        (PORT d[8] (1667:1667:1667) (1931:1931:1931))
        (PORT d[9] (2182:2182:2182) (2507:2507:2507))
        (PORT d[10] (2315:2315:2315) (2644:2644:2644))
        (PORT d[11] (1921:1921:1921) (2232:2232:2232))
        (PORT d[12] (1921:1921:1921) (2223:2223:2223))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT ena (2871:2871:2871) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (2871:2871:2871) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1698:1698:1698))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (4591:4591:4591))
        (PORT d[1] (2552:2552:2552) (2956:2956:2956))
        (PORT d[2] (3458:3458:3458) (4013:4013:4013))
        (PORT d[3] (3415:3415:3415) (3954:3954:3954))
        (PORT d[4] (3175:3175:3175) (3662:3662:3662))
        (PORT d[5] (2925:2925:2925) (3364:3364:3364))
        (PORT d[6] (3548:3548:3548) (4057:4057:4057))
        (PORT d[7] (2712:2712:2712) (3082:3082:3082))
        (PORT d[8] (1851:1851:1851) (2158:2158:2158))
        (PORT d[9] (3141:3141:3141) (3593:3593:3593))
        (PORT d[10] (3443:3443:3443) (3997:3997:3997))
        (PORT d[11] (2734:2734:2734) (3124:3124:3124))
        (PORT d[12] (2891:2891:2891) (3318:3318:3318))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (3046:3046:3046))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2963:2963:2963) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2139:2139:2139))
        (PORT d[1] (2042:2042:2042) (2362:2362:2362))
        (PORT d[2] (5733:5733:5733) (6526:6526:6526))
        (PORT d[3] (6181:6181:6181) (7051:7051:7051))
        (PORT d[4] (2496:2496:2496) (2804:2804:2804))
        (PORT d[5] (1282:1282:1282) (1500:1500:1500))
        (PORT d[6] (2335:2335:2335) (2627:2627:2627))
        (PORT d[7] (2147:2147:2147) (2432:2432:2432))
        (PORT d[8] (2483:2483:2483) (2881:2881:2881))
        (PORT d[9] (1914:1914:1914) (2227:2227:2227))
        (PORT d[10] (2214:2214:2214) (2533:2533:2533))
        (PORT d[11] (2665:2665:2665) (3083:3083:3083))
        (PORT d[12] (2362:2362:2362) (2731:2731:2731))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (2790:2790:2790) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2790:2790:2790) (3145:3145:3145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1708:1708:1708))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (4736:4736:4736))
        (PORT d[1] (2398:2398:2398) (2778:2778:2778))
        (PORT d[2] (3279:3279:3279) (3811:3811:3811))
        (PORT d[3] (3544:3544:3544) (4092:4092:4092))
        (PORT d[4] (2984:2984:2984) (3439:3439:3439))
        (PORT d[5] (2934:2934:2934) (3373:3373:3373))
        (PORT d[6] (3624:3624:3624) (4136:4136:4136))
        (PORT d[7] (2712:2712:2712) (3076:3076:3076))
        (PORT d[8] (1651:1651:1651) (1927:1927:1927))
        (PORT d[9] (2949:2949:2949) (3374:3374:3374))
        (PORT d[10] (3257:3257:3257) (3777:3777:3777))
        (PORT d[11] (2571:2571:2571) (2945:2945:2945))
        (PORT d[12] (3161:3161:3161) (3619:3619:3619))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2217:2217:2217))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2239:2239:2239) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1945:1945:1945))
        (PORT d[1] (2184:2184:2184) (2531:2531:2531))
        (PORT d[2] (5903:5903:5903) (6715:6715:6715))
        (PORT d[3] (6350:6350:6350) (7240:7240:7240))
        (PORT d[4] (2319:2319:2319) (2606:2606:2606))
        (PORT d[5] (1700:1700:1700) (1980:1980:1980))
        (PORT d[6] (2171:2171:2171) (2448:2448:2448))
        (PORT d[7] (2102:2102:2102) (2379:2379:2379))
        (PORT d[8] (1898:1898:1898) (2204:2204:2204))
        (PORT d[9] (1739:1739:1739) (2032:2032:2032))
        (PORT d[10] (6617:6617:6617) (7605:7605:7605))
        (PORT d[11] (2517:2517:2517) (2925:2925:2925))
        (PORT d[12] (1958:1958:1958) (2255:2255:2255))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2611:2611:2611) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2611:2611:2611) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1362:1362:1362))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5718:5718:5718) (6685:6685:6685))
        (PORT d[1] (3015:3015:3015) (3457:3457:3457))
        (PORT d[2] (3232:3232:3232) (3750:3750:3750))
        (PORT d[3] (3970:3970:3970) (4598:4598:4598))
        (PORT d[4] (3051:3051:3051) (3519:3519:3519))
        (PORT d[5] (2563:2563:2563) (2954:2954:2954))
        (PORT d[6] (3689:3689:3689) (4227:4227:4227))
        (PORT d[7] (2006:2006:2006) (2277:2277:2277))
        (PORT d[8] (1448:1448:1448) (1702:1702:1702))
        (PORT d[9] (3112:3112:3112) (3549:3549:3549))
        (PORT d[10] (3706:3706:3706) (4279:4279:4279))
        (PORT d[11] (1875:1875:1875) (2142:2142:2142))
        (PORT d[12] (1660:1660:1660) (1888:1888:1888))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1942:1942:1942))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (2046:2046:2046) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2179:2179:2179))
        (PORT d[1] (2568:2568:2568) (2965:2965:2965))
        (PORT d[2] (1549:1549:1549) (1826:1826:1826))
        (PORT d[3] (2024:2024:2024) (2367:2367:2367))
        (PORT d[4] (1873:1873:1873) (2112:2112:2112))
        (PORT d[5] (1963:1963:1963) (2280:2280:2280))
        (PORT d[6] (1350:1350:1350) (1512:1512:1512))
        (PORT d[7] (1330:1330:1330) (1502:1502:1502))
        (PORT d[8] (2220:2220:2220) (2567:2567:2567))
        (PORT d[9] (1964:1964:1964) (2290:2290:2290))
        (PORT d[10] (4981:4981:4981) (5719:5719:5719))
        (PORT d[11] (2280:2280:2280) (2640:2640:2640))
        (PORT d[12] (1795:1795:1795) (2088:2088:2088))
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT ena (3238:3238:3238) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT d[0] (3238:3238:3238) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1709:1709:1709))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (4564:4564:4564))
        (PORT d[1] (2236:2236:2236) (2589:2589:2589))
        (PORT d[2] (3267:3267:3267) (3791:3791:3791))
        (PORT d[3] (3385:3385:3385) (3915:3915:3915))
        (PORT d[4] (2810:2810:2810) (3235:3235:3235))
        (PORT d[5] (2935:2935:2935) (3373:3373:3373))
        (PORT d[6] (3633:3633:3633) (4148:4148:4148))
        (PORT d[7] (2726:2726:2726) (3095:3095:3095))
        (PORT d[8] (1496:1496:1496) (1757:1757:1757))
        (PORT d[9] (2940:2940:2940) (3361:3361:3361))
        (PORT d[10] (3090:3090:3090) (3588:3588:3588))
        (PORT d[11] (2276:2276:2276) (2610:2610:2610))
        (PORT d[12] (2856:2856:2856) (3273:3273:3273))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2584:2584:2584))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (2618:2618:2618) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2076:2076:2076))
        (PORT d[1] (2016:2016:2016) (2337:2337:2337))
        (PORT d[2] (5908:5908:5908) (6727:6727:6727))
        (PORT d[3] (2214:2214:2214) (2581:2581:2581))
        (PORT d[4] (2311:2311:2311) (2595:2595:2595))
        (PORT d[5] (1564:1564:1564) (1832:1832:1832))
        (PORT d[6] (1981:1981:1981) (2224:2224:2224))
        (PORT d[7] (2086:2086:2086) (2359:2359:2359))
        (PORT d[8] (1745:1745:1745) (2028:2028:2028))
        (PORT d[9] (1569:1569:1569) (1833:1833:1833))
        (PORT d[10] (6617:6617:6617) (7605:7605:7605))
        (PORT d[11] (2528:2528:2528) (2938:2938:2938))
        (PORT d[12] (1789:1789:1789) (2067:2067:2067))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT ena (2587:2587:2587) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2587:2587:2587) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1424:1424:1424))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5697:5697:5697) (6660:6660:6660))
        (PORT d[1] (2851:2851:2851) (3275:3275:3275))
        (PORT d[2] (3416:3416:3416) (3953:3953:3953))
        (PORT d[3] (3784:3784:3784) (4385:4385:4385))
        (PORT d[4] (2859:2859:2859) (3296:3296:3296))
        (PORT d[5] (2548:2548:2548) (2929:2929:2929))
        (PORT d[6] (3507:3507:3507) (4019:4019:4019))
        (PORT d[7] (1873:1873:1873) (2135:2135:2135))
        (PORT d[8] (1628:1628:1628) (1907:1907:1907))
        (PORT d[9] (2925:2925:2925) (3338:3338:3338))
        (PORT d[10] (3531:3531:3531) (4084:4084:4084))
        (PORT d[11] (1730:1730:1730) (1981:1981:1981))
        (PORT d[12] (1867:1867:1867) (2127:2127:2127))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1943:1943:1943))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2056:2056:2056) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2202:2202:2202))
        (PORT d[1] (2186:2186:2186) (2529:2529:2529))
        (PORT d[2] (1377:1377:1377) (1634:1634:1634))
        (PORT d[3] (2626:2626:2626) (3065:3065:3065))
        (PORT d[4] (1884:1884:1884) (2122:2122:2122))
        (PORT d[5] (2138:2138:2138) (2473:2473:2473))
        (PORT d[6] (1344:1344:1344) (1507:1507:1507))
        (PORT d[7] (1285:1285:1285) (1440:1440:1440))
        (PORT d[8] (1854:1854:1854) (2160:2160:2160))
        (PORT d[9] (1871:1871:1871) (2165:2165:2165))
        (PORT d[10] (2478:2478:2478) (2828:2828:2828))
        (PORT d[11] (2099:2099:2099) (2434:2434:2434))
        (PORT d[12] (2152:2152:2152) (2486:2486:2486))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (3053:3053:3053) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (3053:3053:3053) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1424:1424:1424))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (6169:6169:6169))
        (PORT d[1] (2449:2449:2449) (2808:2808:2808))
        (PORT d[2] (3757:3757:3757) (4346:4346:4346))
        (PORT d[3] (3212:3212:3212) (3723:3723:3723))
        (PORT d[4] (2867:2867:2867) (3300:3300:3300))
        (PORT d[5] (3005:3005:3005) (3441:3441:3441))
        (PORT d[6] (3551:3551:3551) (4059:4059:4059))
        (PORT d[7] (2241:2241:2241) (2559:2559:2559))
        (PORT d[8] (1950:1950:1950) (2299:2299:2299))
        (PORT d[9] (2735:2735:2735) (3125:3125:3125))
        (PORT d[10] (3324:3324:3324) (3845:3845:3845))
        (PORT d[11] (2269:2269:2269) (2607:2607:2607))
        (PORT d[12] (2466:2466:2466) (2823:2823:2823))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3260:3260:3260))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (3128:3128:3128) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2202:2202:2202))
        (PORT d[1] (1821:1821:1821) (2111:2111:2111))
        (PORT d[2] (1493:1493:1493) (1750:1750:1750))
        (PORT d[3] (2227:2227:2227) (2599:2599:2599))
        (PORT d[4] (1871:1871:1871) (2111:2111:2111))
        (PORT d[5] (1728:1728:1728) (2039:2039:2039))
        (PORT d[6] (1863:1863:1863) (2093:2093:2093))
        (PORT d[7] (1656:1656:1656) (1862:1862:1862))
        (PORT d[8] (1818:1818:1818) (2105:2105:2105))
        (PORT d[9] (1848:1848:1848) (2132:2132:2132))
        (PORT d[10] (2126:2126:2126) (2434:2434:2434))
        (PORT d[11] (1912:1912:1912) (2220:2220:2220))
        (PORT d[12] (1861:1861:1861) (2119:2119:2119))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT ena (2519:2519:2519) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT d[0] (2519:2519:2519) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1455:1455:1455))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5334:5334:5334) (6240:6240:6240))
        (PORT d[1] (2327:2327:2327) (2670:2670:2670))
        (PORT d[2] (3741:3741:3741) (4329:4329:4329))
        (PORT d[3] (3215:3215:3215) (3727:3727:3727))
        (PORT d[4] (2838:2838:2838) (3270:3270:3270))
        (PORT d[5] (2903:2903:2903) (3341:3341:3341))
        (PORT d[6] (4516:4516:4516) (5213:5213:5213))
        (PORT d[7] (2407:2407:2407) (2745:2745:2745))
        (PORT d[8] (1950:1950:1950) (2301:2301:2301))
        (PORT d[9] (2906:2906:2906) (3322:3322:3322))
        (PORT d[10] (3006:3006:3006) (3490:3490:3490))
        (PORT d[11] (2447:2447:2447) (2810:2810:2810))
        (PORT d[12] (2458:2458:2458) (2814:2814:2814))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2113:2113:2113))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2150:2150:2150) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2194:2194:2194))
        (PORT d[1] (1636:1636:1636) (1899:1899:1899))
        (PORT d[2] (1473:1473:1473) (1725:1725:1725))
        (PORT d[3] (2211:2211:2211) (2579:2579:2579))
        (PORT d[4] (1877:1877:1877) (2117:2117:2117))
        (PORT d[5] (1708:1708:1708) (2014:2014:2014))
        (PORT d[6] (1892:1892:1892) (2128:2128:2128))
        (PORT d[7] (1820:1820:1820) (2050:2050:2050))
        (PORT d[8] (1854:1854:1854) (2158:2158:2158))
        (PORT d[9] (1841:1841:1841) (2125:2125:2125))
        (PORT d[10] (1937:1937:1937) (2207:2207:2207))
        (PORT d[11] (2042:2042:2042) (2377:2377:2377))
        (PORT d[12] (1855:1855:1855) (2102:2102:2102))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT ena (2511:2511:2511) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT d[0] (2511:2511:2511) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1608:1608:1608))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5341:5341:5341) (6248:6248:6248))
        (PORT d[1] (2303:2303:2303) (2643:2643:2643))
        (PORT d[2] (3600:3600:3600) (4173:4173:4173))
        (PORT d[3] (3344:3344:3344) (3864:3864:3864))
        (PORT d[4] (2673:2673:2673) (3078:3078:3078))
        (PORT d[5] (2733:2733:2733) (3144:3144:3144))
        (PORT d[6] (4545:4545:4545) (5244:5244:5244))
        (PORT d[7] (2416:2416:2416) (2757:2757:2757))
        (PORT d[8] (1778:1778:1778) (2103:2103:2103))
        (PORT d[9] (2875:2875:2875) (3278:3278:3278))
        (PORT d[10] (2979:2979:2979) (3454:3454:3454))
        (PORT d[11] (2445:2445:2445) (2803:2803:2803))
        (PORT d[12] (2441:2441:2441) (2792:2792:2792))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2073:2073:2073))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (2111:2111:2111) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2161:2161:2161))
        (PORT d[1] (1797:1797:1797) (2079:2079:2079))
        (PORT d[2] (1460:1460:1460) (1709:1709:1709))
        (PORT d[3] (2035:2035:2035) (2382:2382:2382))
        (PORT d[4] (1870:1870:1870) (2107:2107:2107))
        (PORT d[5] (1694:1694:1694) (1997:1997:1997))
        (PORT d[6] (1888:1888:1888) (2119:2119:2119))
        (PORT d[7] (1831:1831:1831) (2055:2055:2055))
        (PORT d[8] (1898:1898:1898) (2206:2206:2206))
        (PORT d[9] (1830:1830:1830) (2112:2112:2112))
        (PORT d[10] (1946:1946:1946) (2230:2230:2230))
        (PORT d[11] (2052:2052:2052) (2370:2370:2370))
        (PORT d[12] (2093:2093:2093) (2412:2412:2412))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (2357:2357:2357) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (2357:2357:2357) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1369:1369:1369))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5484:5484:5484) (6420:6420:6420))
        (PORT d[1] (2622:2622:2622) (2995:2995:2995))
        (PORT d[2] (2664:2664:2664) (3069:3069:3069))
        (PORT d[3] (3581:3581:3581) (4138:4138:4138))
        (PORT d[4] (2580:2580:2580) (2952:2952:2952))
        (PORT d[5] (2491:2491:2491) (2841:2841:2841))
        (PORT d[6] (4446:4446:4446) (5120:5120:5120))
        (PORT d[7] (4866:4866:4866) (5696:5696:5696))
        (PORT d[8] (1735:1735:1735) (2048:2048:2048))
        (PORT d[9] (2943:2943:2943) (3343:3343:3343))
        (PORT d[10] (2629:2629:2629) (3044:3044:3044))
        (PORT d[11] (2395:2395:2395) (2798:2798:2798))
        (PORT d[12] (2504:2504:2504) (2860:2860:2860))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1732:1732:1732))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1813:1813:1813) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1957:1957:1957))
        (PORT d[1] (1434:1434:1434) (1645:1645:1645))
        (PORT d[2] (1242:1242:1242) (1459:1459:1459))
        (PORT d[3] (1790:1790:1790) (2085:2085:2085))
        (PORT d[4] (1314:1314:1314) (1493:1493:1493))
        (PORT d[5] (1843:1843:1843) (2176:2176:2176))
        (PORT d[6] (1495:1495:1495) (1703:1703:1703))
        (PORT d[7] (2594:2594:2594) (3066:3066:3066))
        (PORT d[8] (1510:1510:1510) (1741:1741:1741))
        (PORT d[9] (1524:1524:1524) (1749:1749:1749))
        (PORT d[10] (1462:1462:1462) (1659:1659:1659))
        (PORT d[11] (2104:2104:2104) (2444:2444:2444))
        (PORT d[12] (1485:1485:1485) (1710:1710:1710))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (2251:2251:2251) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (2251:2251:2251) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1476:1476:1476))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (6248:6248:6248))
        (PORT d[1] (1976:1976:1976) (2266:2266:2266))
        (PORT d[2] (3603:3603:3603) (4175:4175:4175))
        (PORT d[3] (3340:3340:3340) (3858:3858:3858))
        (PORT d[4] (2627:2627:2627) (3016:3016:3016))
        (PORT d[5] (2840:2840:2840) (3257:3257:3257))
        (PORT d[6] (4535:4535:4535) (5235:5235:5235))
        (PORT d[7] (2417:2417:2417) (2757:2757:2757))
        (PORT d[8] (1792:1792:1792) (2117:2117:2117))
        (PORT d[9] (2879:2879:2879) (3283:3283:3283))
        (PORT d[10] (2828:2828:2828) (3282:3282:3282))
        (PORT d[11] (2446:2446:2446) (2804:2804:2804))
        (PORT d[12] (2445:2445:2445) (2796:2796:2796))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2480:2480:2480))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (2543:2543:2543) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2018:2018:2018))
        (PORT d[1] (1781:1781:1781) (2058:2058:2058))
        (PORT d[2] (1284:1284:1284) (1508:1508:1508))
        (PORT d[3] (2037:2037:2037) (2381:2381:2381))
        (PORT d[4] (1882:1882:1882) (2123:2123:2123))
        (PORT d[5] (1654:1654:1654) (1951:1951:1951))
        (PORT d[6] (1875:1875:1875) (2101:2101:2101))
        (PORT d[7] (2639:2639:2639) (3121:3121:3121))
        (PORT d[8] (1847:1847:1847) (2148:2148:2148))
        (PORT d[9] (1699:1699:1699) (1963:1963:1963))
        (PORT d[10] (1877:1877:1877) (2142:2142:2142))
        (PORT d[11] (2180:2180:2180) (2528:2528:2528))
        (PORT d[12] (1931:1931:1931) (2228:2228:2228))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (2480:2480:2480) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT d[0] (2480:2480:2480) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1674:1674:1674))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4554:4554:4554))
        (PORT d[1] (2543:2543:2543) (2946:2946:2946))
        (PORT d[2] (3282:3282:3282) (3812:3812:3812))
        (PORT d[3] (3571:3571:3571) (4124:4124:4124))
        (PORT d[4] (3001:3001:3001) (3461:3461:3461))
        (PORT d[5] (2766:2766:2766) (3184:3184:3184))
        (PORT d[6] (3671:3671:3671) (4191:4191:4191))
        (PORT d[7] (2694:2694:2694) (3057:3057:3057))
        (PORT d[8] (1840:1840:1840) (2142:2142:2142))
        (PORT d[9] (3105:3105:3105) (3547:3547:3547))
        (PORT d[10] (3250:3250:3250) (3760:3760:3760))
        (PORT d[11] (2734:2734:2734) (3127:3127:3127))
        (PORT d[12] (3174:3174:3174) (3637:3637:3637))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2143:2143:2143))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2207:2207:2207) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2117:2117:2117))
        (PORT d[1] (2526:2526:2526) (2906:2906:2906))
        (PORT d[2] (5746:5746:5746) (6547:6547:6547))
        (PORT d[3] (6190:6190:6190) (7061:7061:7061))
        (PORT d[4] (2348:2348:2348) (2641:2641:2641))
        (PORT d[5] (1728:1728:1728) (2016:2016:2016))
        (PORT d[6] (2192:2192:2192) (2472:2472:2472))
        (PORT d[7] (1959:1959:1959) (2216:2216:2216))
        (PORT d[8] (2636:2636:2636) (3047:3047:3047))
        (PORT d[9] (1770:1770:1770) (2070:2070:2070))
        (PORT d[10] (6599:6599:6599) (7586:7586:7586))
        (PORT d[11] (2712:2712:2712) (3145:3145:3145))
        (PORT d[12] (2382:2382:2382) (2756:2756:2756))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2770:2770:2770) (3118:3118:3118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2770:2770:2770) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1633:1633:1633))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4739:4739:4739))
        (PORT d[1] (2723:2723:2723) (3152:3152:3152))
        (PORT d[2] (3477:3477:3477) (4038:4038:4038))
        (PORT d[3] (3404:3404:3404) (3940:3940:3940))
        (PORT d[4] (3176:3176:3176) (3663:3663:3663))
        (PORT d[5] (2902:2902:2902) (3335:3335:3335))
        (PORT d[6] (3548:3548:3548) (4058:4058:4058))
        (PORT d[7] (2711:2711:2711) (3077:3077:3077))
        (PORT d[8] (1999:1999:1999) (2320:2320:2320))
        (PORT d[9] (3142:3142:3142) (3594:3594:3594))
        (PORT d[10] (3634:3634:3634) (4218:4218:4218))
        (PORT d[11] (2760:2760:2760) (3161:3161:3161))
        (PORT d[12] (3371:3371:3371) (3867:3867:3867))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2540:2540:2540))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2539:2539:2539) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (6526:6526:6526))
        (PORT d[1] (2515:2515:2515) (2887:2887:2887))
        (PORT d[2] (5573:5573:5573) (6353:6353:6353))
        (PORT d[3] (5996:5996:5996) (6839:6839:6839))
        (PORT d[4] (2503:2503:2503) (2820:2820:2820))
        (PORT d[5] (1289:1289:1289) (1512:1512:1512))
        (PORT d[6] (2358:2358:2358) (2658:2658:2658))
        (PORT d[7] (2141:2141:2141) (2421:2421:2421))
        (PORT d[8] (2469:2469:2469) (2861:2861:2861))
        (PORT d[9] (1938:1938:1938) (2255:2255:2255))
        (PORT d[10] (6435:6435:6435) (7400:7400:7400))
        (PORT d[11] (3080:3080:3080) (3556:3556:3556))
        (PORT d[12] (2364:2364:2364) (2732:2732:2732))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2949:2949:2949) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2949:2949:2949) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1668:1668:1668))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4744:4744:4744))
        (PORT d[1] (2541:2541:2541) (2942:2942:2942))
        (PORT d[2] (3448:3448:3448) (3993:3993:3993))
        (PORT d[3] (3560:3560:3560) (4110:4110:4110))
        (PORT d[4] (3150:3150:3150) (3630:3630:3630))
        (PORT d[5] (2765:2765:2765) (3183:3183:3183))
        (PORT d[6] (3553:3553:3553) (4068:4068:4068))
        (PORT d[7] (2549:2549:2549) (2898:2898:2898))
        (PORT d[8] (1861:1861:1861) (2170:2170:2170))
        (PORT d[9] (3120:3120:3120) (3564:3564:3564))
        (PORT d[10] (3429:3429:3429) (3976:3976:3976))
        (PORT d[11] (2711:2711:2711) (3097:3097:3097))
        (PORT d[12] (3327:3327:3327) (3800:3800:3800))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1816:1816:1816))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1889:1889:1889) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2138:2138:2138))
        (PORT d[1] (2191:2191:2191) (2536:2536:2536))
        (PORT d[2] (1908:1908:1908) (2234:2234:2234))
        (PORT d[3] (6347:6347:6347) (7239:7239:7239))
        (PORT d[4] (2493:2493:2493) (2800:2800:2800))
        (PORT d[5] (1729:1729:1729) (2017:2017:2017))
        (PORT d[6] (2180:2180:2180) (2453:2453:2453))
        (PORT d[7] (2134:2134:2134) (2418:2418:2418))
        (PORT d[8] (2066:2066:2066) (2392:2392:2392))
        (PORT d[9] (2334:2334:2334) (2711:2711:2711))
        (PORT d[10] (6442:6442:6442) (7408:7408:7408))
        (PORT d[11] (2713:2713:2713) (3146:3146:3146))
        (PORT d[12] (2381:2381:2381) (2756:2756:2756))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2778:2778:2778) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2778:2778:2778) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1454:1454:1454))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (6243:6243:6243))
        (PORT d[1] (2457:2457:2457) (2817:2817:2817))
        (PORT d[2] (3768:3768:3768) (4363:4363:4363))
        (PORT d[3] (3193:3193:3193) (3700:3700:3700))
        (PORT d[4] (2867:2867:2867) (3298:3298:3298))
        (PORT d[5] (2922:2922:2922) (3363:3363:3363))
        (PORT d[6] (3546:3546:3546) (4056:4056:4056))
        (PORT d[7] (2240:2240:2240) (2558:2558:2558))
        (PORT d[8] (2143:2143:2143) (2524:2524:2524))
        (PORT d[9] (2724:2724:2724) (3111:3111:3111))
        (PORT d[10] (3186:3186:3186) (3696:3696:3696))
        (PORT d[11] (2228:2228:2228) (2545:2545:2545))
        (PORT d[12] (2487:2487:2487) (2849:2849:2849))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2228:2228:2228))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2251:2251:2251) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2393:2393:2393))
        (PORT d[1] (1839:1839:1839) (2134:2134:2134))
        (PORT d[2] (1644:1644:1644) (1917:1917:1917))
        (PORT d[3] (2232:2232:2232) (2610:2610:2610))
        (PORT d[4] (1693:1693:1693) (1911:1911:1911))
        (PORT d[5] (2087:2087:2087) (2459:2459:2459))
        (PORT d[6] (1698:1698:1698) (1901:1901:1901))
        (PORT d[7] (1635:1635:1635) (1836:1836:1836))
        (PORT d[8] (1721:1721:1721) (2008:2008:2008))
        (PORT d[9] (1660:1660:1660) (1917:1917:1917))
        (PORT d[10] (2138:2138:2138) (2447:2447:2447))
        (PORT d[11] (1898:1898:1898) (2202:2202:2202))
        (PORT d[12] (1686:1686:1686) (1911:1911:1911))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT ena (2531:2531:2531) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (2531:2531:2531) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1479:1479:1479))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (4168:4168:4168))
        (PORT d[1] (2828:2828:2828) (3272:3272:3272))
        (PORT d[2] (2612:2612:2612) (3044:3044:3044))
        (PORT d[3] (3171:3171:3171) (3674:3674:3674))
        (PORT d[4] (2543:2543:2543) (2953:2953:2953))
        (PORT d[5] (3390:3390:3390) (3923:3923:3923))
        (PORT d[6] (4515:4515:4515) (5204:5204:5204))
        (PORT d[7] (2745:2745:2745) (3158:3158:3158))
        (PORT d[8] (2658:2658:2658) (3063:3063:3063))
        (PORT d[9] (2797:2797:2797) (3215:3215:3215))
        (PORT d[10] (3780:3780:3780) (4405:4405:4405))
        (PORT d[11] (2097:2097:2097) (2416:2416:2416))
        (PORT d[12] (2426:2426:2426) (2780:2780:2780))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2609:2609:2609))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (2615:2615:2615) (2902:2902:2902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3789:3789:3789))
        (PORT d[1] (3587:3587:3587) (4168:4168:4168))
        (PORT d[2] (3923:3923:3923) (4462:4462:4462))
        (PORT d[3] (4021:4021:4021) (4600:4600:4600))
        (PORT d[4] (4058:4058:4058) (4580:4580:4580))
        (PORT d[5] (1906:1906:1906) (2243:2243:2243))
        (PORT d[6] (3873:3873:3873) (4443:4443:4443))
        (PORT d[7] (2460:2460:2460) (2805:2805:2805))
        (PORT d[8] (4588:4588:4588) (5279:5279:5279))
        (PORT d[9] (4174:4174:4174) (4845:4845:4845))
        (PORT d[10] (3895:3895:3895) (4495:4495:4495))
        (PORT d[11] (3624:3624:3624) (4125:4125:4125))
        (PORT d[12] (3542:3542:3542) (4062:4062:4062))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (2625:2625:2625) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2625:2625:2625) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1242:1242:1242))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4956:4956:4956))
        (PORT d[1] (3662:3662:3662) (4219:4219:4219))
        (PORT d[2] (3520:3520:3520) (4078:4078:4078))
        (PORT d[3] (2958:2958:2958) (3413:3413:3413))
        (PORT d[4] (2822:2822:2822) (3268:3268:3268))
        (PORT d[5] (3930:3930:3930) (4535:4535:4535))
        (PORT d[6] (4949:4949:4949) (5649:5649:5649))
        (PORT d[7] (3622:3622:3622) (4151:4151:4151))
        (PORT d[8] (3052:3052:3052) (3513:3513:3513))
        (PORT d[9] (2993:2993:2993) (3435:3435:3435))
        (PORT d[10] (3770:3770:3770) (4389:4389:4389))
        (PORT d[11] (2153:2153:2153) (2487:2487:2487))
        (PORT d[12] (3604:3604:3604) (4121:4121:4121))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (2023:2023:2023))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (1944:1944:1944) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4913:4913:4913))
        (PORT d[1] (4467:4467:4467) (5167:5167:5167))
        (PORT d[2] (4291:4291:4291) (4891:4891:4891))
        (PORT d[3] (4860:4860:4860) (5548:5548:5548))
        (PORT d[4] (5029:5029:5029) (5700:5700:5700))
        (PORT d[5] (1720:1720:1720) (2025:2025:2025))
        (PORT d[6] (4213:4213:4213) (4817:4817:4817))
        (PORT d[7] (2553:2553:2553) (2927:2927:2927))
        (PORT d[8] (2446:2446:2446) (2843:2843:2843))
        (PORT d[9] (4977:4977:4977) (5779:5779:5779))
        (PORT d[10] (4960:4960:4960) (5721:5721:5721))
        (PORT d[11] (4472:4472:4472) (5090:5090:5090))
        (PORT d[12] (2404:2404:2404) (2792:2792:2792))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT ena (2422:2422:2422) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (2422:2422:2422) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (943:943:943))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1206:1206:1206))
        (PORT d[1] (800:800:800) (923:923:923))
        (PORT d[2] (811:811:811) (943:943:943))
        (PORT d[3] (1706:1706:1706) (1960:1960:1960))
        (PORT d[4] (982:982:982) (1135:1135:1135))
        (PORT d[5] (992:992:992) (1152:1152:1152))
        (PORT d[6] (756:756:756) (874:874:874))
        (PORT d[7] (912:912:912) (1051:1051:1051))
        (PORT d[8] (840:840:840) (973:973:973))
        (PORT d[9] (661:661:661) (771:771:771))
        (PORT d[10] (972:972:972) (1127:1127:1127))
        (PORT d[11] (1663:1663:1663) (1913:1913:1913))
        (PORT d[12] (1321:1321:1321) (1529:1529:1529))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (796:796:796))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (1020:1020:1020) (1077:1077:1077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4520:4520:4520))
        (PORT d[1] (4983:4983:4983) (5756:5756:5756))
        (PORT d[2] (3937:3937:3937) (4476:4476:4476))
        (PORT d[3] (3790:3790:3790) (4325:4325:4325))
        (PORT d[4] (5230:5230:5230) (5918:5918:5918))
        (PORT d[5] (2679:2679:2679) (3125:3125:3125))
        (PORT d[6] (4127:4127:4127) (4724:4724:4724))
        (PORT d[7] (3145:3145:3145) (3691:3691:3691))
        (PORT d[8] (4293:4293:4293) (4890:4890:4890))
        (PORT d[9] (1886:1886:1886) (2208:2208:2208))
        (PORT d[10] (4056:4056:4056) (4681:4681:4681))
        (PORT d[11] (4152:4152:4152) (4724:4724:4724))
        (PORT d[12] (4608:4608:4608) (5275:5275:5275))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT ena (1291:1291:1291) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (1291:1291:1291) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1255:1255:1255))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (4187:4187:4187))
        (PORT d[1] (3488:3488:3488) (4021:4021:4021))
        (PORT d[2] (3159:3159:3159) (3669:3669:3669))
        (PORT d[3] (3168:3168:3168) (3653:3653:3653))
        (PORT d[4] (2651:2651:2651) (3072:3072:3072))
        (PORT d[5] (3589:3589:3589) (4150:4150:4150))
        (PORT d[6] (5071:5071:5071) (5831:5831:5831))
        (PORT d[7] (3298:3298:3298) (3793:3793:3793))
        (PORT d[8] (2865:2865:2865) (3302:3302:3302))
        (PORT d[9] (2809:2809:2809) (3226:3226:3226))
        (PORT d[10] (3590:3590:3590) (4180:4180:4180))
        (PORT d[11] (1980:1980:1980) (2295:2295:2295))
        (PORT d[12] (3431:3431:3431) (3931:3931:3931))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2631:2631:2631))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2597:2597:2597) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4843:4843:4843))
        (PORT d[1] (4134:4134:4134) (4795:4795:4795))
        (PORT d[2] (3938:3938:3938) (4488:4488:4488))
        (PORT d[3] (4557:4557:4557) (5212:5212:5212))
        (PORT d[4] (4841:4841:4841) (5487:5487:5487))
        (PORT d[5] (1733:1733:1733) (2042:2042:2042))
        (PORT d[6] (4026:4026:4026) (4604:4604:4604))
        (PORT d[7] (2374:2374:2374) (2719:2719:2719))
        (PORT d[8] (5274:5274:5274) (6060:6060:6060))
        (PORT d[9] (4606:4606:4606) (5351:5351:5351))
        (PORT d[10] (4626:4626:4626) (5338:5338:5338))
        (PORT d[11] (4275:4275:4275) (4863:4863:4863))
        (PORT d[12] (4142:4142:4142) (4765:4765:4765))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2963:2963:2963) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2963:2963:2963) (3349:3349:3349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1642:1642:1642))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3976:3976:3976))
        (PORT d[1] (3091:3091:3091) (3565:3565:3565))
        (PORT d[2] (2791:2791:2791) (3249:3249:3249))
        (PORT d[3] (3328:3328:3328) (3845:3845:3845))
        (PORT d[4] (2373:2373:2373) (2763:2763:2763))
        (PORT d[5] (3598:3598:3598) (4164:4164:4164))
        (PORT d[6] (4557:4557:4557) (5257:5257:5257))
        (PORT d[7] (2940:2940:2940) (3381:3381:3381))
        (PORT d[8] (2489:2489:2489) (2871:2871:2871))
        (PORT d[9] (2625:2625:2625) (3020:3020:3020))
        (PORT d[10] (4128:4128:4128) (4800:4800:4800))
        (PORT d[11] (1962:1962:1962) (2275:2275:2275))
        (PORT d[12] (2757:2757:2757) (3166:3166:3166))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2371:2371:2371))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2459:2459:2459) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (4034:4034:4034))
        (PORT d[1] (3608:3608:3608) (4198:4198:4198))
        (PORT d[2] (3750:3750:3750) (4269:4269:4269))
        (PORT d[3] (4147:4147:4147) (4741:4741:4741))
        (PORT d[4] (4262:4262:4262) (4816:4816:4816))
        (PORT d[5] (1940:1940:1940) (2284:2284:2284))
        (PORT d[6] (3701:3701:3701) (4237:4237:4237))
        (PORT d[7] (2408:2408:2408) (2758:2758:2758))
        (PORT d[8] (4788:4788:4788) (5510:5510:5510))
        (PORT d[9] (4207:4207:4207) (4888:4888:4888))
        (PORT d[10] (4058:4058:4058) (4672:4672:4672))
        (PORT d[11] (3746:3746:3746) (4266:4266:4266))
        (PORT d[12] (3593:3593:3593) (4133:4133:4133))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2924:2924:2924) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2924:2924:2924) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1404:1404:1404))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (4396:4396:4396))
        (PORT d[1] (3645:3645:3645) (4200:4200:4200))
        (PORT d[2] (3343:3343:3343) (3874:3874:3874))
        (PORT d[3] (2977:2977:2977) (3437:3437:3437))
        (PORT d[4] (2838:2838:2838) (3287:3287:3287))
        (PORT d[5] (3772:3772:3772) (4360:4360:4360))
        (PORT d[6] (5240:5240:5240) (6019:6019:6019))
        (PORT d[7] (3615:3615:3615) (4146:4146:4146))
        (PORT d[8] (2885:2885:2885) (3326:3326:3326))
        (PORT d[9] (2998:2998:2998) (3446:3446:3446))
        (PORT d[10] (3745:3745:3745) (4356:4356:4356))
        (PORT d[11] (2143:2143:2143) (2477:2477:2477))
        (PORT d[12] (3586:3586:3586) (4103:4103:4103))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2057:2057:2057))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1959:1959:1959) (2162:2162:2162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4888:4888:4888))
        (PORT d[1] (4307:4307:4307) (4987:4987:4987))
        (PORT d[2] (4107:4107:4107) (4680:4680:4680))
        (PORT d[3] (4579:4579:4579) (5238:5238:5238))
        (PORT d[4] (5043:5043:5043) (5720:5720:5720))
        (PORT d[5] (1704:1704:1704) (2013:2013:2013))
        (PORT d[6] (4050:4050:4050) (4634:4634:4634))
        (PORT d[7] (2559:2559:2559) (2932:2932:2932))
        (PORT d[8] (5553:5553:5553) (6369:6369:6369))
        (PORT d[9] (2344:2344:2344) (2732:2732:2732))
        (PORT d[10] (4817:4817:4817) (5558:5558:5558))
        (PORT d[11] (4452:4452:4452) (5063:5063:5063))
        (PORT d[12] (4291:4291:4291) (4925:4925:4925))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (3118:3118:3118) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (3118:3118:3118) (3518:3518:3518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (1035:1035:1035))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (621:621:621))
        (PORT d[1] (678:678:678) (782:782:782))
        (PORT d[2] (853:853:853) (977:977:977))
        (PORT d[3] (2860:2860:2860) (3288:3288:3288))
        (PORT d[4] (937:937:937) (1072:1072:1072))
        (PORT d[5] (977:977:977) (1127:1127:1127))
        (PORT d[6] (863:863:863) (1023:1023:1023))
        (PORT d[7] (891:891:891) (1033:1033:1033))
        (PORT d[8] (1373:1373:1373) (1572:1572:1572))
        (PORT d[9] (687:687:687) (793:793:793))
        (PORT d[10] (1169:1169:1169) (1335:1335:1335))
        (PORT d[11] (1171:1171:1171) (1342:1342:1342))
        (PORT d[12] (712:712:712) (826:826:826))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (669:669:669))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (921:921:921) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3635:3635:3635))
        (PORT d[1] (2685:2685:2685) (3115:3115:3115))
        (PORT d[2] (3738:3738:3738) (4247:4247:4247))
        (PORT d[3] (4292:4292:4292) (4895:4895:4895))
        (PORT d[4] (2929:2929:2929) (3296:3296:3296))
        (PORT d[5] (2979:2979:2979) (3477:3477:3477))
        (PORT d[6] (2988:2988:2988) (3422:3422:3422))
        (PORT d[7] (2762:2762:2762) (3255:3255:3255))
        (PORT d[8] (4739:4739:4739) (5447:5447:5447))
        (PORT d[9] (4350:4350:4350) (5029:5029:5029))
        (PORT d[10] (3741:3741:3741) (4326:4326:4326))
        (PORT d[11] (4193:4193:4193) (4772:4772:4772))
        (PORT d[12] (4226:4226:4226) (4845:4845:4845))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (1086:1086:1086) (1168:1168:1168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (1086:1086:1086) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (749:749:749) (854:854:854))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1229:1229:1229))
        (PORT d[1] (701:701:701) (814:814:814))
        (PORT d[2] (520:520:520) (609:609:609))
        (PORT d[3] (2961:2961:2961) (3412:3412:3412))
        (PORT d[4] (799:799:799) (905:905:905))
        (PORT d[5] (985:985:985) (1132:1132:1132))
        (PORT d[6] (885:885:885) (1047:1047:1047))
        (PORT d[7] (869:869:869) (1007:1007:1007))
        (PORT d[8] (2191:2191:2191) (2558:2558:2558))
        (PORT d[9] (681:681:681) (786:786:786))
        (PORT d[10] (1012:1012:1012) (1163:1163:1163))
        (PORT d[11] (848:848:848) (976:976:976))
        (PORT d[12] (1394:1394:1394) (1604:1604:1604))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1373:1373:1373))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (1525:1525:1525) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (4039:4039:4039))
        (PORT d[1] (2977:2977:2977) (3441:3441:3441))
        (PORT d[2] (3910:3910:3910) (4446:4446:4446))
        (PORT d[3] (4308:4308:4308) (4921:4921:4921))
        (PORT d[4] (2699:2699:2699) (3029:3029:3029))
        (PORT d[5] (3164:3164:3164) (3691:3691:3691))
        (PORT d[6] (2989:2989:2989) (3416:3416:3416))
        (PORT d[7] (2926:2926:2926) (3440:3440:3440))
        (PORT d[8] (2326:2326:2326) (2718:2718:2718))
        (PORT d[9] (4508:4508:4508) (5205:5205:5205))
        (PORT d[10] (3911:3911:3911) (4509:4509:4509))
        (PORT d[11] (4371:4371:4371) (4975:4975:4975))
        (PORT d[12] (4240:4240:4240) (4863:4863:4863))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT ena (1119:1119:1119) (1209:1209:1209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (1119:1119:1119) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1490:1490:1490))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (4006:4006:4006))
        (PORT d[1] (2941:2941:2941) (3401:3401:3401))
        (PORT d[2] (2626:2626:2626) (3067:3067:3067))
        (PORT d[3] (3182:3182:3182) (3685:3685:3685))
        (PORT d[4] (2363:2363:2363) (2748:2748:2748))
        (PORT d[5] (3587:3587:3587) (4150:4150:4150))
        (PORT d[6] (4537:4537:4537) (5230:5230:5230))
        (PORT d[7] (2768:2768:2768) (3184:3184:3184))
        (PORT d[8] (2512:2512:2512) (2900:2900:2900))
        (PORT d[9] (2996:2996:2996) (3444:3444:3444))
        (PORT d[10] (4121:4121:4121) (4792:4792:4792))
        (PORT d[11] (1957:1957:1957) (2270:2270:2270))
        (PORT d[12] (2738:2738:2738) (3143:3143:3143))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2872:2872:2872))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2783:2783:2783) (3165:3165:3165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (4008:4008:4008))
        (PORT d[1] (3705:3705:3705) (4296:4296:4296))
        (PORT d[2] (3748:3748:3748) (4265:4265:4265))
        (PORT d[3] (4102:4102:4102) (4686:4686:4686))
        (PORT d[4] (4272:4272:4272) (4828:4828:4828))
        (PORT d[5] (1937:1937:1937) (2281:2281:2281))
        (PORT d[6] (2636:2636:2636) (3000:3000:3000))
        (PORT d[7] (2411:2411:2411) (2762:2762:2762))
        (PORT d[8] (4774:4774:4774) (5491:5491:5491))
        (PORT d[9] (4199:4199:4199) (4872:4872:4872))
        (PORT d[10] (4050:4050:4050) (4668:4668:4668))
        (PORT d[11] (3732:3732:3732) (4246:4246:4246))
        (PORT d[12] (3580:3580:3580) (4112:4112:4112))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (2634:2634:2634) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (2634:2634:2634) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1432:1432:1432))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (4082:4082:4082))
        (PORT d[1] (3655:3655:3655) (4211:4211:4211))
        (PORT d[2] (3355:3355:3355) (3891:3891:3891))
        (PORT d[3] (2987:2987:2987) (3452:3452:3452))
        (PORT d[4] (2827:2827:2827) (3273:3273:3273))
        (PORT d[5] (3782:3782:3782) (4374:4374:4374))
        (PORT d[6] (5257:5257:5257) (6042:6042:6042))
        (PORT d[7] (3474:3474:3474) (3991:3991:3991))
        (PORT d[8] (3041:3041:3041) (3500:3500:3500))
        (PORT d[9] (2993:2993:2993) (3435:3435:3435))
        (PORT d[10] (3755:3755:3755) (4370:4370:4370))
        (PORT d[11] (2165:2165:2165) (2506:2506:2506))
        (PORT d[12] (3598:3598:3598) (4115:4115:4115))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2253:2253:2253))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (2313:2313:2313) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4897:4897:4897))
        (PORT d[1] (4306:4306:4306) (4988:4988:4988))
        (PORT d[2] (4107:4107:4107) (4681:4681:4681))
        (PORT d[3] (4733:4733:4733) (5413:5413:5413))
        (PORT d[4] (5039:5039:5039) (5712:5712:5712))
        (PORT d[5] (1713:1713:1713) (2025:2025:2025))
        (PORT d[6] (4051:4051:4051) (4635:4635:4635))
        (PORT d[7] (2570:2570:2570) (2946:2946:2946))
        (PORT d[8] (5447:5447:5447) (6254:6254:6254))
        (PORT d[9] (4956:4956:4956) (5749:5749:5749))
        (PORT d[10] (4808:4808:4808) (5550:5550:5550))
        (PORT d[11] (4459:4459:4459) (5070:5070:5070))
        (PORT d[12] (4322:4322:4322) (4968:4968:4968))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (3140:3140:3140) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (3140:3140:3140) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1487:1487:1487))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3977:3977:3977))
        (PORT d[1] (2807:2807:2807) (3249:3249:3249))
        (PORT d[2] (2631:2631:2631) (3069:3069:3069))
        (PORT d[3] (3181:3181:3181) (3685:3685:3685))
        (PORT d[4] (2535:2535:2535) (2944:2944:2944))
        (PORT d[5] (3566:3566:3566) (4121:4121:4121))
        (PORT d[6] (1286:1286:1286) (1507:1507:1507))
        (PORT d[7] (2754:2754:2754) (3164:3164:3164))
        (PORT d[8] (2522:2522:2522) (2915:2915:2915))
        (PORT d[9] (2985:2985:2985) (3429:3429:3429))
        (PORT d[10] (4119:4119:4119) (4792:4792:4792))
        (PORT d[11] (1949:1949:1949) (2255:2255:2255))
        (PORT d[12] (2444:2444:2444) (2799:2799:2799))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2302:2302:2302))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (2203:2203:2203) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (4009:4009:4009))
        (PORT d[1] (3610:3610:3610) (4202:4202:4202))
        (PORT d[2] (3893:3893:3893) (4423:4423:4423))
        (PORT d[3] (3956:3956:3956) (4519:4519:4519))
        (PORT d[4] (4264:4264:4264) (4821:4821:4821))
        (PORT d[5] (1920:1920:1920) (2260:2260:2260))
        (PORT d[6] (3875:3875:3875) (4441:4441:4441))
        (PORT d[7] (2374:2374:2374) (2713:2713:2713))
        (PORT d[8] (2702:2702:2702) (3149:3149:3149))
        (PORT d[9] (4204:4204:4204) (4885:4885:4885))
        (PORT d[10] (4061:4061:4061) (4683:4683:4683))
        (PORT d[11] (3784:3784:3784) (4313:4313:4313))
        (PORT d[12] (3572:3572:3572) (4104:4104:4104))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT ena (2779:2779:2779) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (2779:2779:2779) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1670:1670:1670))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (4178:4178:4178))
        (PORT d[1] (2916:2916:2916) (3372:3372:3372))
        (PORT d[2] (2619:2619:2619) (3052:3052:3052))
        (PORT d[3] (3184:3184:3184) (3690:3690:3690))
        (PORT d[4] (2563:2563:2563) (2981:2981:2981))
        (PORT d[5] (3553:3553:3553) (4106:4106:4106))
        (PORT d[6] (4526:4526:4526) (5212:5212:5212))
        (PORT d[7] (2746:2746:2746) (3154:3154:3154))
        (PORT d[8] (2669:2669:2669) (3077:3077:3077))
        (PORT d[9] (2787:2787:2787) (3200:3200:3200))
        (PORT d[10] (3946:3946:3946) (4594:4594:4594))
        (PORT d[11] (1896:1896:1896) (2195:2195:2195))
        (PORT d[12] (2451:2451:2451) (2812:2812:2812))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2391:2391:2391))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2401:2401:2401) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3988:3988:3988))
        (PORT d[1] (3592:3592:3592) (4172:4172:4172))
        (PORT d[2] (3913:3913:3913) (4450:4450:4450))
        (PORT d[3] (4010:4010:4010) (4589:4589:4589))
        (PORT d[4] (4249:4249:4249) (4802:4802:4802))
        (PORT d[5] (1911:1911:1911) (2257:2257:2257))
        (PORT d[6] (4046:4046:4046) (4642:4642:4642))
        (PORT d[7] (2257:2257:2257) (2585:2585:2585))
        (PORT d[8] (4756:4756:4756) (5472:5472:5472))
        (PORT d[9] (4410:4410:4410) (5123:5123:5123))
        (PORT d[10] (4210:4210:4210) (4848:4848:4848))
        (PORT d[11] (3620:3620:3620) (4122:4122:4122))
        (PORT d[12] (3712:3712:3712) (4260:4260:4260))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2777:2777:2777) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2777:2777:2777) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1176:1176:1176))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (4007:4007:4007))
        (PORT d[1] (702:702:702) (813:813:813))
        (PORT d[2] (989:989:989) (1136:1136:1136))
        (PORT d[3] (2848:2848:2848) (3266:3266:3266))
        (PORT d[4] (1098:1098:1098) (1251:1251:1251))
        (PORT d[5] (949:949:949) (1089:1089:1089))
        (PORT d[6] (894:894:894) (1061:1061:1061))
        (PORT d[7] (1073:1073:1073) (1243:1243:1243))
        (PORT d[8] (1365:1365:1365) (1568:1568:1568))
        (PORT d[9] (3057:3057:3057) (3508:3508:3508))
        (PORT d[10] (3003:3003:3003) (3383:3383:3383))
        (PORT d[11] (1150:1150:1150) (1314:1314:1314))
        (PORT d[12] (1577:1577:1577) (1812:1812:1812))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (692:692:692))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (946:946:946) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3628:3628:3628))
        (PORT d[1] (4811:4811:4811) (5562:5562:5562))
        (PORT d[2] (3735:3735:3735) (4241:4241:4241))
        (PORT d[3] (4300:4300:4300) (4898:4898:4898))
        (PORT d[4] (2911:2911:2911) (3275:3275:3275))
        (PORT d[5] (2959:2959:2959) (3453:3453:3453))
        (PORT d[6] (3424:3424:3424) (3901:3901:3901))
        (PORT d[7] (2757:2757:2757) (3253:3253:3253))
        (PORT d[8] (2310:2310:2310) (2696:2696:2696))
        (PORT d[9] (4330:4330:4330) (5006:5006:5006))
        (PORT d[10] (3573:3573:3573) (4133:4133:4133))
        (PORT d[11] (2489:2489:2489) (2877:2877:2877))
        (PORT d[12] (4086:4086:4086) (4690:4690:4690))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (937:937:937) (996:996:996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (937:937:937) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1238:1238:1238))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (4396:4396:4396))
        (PORT d[1] (3480:3480:3480) (4015:4015:4015))
        (PORT d[2] (3335:3335:3335) (3865:3865:3865))
        (PORT d[3] (3138:3138:3138) (3618:3618:3618))
        (PORT d[4] (2810:2810:2810) (3252:3252:3252))
        (PORT d[5] (3574:3574:3574) (4126:4126:4126))
        (PORT d[6] (5092:5092:5092) (5859:5859:5859))
        (PORT d[7] (3464:3464:3464) (3977:3977:3977))
        (PORT d[8] (2872:2872:2872) (3306:3306:3306))
        (PORT d[9] (2973:2973:2973) (3412:3412:3412))
        (PORT d[10] (3578:3578:3578) (4167:4167:4167))
        (PORT d[11] (2119:2119:2119) (2448:2448:2448))
        (PORT d[12] (3578:3578:3578) (4091:4091:4091))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2879:2879:2879))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (2808:2808:2808) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4886:4886:4886))
        (PORT d[1] (4298:4298:4298) (4978:4978:4978))
        (PORT d[2] (4107:4107:4107) (4680:4680:4680))
        (PORT d[3] (4739:4739:4739) (5419:5419:5419))
        (PORT d[4] (4850:4850:4850) (5496:5496:5496))
        (PORT d[5] (1718:1718:1718) (2021:2021:2021))
        (PORT d[6] (4039:4039:4039) (4621:4621:4621))
        (PORT d[7] (2552:2552:2552) (2925:2925:2925))
        (PORT d[8] (5402:5402:5402) (6204:6204:6204))
        (PORT d[9] (4780:4780:4780) (5549:5549:5549))
        (PORT d[10] (4829:4829:4829) (5577:5577:5577))
        (PORT d[11] (4298:4298:4298) (4893:4893:4893))
        (PORT d[12] (4315:4315:4315) (4959:4959:4959))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT ena (2415:2415:2415) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (2415:2415:2415) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1074:1074:1074))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1228:1228:1228))
        (PORT d[1] (844:844:844) (970:970:970))
        (PORT d[2] (845:845:845) (975:975:975))
        (PORT d[3] (2908:2908:2908) (3354:3354:3354))
        (PORT d[4] (648:648:648) (743:743:743))
        (PORT d[5] (984:984:984) (1131:1131:1131))
        (PORT d[6] (872:872:872) (1032:1032:1032))
        (PORT d[7] (893:893:893) (1036:1036:1036))
        (PORT d[8] (524:524:524) (611:611:611))
        (PORT d[9] (538:538:538) (626:626:626))
        (PORT d[10] (1000:1000:1000) (1145:1145:1145))
        (PORT d[11] (526:526:526) (614:614:614))
        (PORT d[12] (1397:1397:1397) (1611:1611:1611))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (542:542:542))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT d[0] (814:814:814) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3854:3854:3854))
        (PORT d[1] (2831:2831:2831) (3291:3291:3291))
        (PORT d[2] (3740:3740:3740) (4252:4252:4252))
        (PORT d[3] (4310:4310:4310) (4924:4924:4924))
        (PORT d[4] (2566:2566:2566) (2885:2885:2885))
        (PORT d[5] (3157:3157:3157) (3683:3683:3683))
        (PORT d[6] (2991:2991:2991) (3423:3423:3423))
        (PORT d[7] (2902:2902:2902) (3410:3410:3410))
        (PORT d[8] (4904:4904:4904) (5635:5635:5635))
        (PORT d[9] (4509:4509:4509) (5210:5210:5210))
        (PORT d[10] (3918:3918:3918) (4521:4521:4521))
        (PORT d[11] (2346:2346:2346) (2727:2727:2727))
        (PORT d[12] (4236:4236:4236) (4861:4861:4861))
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (PORT ena (1118:1118:1118) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (PORT d[0] (1118:1118:1118) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1016:1016:1016))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (376:376:376) (444:444:444))
        (PORT d[1] (360:360:360) (427:427:427))
        (PORT d[2] (374:374:374) (440:440:440))
        (PORT d[3] (2871:2871:2871) (3302:3302:3302))
        (PORT d[4] (512:512:512) (593:593:593))
        (PORT d[5] (977:977:977) (1123:1123:1123))
        (PORT d[6] (834:834:834) (995:995:995))
        (PORT d[7] (901:901:901) (1045:1045:1045))
        (PORT d[8] (1384:1384:1384) (1586:1586:1586))
        (PORT d[9] (679:679:679) (781:781:781))
        (PORT d[10] (1148:1148:1148) (1309:1309:1309))
        (PORT d[11] (829:829:829) (953:953:953))
        (PORT d[12] (687:687:687) (794:794:794))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (709:709:709))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (956:956:956) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3833:3833:3833))
        (PORT d[1] (2806:2806:2806) (3260:3260:3260))
        (PORT d[2] (3749:3749:3749) (4262:4262:4262))
        (PORT d[3] (4298:4298:4298) (4905:4905:4905))
        (PORT d[4] (2579:2579:2579) (2892:2892:2892))
        (PORT d[5] (1913:1913:1913) (2246:2246:2246))
        (PORT d[6] (3130:3130:3130) (3578:3578:3578))
        (PORT d[7] (2746:2746:2746) (3236:3236:3236))
        (PORT d[8] (2318:2318:2318) (2709:2709:2709))
        (PORT d[9] (2142:2142:2142) (2504:2504:2504))
        (PORT d[10] (3749:3749:3749) (4334:4334:4334))
        (PORT d[11] (2518:2518:2518) (2914:2914:2914))
        (PORT d[12] (4247:4247:4247) (4874:4874:4874))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (1115:1115:1115) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (1115:1115:1115) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1370:1370:1370))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5279:5279:5279) (6169:6169:6169))
        (PORT d[1] (2464:2464:2464) (2820:2820:2820))
        (PORT d[2] (2645:2645:2645) (3043:3043:3043))
        (PORT d[3] (3585:3585:3585) (4162:4162:4162))
        (PORT d[4] (2927:2927:2927) (3352:3352:3352))
        (PORT d[5] (2317:2317:2317) (2644:2644:2644))
        (PORT d[6] (4676:4676:4676) (5386:5386:5386))
        (PORT d[7] (5186:5186:5186) (6068:6068:6068))
        (PORT d[8] (2083:2083:2083) (2445:2445:2445))
        (PORT d[9] (2827:2827:2827) (3230:3230:3230))
        (PORT d[10] (2984:2984:2984) (3449:3449:3449))
        (PORT d[11] (2699:2699:2699) (3141:3141:3141))
        (PORT d[12] (2711:2711:2711) (3103:3103:3103))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2477:2477:2477))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (2516:2516:2516) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1927:1927:1927))
        (PORT d[1] (1790:1790:1790) (2047:2047:2047))
        (PORT d[2] (1123:1123:1123) (1330:1330:1330))
        (PORT d[3] (1955:1955:1955) (2277:2277:2277))
        (PORT d[4] (1172:1172:1172) (1338:1338:1338))
        (PORT d[5] (2244:2244:2244) (2627:2627:2627))
        (PORT d[6] (1314:1314:1314) (1498:1498:1498))
        (PORT d[7] (2937:2937:2937) (3454:3454:3454))
        (PORT d[8] (1309:1309:1309) (1508:1508:1508))
        (PORT d[9] (1332:1332:1332) (1529:1529:1529))
        (PORT d[10] (1807:1807:1807) (2045:2045:2045))
        (PORT d[11] (1878:1878:1878) (2179:2179:2179))
        (PORT d[12] (1438:1438:1438) (1654:1654:1654))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (2045:2045:2045) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2045:2045:2045) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1377:1377:1377))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5590:5590:5590) (6515:6515:6515))
        (PORT d[1] (2066:2066:2066) (2368:2368:2368))
        (PORT d[2] (2104:2104:2104) (2430:2430:2430))
        (PORT d[3] (3788:3788:3788) (4393:4393:4393))
        (PORT d[4] (2810:2810:2810) (3242:3242:3242))
        (PORT d[5] (2156:2156:2156) (2465:2465:2465))
        (PORT d[6] (3280:3280:3280) (3742:3742:3742))
        (PORT d[7] (5518:5518:5518) (6439:6439:6439))
        (PORT d[8] (2444:2444:2444) (2856:2856:2856))
        (PORT d[9] (3320:3320:3320) (3799:3799:3799))
        (PORT d[10] (3328:3328:3328) (3836:3836:3836))
        (PORT d[11] (2220:2220:2220) (2595:2595:2595))
        (PORT d[12] (3068:3068:3068) (3509:3509:3509))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (3184:3184:3184))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (3081:3081:3081) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1617:1617:1617))
        (PORT d[1] (1259:1259:1259) (1440:1440:1440))
        (PORT d[2] (1133:1133:1133) (1344:1344:1344))
        (PORT d[3] (1779:1779:1779) (2073:2073:2073))
        (PORT d[4] (818:818:818) (933:933:933))
        (PORT d[5] (2525:2525:2525) (2943:2943:2943))
        (PORT d[6] (944:944:944) (1069:1069:1069))
        (PORT d[7] (1064:1064:1064) (1205:1205:1205))
        (PORT d[8] (1341:1341:1341) (1552:1552:1552))
        (PORT d[9] (1343:1343:1343) (1538:1538:1538))
        (PORT d[10] (2194:2194:2194) (2496:2496:2496))
        (PORT d[11] (1924:1924:1924) (2231:2231:2231))
        (PORT d[12] (1453:1453:1453) (1674:1674:1674))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (2168:2168:2168) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (2168:2168:2168) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1332:1332:1332))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4816:4816:4816))
        (PORT d[1] (1729:1729:1729) (1990:1990:1990))
        (PORT d[2] (1724:1724:1724) (1993:1993:1993))
        (PORT d[3] (1822:1822:1822) (2083:2083:2083))
        (PORT d[4] (1666:1666:1666) (1913:1913:1913))
        (PORT d[5] (1807:1807:1807) (2068:2068:2068))
        (PORT d[6] (3800:3800:3800) (4328:4328:4328))
        (PORT d[7] (2378:2378:2378) (2708:2708:2708))
        (PORT d[8] (1310:1310:1310) (1547:1547:1547))
        (PORT d[9] (2188:2188:2188) (2490:2490:2490))
        (PORT d[10] (1963:1963:1963) (2239:2239:2239))
        (PORT d[11] (2494:2494:2494) (2913:2913:2913))
        (PORT d[12] (2504:2504:2504) (2863:2863:2863))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1925:1925:1925))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (2025:2025:2025) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3178:3178:3178))
        (PORT d[1] (1808:1808:1808) (2068:2068:2068))
        (PORT d[2] (2068:2068:2068) (2356:2356:2356))
        (PORT d[3] (1751:1751:1751) (1996:1996:1996))
        (PORT d[4] (994:994:994) (1130:1130:1130))
        (PORT d[5] (1857:1857:1857) (2164:2164:2164))
        (PORT d[6] (1860:1860:1860) (2120:2120:2120))
        (PORT d[7] (1130:1130:1130) (1286:1286:1286))
        (PORT d[8] (1963:1963:1963) (2289:2289:2289))
        (PORT d[9] (2037:2037:2037) (2377:2377:2377))
        (PORT d[10] (4975:4975:4975) (5725:5725:5725))
        (PORT d[11] (1819:1819:1819) (2070:2070:2070))
        (PORT d[12] (2212:2212:2212) (2563:2563:2563))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (2360:2360:2360) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (2360:2360:2360) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1150:1150:1150))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4683:4683:4683))
        (PORT d[1] (1908:1908:1908) (2191:2191:2191))
        (PORT d[2] (1932:1932:1932) (2225:2225:2225))
        (PORT d[3] (1799:1799:1799) (2042:2042:2042))
        (PORT d[4] (2018:2018:2018) (2309:2309:2309))
        (PORT d[5] (2337:2337:2337) (2672:2672:2672))
        (PORT d[6] (3469:3469:3469) (3962:3962:3962))
        (PORT d[7] (2184:2184:2184) (2485:2485:2485))
        (PORT d[8] (2476:2476:2476) (2896:2896:2896))
        (PORT d[9] (3508:3508:3508) (4013:4013:4013))
        (PORT d[10] (1954:1954:1954) (2230:2230:2230))
        (PORT d[11] (2189:2189:2189) (2557:2557:2557))
        (PORT d[12] (2307:2307:2307) (2637:2637:2637))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1661:1661:1661))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT d[0] (1768:1768:1768) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1592:1592:1592))
        (PORT d[1] (1446:1446:1446) (1654:1654:1654))
        (PORT d[2] (1308:1308:1308) (1544:1544:1544))
        (PORT d[3] (1888:1888:1888) (2190:2190:2190))
        (PORT d[4] (976:976:976) (1104:1104:1104))
        (PORT d[5] (2086:2086:2086) (2432:2432:2432))
        (PORT d[6] (920:920:920) (1040:1040:1040))
        (PORT d[7] (925:925:925) (1053:1053:1053))
        (PORT d[8] (1471:1471:1471) (1696:1696:1696))
        (PORT d[9] (1536:1536:1536) (1763:1763:1763))
        (PORT d[10] (2366:2366:2366) (2691:2691:2691))
        (PORT d[11] (2014:2014:2014) (2296:2296:2296))
        (PORT d[12] (1611:1611:1611) (1849:1849:1849))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT ena (2002:2002:2002) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (2002:2002:2002) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1550:1550:1550))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5339:5339:5339) (6218:6218:6218))
        (PORT d[1] (3435:3435:3435) (3957:3957:3957))
        (PORT d[2] (3786:3786:3786) (4385:4385:4385))
        (PORT d[3] (4119:4119:4119) (4697:4697:4697))
        (PORT d[4] (3102:3102:3102) (3583:3583:3583))
        (PORT d[5] (3855:3855:3855) (4366:4366:4366))
        (PORT d[6] (3157:3157:3157) (3570:3570:3570))
        (PORT d[7] (4259:4259:4259) (4976:4976:4976))
        (PORT d[8] (1566:1566:1566) (1850:1850:1850))
        (PORT d[9] (3734:3734:3734) (4292:4292:4292))
        (PORT d[10] (3283:3283:3283) (3781:3781:3781))
        (PORT d[11] (3404:3404:3404) (3936:3936:3936))
        (PORT d[12] (3250:3250:3250) (3720:3720:3720))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2407:2407:2407))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (PORT d[0] (2445:2445:2445) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2126:2126:2126))
        (PORT d[1] (1992:1992:1992) (2326:2326:2326))
        (PORT d[2] (1870:1870:1870) (2163:2163:2163))
        (PORT d[3] (1859:1859:1859) (2134:2134:2134))
        (PORT d[4] (1012:1012:1012) (1168:1168:1168))
        (PORT d[5] (1361:1361:1361) (1598:1598:1598))
        (PORT d[6] (2260:2260:2260) (2572:2572:2572))
        (PORT d[7] (2006:2006:2006) (2365:2365:2365))
        (PORT d[8] (2191:2191:2191) (2534:2534:2534))
        (PORT d[9] (1859:1859:1859) (2186:2186:2186))
        (PORT d[10] (2138:2138:2138) (2474:2474:2474))
        (PORT d[11] (1532:1532:1532) (1787:1787:1787))
        (PORT d[12] (1691:1691:1691) (1950:1950:1950))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT ena (3346:3346:3346) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT d[0] (3346:3346:3346) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1429:1429:1429))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (6191:6191:6191))
        (PORT d[1] (2842:2842:2842) (3290:3290:3290))
        (PORT d[2] (3064:3064:3064) (3554:3554:3554))
        (PORT d[3] (2925:2925:2925) (3342:3342:3342))
        (PORT d[4] (2811:2811:2811) (3251:3251:3251))
        (PORT d[5] (2545:2545:2545) (2901:2901:2901))
        (PORT d[6] (2491:2491:2491) (2826:2826:2826))
        (PORT d[7] (4999:4999:4999) (5840:5840:5840))
        (PORT d[8] (2071:2071:2071) (2411:2411:2411))
        (PORT d[9] (2677:2677:2677) (3043:3043:3043))
        (PORT d[10] (2535:2535:2535) (2943:2943:2943))
        (PORT d[11] (2505:2505:2505) (2909:2909:2909))
        (PORT d[12] (2769:2769:2769) (3149:3149:3149))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (3031:3031:3031))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (2949:2949:2949) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (933:933:933))
        (PORT d[1] (937:937:937) (1090:1090:1090))
        (PORT d[2] (770:770:770) (905:905:905))
        (PORT d[3] (1760:1760:1760) (2055:2055:2055))
        (PORT d[4] (821:821:821) (961:961:961))
        (PORT d[5] (2265:2265:2265) (2665:2665:2665))
        (PORT d[6] (652:652:652) (770:770:770))
        (PORT d[7] (2598:2598:2598) (3058:3058:3058))
        (PORT d[8] (658:658:658) (795:795:795))
        (PORT d[9] (646:646:646) (770:770:770))
        (PORT d[10] (1491:1491:1491) (1709:1709:1709))
        (PORT d[11] (959:959:959) (1101:1101:1101))
        (PORT d[12] (619:619:619) (732:732:732))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT ena (2267:2267:2267) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (2267:2267:2267) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1442:1442:1442))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (6514:6514:6514))
        (PORT d[1] (3065:3065:3065) (3554:3554:3554))
        (PORT d[2] (2879:2879:2879) (3345:3345:3345))
        (PORT d[3] (2384:2384:2384) (2724:2724:2724))
        (PORT d[4] (3008:3008:3008) (3476:3476:3476))
        (PORT d[5] (2794:2794:2794) (3180:3180:3180))
        (PORT d[6] (2490:2490:2490) (2826:2826:2826))
        (PORT d[7] (5183:5183:5183) (6051:6051:6051))
        (PORT d[8] (2089:2089:2089) (2422:2422:2422))
        (PORT d[9] (2868:2868:2868) (3259:3259:3259))
        (PORT d[10] (2736:2736:2736) (3179:3179:3179))
        (PORT d[11] (2173:2173:2173) (2538:2538:2538))
        (PORT d[12] (2971:2971:2971) (3388:3388:3388))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2809:2809:2809))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2826:2826:2826) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (602:602:602) (698:698:698))
        (PORT d[1] (1077:1077:1077) (1235:1235:1235))
        (PORT d[2] (582:582:582) (689:689:689))
        (PORT d[3] (590:590:590) (697:697:697))
        (PORT d[4] (622:622:622) (735:735:735))
        (PORT d[5] (1641:1641:1641) (1902:1902:1902))
        (PORT d[6] (443:443:443) (526:526:526))
        (PORT d[7] (441:441:441) (525:525:525))
        (PORT d[8] (418:418:418) (508:508:508))
        (PORT d[9] (424:424:424) (508:508:508))
        (PORT d[10] (513:513:513) (602:602:602))
        (PORT d[11] (1169:1169:1169) (1342:1342:1342))
        (PORT d[12] (416:416:416) (500:500:500))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (2451:2451:2451) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2451:2451:2451) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1468:1468:1468))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5977:5977:5977))
        (PORT d[1] (2860:2860:2860) (3309:3309:3309))
        (PORT d[2] (3076:3076:3076) (3567:3567:3567))
        (PORT d[3] (2762:2762:2762) (3161:3161:3161))
        (PORT d[4] (2745:2745:2745) (3153:3153:3153))
        (PORT d[5] (2737:2737:2737) (3126:3126:3126))
        (PORT d[6] (2670:2670:2670) (3028:3028:3028))
        (PORT d[7] (4815:4815:4815) (5624:5624:5624))
        (PORT d[8] (1613:1613:1613) (1890:1890:1890))
        (PORT d[9] (2677:2677:2677) (3042:3042:3042))
        (PORT d[10] (2483:2483:2483) (2879:2879:2879))
        (PORT d[11] (2348:2348:2348) (2734:2734:2734))
        (PORT d[12] (2675:2675:2675) (3048:3048:3048))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2965:2965:2965))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (2876:2876:2876) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1186:1186:1186))
        (PORT d[1] (1683:1683:1683) (1942:1942:1942))
        (PORT d[2] (967:967:967) (1137:1137:1137))
        (PORT d[3] (1763:1763:1763) (2053:2053:2053))
        (PORT d[4] (1003:1003:1003) (1169:1169:1169))
        (PORT d[5] (2084:2084:2084) (2457:2457:2457))
        (PORT d[6] (830:830:830) (970:970:970))
        (PORT d[7] (2432:2432:2432) (2874:2874:2874))
        (PORT d[8] (854:854:854) (1027:1027:1027))
        (PORT d[9] (826:826:826) (977:977:977))
        (PORT d[10] (1331:1331:1331) (1527:1527:1527))
        (PORT d[11] (1123:1123:1123) (1291:1291:1291))
        (PORT d[12] (793:793:793) (928:928:928))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2262:2262:2262) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2262:2262:2262) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1621:1621:1621))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (6159:6159:6159))
        (PORT d[1] (2869:2869:2869) (3319:3319:3319))
        (PORT d[2] (3082:3082:3082) (3575:3575:3575))
        (PORT d[3] (2747:2747:2747) (3136:3136:3136))
        (PORT d[4] (2793:2793:2793) (3211:3211:3211))
        (PORT d[5] (2735:2735:2735) (3122:3122:3122))
        (PORT d[6] (2829:2829:2829) (3205:3205:3205))
        (PORT d[7] (4820:4820:4820) (5635:5635:5635))
        (PORT d[8] (1603:1603:1603) (1873:1873:1873))
        (PORT d[9] (2685:2685:2685) (3051:3051:3051))
        (PORT d[10] (2518:2518:2518) (2924:2924:2924))
        (PORT d[11] (2347:2347:2347) (2733:2733:2733))
        (PORT d[12] (2697:2697:2697) (3078:3078:3078))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1910:1910:1910))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (1978:1978:1978) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1124:1124:1124))
        (PORT d[1] (1693:1693:1693) (1956:1956:1956))
        (PORT d[2] (984:984:984) (1159:1159:1159))
        (PORT d[3] (1909:1909:1909) (2220:2220:2220))
        (PORT d[4] (1147:1147:1147) (1332:1332:1332))
        (PORT d[5] (2096:2096:2096) (2476:2476:2476))
        (PORT d[6] (840:840:840) (985:985:985))
        (PORT d[7] (2431:2431:2431) (2873:2873:2873))
        (PORT d[8] (842:842:842) (1008:1008:1008))
        (PORT d[9] (840:840:840) (994:994:994))
        (PORT d[10] (1333:1333:1333) (1531:1531:1531))
        (PORT d[11] (979:979:979) (1125:1125:1125))
        (PORT d[12] (814:814:814) (957:957:957))
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT ena (2264:2264:2264) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT d[0] (2264:2264:2264) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1655:1655:1655))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (5671:5671:5671))
        (PORT d[1] (3096:3096:3096) (3547:3547:3547))
        (PORT d[2] (3424:3424:3424) (3969:3969:3969))
        (PORT d[3] (3578:3578:3578) (4081:4081:4081))
        (PORT d[4] (2876:2876:2876) (3311:3311:3311))
        (PORT d[5] (3226:3226:3226) (3667:3667:3667))
        (PORT d[6] (4274:4274:4274) (4927:4927:4927))
        (PORT d[7] (4624:4624:4624) (5401:5401:5401))
        (PORT d[8] (2554:2554:2554) (2973:2973:2973))
        (PORT d[9] (4782:4782:4782) (5489:5489:5489))
        (PORT d[10] (2568:2568:2568) (2965:2965:2965))
        (PORT d[11] (2861:2861:2861) (3323:3323:3323))
        (PORT d[12] (2876:2876:2876) (3299:3299:3299))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2049:2049:2049))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2081:2081:2081) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2111:2111:2111))
        (PORT d[1] (1763:1763:1763) (2032:2032:2032))
        (PORT d[2] (1447:1447:1447) (1675:1675:1675))
        (PORT d[3] (1354:1354:1354) (1566:1566:1566))
        (PORT d[4] (1376:1376:1376) (1584:1584:1584))
        (PORT d[5] (1753:1753:1753) (2055:2055:2055))
        (PORT d[6] (1592:1592:1592) (1823:1823:1823))
        (PORT d[7] (2169:2169:2169) (2547:2547:2547))
        (PORT d[8] (1305:1305:1305) (1507:1507:1507))
        (PORT d[9] (1540:1540:1540) (1809:1809:1809))
        (PORT d[10] (1760:1760:1760) (2038:2038:2038))
        (PORT d[11] (1332:1332:1332) (1549:1549:1549))
        (PORT d[12] (1298:1298:1298) (1491:1491:1491))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT ena (2626:2626:2626) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (2626:2626:2626) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1606:1606:1606))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (6135:6135:6135))
        (PORT d[1] (2957:2957:2957) (3390:3390:3390))
        (PORT d[2] (3083:3083:3083) (3575:3575:3575))
        (PORT d[3] (2755:2755:2755) (3142:3142:3142))
        (PORT d[4] (2771:2771:2771) (3185:3185:3185))
        (PORT d[5] (2877:2877:2877) (3278:3278:3278))
        (PORT d[6] (2847:2847:2847) (3229:3229:3229))
        (PORT d[7] (4807:4807:4807) (5620:5620:5620))
        (PORT d[8] (1436:1436:1436) (1685:1685:1685))
        (PORT d[9] (2673:2673:2673) (3032:3032:3032))
        (PORT d[10] (2517:2517:2517) (2918:2918:2918))
        (PORT d[11] (2329:2329:2329) (2711:2711:2711))
        (PORT d[12] (2684:2684:2684) (3058:3058:3058))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1781:1781:1781))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1875:1875:1875) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1393:1393:1393))
        (PORT d[1] (1677:1677:1677) (1935:1935:1935))
        (PORT d[2] (943:943:943) (1105:1105:1105))
        (PORT d[3] (1897:1897:1897) (2209:2209:2209))
        (PORT d[4] (1134:1134:1134) (1310:1310:1310))
        (PORT d[5] (2088:2088:2088) (2466:2466:2466))
        (PORT d[6] (851:851:851) (999:999:999))
        (PORT d[7] (811:811:811) (945:945:945))
        (PORT d[8] (988:988:988) (1173:1173:1173))
        (PORT d[9] (858:858:858) (1016:1016:1016))
        (PORT d[10] (1321:1321:1321) (1521:1521:1521))
        (PORT d[11] (1139:1139:1139) (1305:1305:1305))
        (PORT d[12] (802:802:802) (938:938:938))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (2281:2281:2281) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (2281:2281:2281) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1407:1407:1407))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (6351:6351:6351))
        (PORT d[1] (2682:2682:2682) (3109:3109:3109))
        (PORT d[2] (3053:3053:3053) (3544:3544:3544))
        (PORT d[3] (2549:2549:2549) (2908:2908:2908))
        (PORT d[4] (2661:2661:2661) (3085:3085:3085))
        (PORT d[5] (2546:2546:2546) (2902:2902:2902))
        (PORT d[6] (2505:2505:2505) (2847:2847:2847))
        (PORT d[7] (4992:4992:4992) (5832:5832:5832))
        (PORT d[8] (1896:1896:1896) (2206:2206:2206))
        (PORT d[9] (2495:2495:2495) (2827:2827:2827))
        (PORT d[10] (2828:2828:2828) (3280:3280:3280))
        (PORT d[11] (2347:2347:2347) (2733:2733:2733))
        (PORT d[12] (2489:2489:2489) (2837:2837:2837))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3321:3321:3321))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (3263:3263:3263) (3629:3629:3629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1160:1160:1160))
        (PORT d[1] (933:933:933) (1082:1082:1082))
        (PORT d[2] (779:779:779) (920:920:920))
        (PORT d[3] (981:981:981) (1121:1121:1121))
        (PORT d[4] (962:962:962) (1117:1117:1117))
        (PORT d[5] (2277:2277:2277) (2682:2682:2682))
        (PORT d[6] (663:663:663) (784:784:784))
        (PORT d[7] (634:634:634) (744:744:744))
        (PORT d[8] (646:646:646) (776:776:776))
        (PORT d[9] (664:664:664) (792:792:792))
        (PORT d[10] (1490:1490:1490) (1708:1708:1708))
        (PORT d[11] (1080:1080:1080) (1239:1239:1239))
        (PORT d[12] (884:884:884) (1034:1034:1034))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2264:2264:2264) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2264:2264:2264) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1587:1587:1587))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (6403:6403:6403))
        (PORT d[1] (2877:2877:2877) (3335:3335:3335))
        (PORT d[2] (3084:3084:3084) (3576:3576:3576))
        (PORT d[3] (3105:3105:3105) (3543:3543:3543))
        (PORT d[4] (2830:2830:2830) (3273:3273:3273))
        (PORT d[5] (2336:2336:2336) (2657:2657:2657))
        (PORT d[6] (2329:2329:2329) (2639:2639:2639))
        (PORT d[7] (5187:5187:5187) (6052:6052:6052))
        (PORT d[8] (1464:1464:1464) (1716:1716:1716))
        (PORT d[9] (2686:2686:2686) (3049:3049:3049))
        (PORT d[10] (2861:2861:2861) (3318:3318:3318))
        (PORT d[11] (2203:2203:2203) (2569:2569:2569))
        (PORT d[12] (2924:2924:2924) (3324:3324:3324))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3876:3876:3876))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (3671:3671:3671) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (727:727:727))
        (PORT d[1] (912:912:912) (1059:1059:1059))
        (PORT d[2] (581:581:581) (691:691:691))
        (PORT d[3] (572:572:572) (674:674:674))
        (PORT d[4] (775:775:775) (905:905:905))
        (PORT d[5] (1661:1661:1661) (1927:1927:1927))
        (PORT d[6] (451:451:451) (536:536:536))
        (PORT d[7] (450:450:450) (534:534:534))
        (PORT d[8] (458:458:458) (561:561:561))
        (PORT d[9] (470:470:470) (568:568:568))
        (PORT d[10] (531:531:531) (621:621:621))
        (PORT d[11] (994:994:994) (1146:1146:1146))
        (PORT d[12] (450:450:450) (544:544:544))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (2443:2443:2443) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (2443:2443:2443) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1392:1392:1392))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5467:5467:5467) (6395:6395:6395))
        (PORT d[1] (3055:3055:3055) (3541:3541:3541))
        (PORT d[2] (2888:2888:2888) (3357:3357:3357))
        (PORT d[3] (3117:3117:3117) (3560:3560:3560))
        (PORT d[4] (2994:2994:2994) (3460:3460:3460))
        (PORT d[5] (2787:2787:2787) (3172:3172:3172))
        (PORT d[6] (2313:2313:2313) (2623:2623:2623))
        (PORT d[7] (5200:5200:5200) (6072:6072:6072))
        (PORT d[8] (1318:1318:1318) (1561:1561:1561))
        (PORT d[9] (2861:2861:2861) (3251:3251:3251))
        (PORT d[10] (2738:2738:2738) (3185:3185:3185))
        (PORT d[11] (2199:2199:2199) (2562:2562:2562))
        (PORT d[12] (2922:2922:2922) (3320:3320:3320))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2589:2589:2589))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (2576:2576:2576) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (710:710:710))
        (PORT d[1] (934:934:934) (1087:1087:1087))
        (PORT d[2] (584:584:584) (689:689:689))
        (PORT d[3] (595:595:595) (697:697:697))
        (PORT d[4] (630:630:630) (744:744:744))
        (PORT d[5] (1647:1647:1647) (1907:1907:1907))
        (PORT d[6] (464:464:464) (554:554:554))
        (PORT d[7] (462:462:462) (553:553:553))
        (PORT d[8] (434:434:434) (528:528:528))
        (PORT d[9] (452:452:452) (545:545:545))
        (PORT d[10] (687:687:687) (798:798:798))
        (PORT d[11] (1149:1149:1149) (1316:1316:1316))
        (PORT d[12] (429:429:429) (516:516:516))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (2462:2462:2462) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (2462:2462:2462) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1386:1386:1386))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5801:5801:5801) (6770:6770:6770))
        (PORT d[1] (3249:3249:3249) (3765:3765:3765))
        (PORT d[2] (3105:3105:3105) (3613:3613:3613))
        (PORT d[3] (2718:2718:2718) (3100:3100:3100))
        (PORT d[4] (3178:3178:3178) (3653:3653:3653))
        (PORT d[5] (2994:2994:2994) (3410:3410:3410))
        (PORT d[6] (2689:2689:2689) (3061:3061:3061))
        (PORT d[7] (5536:5536:5536) (6449:6449:6449))
        (PORT d[8] (1358:1358:1358) (1605:1605:1605))
        (PORT d[9] (3355:3355:3355) (3858:3858:3858))
        (PORT d[10] (3090:3090:3090) (3587:3587:3587))
        (PORT d[11] (2177:2177:2177) (2548:2548:2548))
        (PORT d[12] (3154:3154:3154) (3590:3590:3590))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2601:2601:2601))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (2551:2551:2551) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1450:1450:1450))
        (PORT d[1] (584:584:584) (691:691:691))
        (PORT d[2] (2207:2207:2207) (2526:2526:2526))
        (PORT d[3] (766:766:766) (902:902:902))
        (PORT d[4] (586:586:586) (690:690:690))
        (PORT d[5] (1267:1267:1267) (1465:1465:1465))
        (PORT d[6] (1370:1370:1370) (1574:1574:1574))
        (PORT d[7] (463:463:463) (552:552:552))
        (PORT d[8] (426:426:426) (515:515:515))
        (PORT d[9] (456:456:456) (549:549:549))
        (PORT d[10] (605:605:605) (713:713:713))
        (PORT d[11] (804:804:804) (927:927:927))
        (PORT d[12] (436:436:436) (526:526:526))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT ena (2247:2247:2247) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT d[0] (2247:2247:2247) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1571:1571:1571))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (6351:6351:6351))
        (PORT d[1] (2837:2837:2837) (3280:3280:3280))
        (PORT d[2] (3053:3053:3053) (3540:3540:3540))
        (PORT d[3] (2718:2718:2718) (3103:3103:3103))
        (PORT d[4] (2799:2799:2799) (3218:3218:3218))
        (PORT d[5] (2701:2701:2701) (3077:3077:3077))
        (PORT d[6] (2663:2663:2663) (3021:3021:3021))
        (PORT d[7] (4828:4828:4828) (5644:5644:5644))
        (PORT d[8] (1735:1735:1735) (2024:2024:2024))
        (PORT d[9] (2663:2663:2663) (3025:3025:3025))
        (PORT d[10] (2512:2512:2512) (2917:2917:2917))
        (PORT d[11] (2346:2346:2346) (2732:2732:2732))
        (PORT d[12] (2664:2664:2664) (3037:3037:3037))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1943:1943:1943))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT d[0] (2009:2009:2009) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1197:1197:1197))
        (PORT d[1] (945:945:945) (1099:1099:1099))
        (PORT d[2] (953:953:953) (1121:1121:1121))
        (PORT d[3] (1910:1910:1910) (2212:2212:2212))
        (PORT d[4] (980:980:980) (1130:1130:1130))
        (PORT d[5] (2271:2271:2271) (2675:2675:2675))
        (PORT d[6] (819:819:819) (960:960:960))
        (PORT d[7] (806:806:806) (943:943:943))
        (PORT d[8] (832:832:832) (997:997:997))
        (PORT d[9] (652:652:652) (773:773:773))
        (PORT d[10] (1342:1342:1342) (1542:1542:1542))
        (PORT d[11] (975:975:975) (1123:1123:1123))
        (PORT d[12] (780:780:780) (913:913:913))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT ena (2217:2217:2217) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2217:2217:2217) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1267:1267:1267))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (848:848:848))
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1363:1363:1363))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (1434:1434:1434) (1681:1681:1681))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1827:1827:1827))
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (1355:1355:1355) (1535:1535:1535))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (1159:1159:1159) (1330:1330:1330))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (652:652:652))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1049:1049:1049))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1167:1167:1167))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (1002:1002:1002))
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (689:689:689) (794:794:794))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (274:274:274))
        (PORT datab (689:689:689) (794:794:794))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (689:689:689) (794:794:794))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (583:583:583))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1224:1224:1224))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (4322:4322:4322))
        (PORT d[1] (2458:2458:2458) (2859:2859:2859))
        (PORT d[2] (4403:4403:4403) (5097:5097:5097))
        (PORT d[3] (4339:4339:4339) (5007:5007:5007))
        (PORT d[4] (3860:3860:3860) (4436:4436:4436))
        (PORT d[5] (3627:3627:3627) (4161:4161:4161))
        (PORT d[6] (4439:4439:4439) (5074:5074:5074))
        (PORT d[7] (3664:3664:3664) (4176:4176:4176))
        (PORT d[8] (2226:2226:2226) (2594:2594:2594))
        (PORT d[9] (4040:4040:4040) (4619:4619:4619))
        (PORT d[10] (4360:4360:4360) (5046:5046:5046))
        (PORT d[11] (2147:2147:2147) (2484:2484:2484))
        (PORT d[12] (4271:4271:4271) (4896:4896:4896))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3519:3519:3519))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (3404:3404:3404) (3812:3812:3812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (5576:5576:5576))
        (PORT d[1] (2236:2236:2236) (2586:2586:2586))
        (PORT d[2] (4843:4843:4843) (5523:5523:5523))
        (PORT d[3] (5434:5434:5434) (6201:6201:6201))
        (PORT d[4] (5582:5582:5582) (6339:6339:6339))
        (PORT d[5] (1523:1523:1523) (1796:1796:1796))
        (PORT d[6] (2394:2394:2394) (2719:2719:2719))
        (PORT d[7] (2195:2195:2195) (2515:2515:2515))
        (PORT d[8] (6000:6000:6000) (6886:6886:6886))
        (PORT d[9] (2305:2305:2305) (2683:2683:2683))
        (PORT d[10] (5514:5514:5514) (6348:6348:6348))
        (PORT d[11] (4999:4999:4999) (5689:5689:5689))
        (PORT d[12] (5035:5035:5035) (5780:5780:5780))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT ena (2522:2522:2522) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (2522:2522:2522) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (981:981:981))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (4218:4218:4218))
        (PORT d[1] (2293:2293:2293) (2661:2661:2661))
        (PORT d[2] (2368:2368:2368) (2756:2756:2756))
        (PORT d[3] (3303:3303:3303) (3773:3773:3773))
        (PORT d[4] (3898:3898:3898) (4481:4481:4481))
        (PORT d[5] (3890:3890:3890) (4431:4431:4431))
        (PORT d[6] (2052:2052:2052) (2355:2355:2355))
        (PORT d[7] (3690:3690:3690) (4267:4267:4267))
        (PORT d[8] (1535:1535:1535) (1802:1802:1802))
        (PORT d[9] (1647:1647:1647) (1880:1880:1880))
        (PORT d[10] (2593:2593:2593) (2986:2986:2986))
        (PORT d[11] (2928:2928:2928) (3415:3415:3415))
        (PORT d[12] (2510:2510:2510) (2874:2874:2874))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1711:1711:1711))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1801:1801:1801) (2004:2004:2004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2834:2834:2834))
        (PORT d[1] (1335:1335:1335) (1562:1562:1562))
        (PORT d[2] (1423:1423:1423) (1626:1626:1626))
        (PORT d[3] (1258:1258:1258) (1438:1438:1438))
        (PORT d[4] (1326:1326:1326) (1533:1533:1533))
        (PORT d[5] (1473:1473:1473) (1733:1733:1733))
        (PORT d[6] (2083:2083:2083) (2382:2382:2382))
        (PORT d[7] (1219:1219:1219) (1433:1433:1433))
        (PORT d[8] (1138:1138:1138) (1330:1330:1330))
        (PORT d[9] (1196:1196:1196) (1404:1404:1404))
        (PORT d[10] (1188:1188:1188) (1377:1377:1377))
        (PORT d[11] (1509:1509:1509) (1725:1725:1725))
        (PORT d[12] (1315:1315:1315) (1525:1525:1525))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (2946:2946:2946) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (2946:2946:2946) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1190:1190:1190))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (4556:4556:4556))
        (PORT d[1] (2653:2653:2653) (3085:3085:3085))
        (PORT d[2] (4404:4404:4404) (5098:5098:5098))
        (PORT d[3] (4533:4533:4533) (5233:5233:5233))
        (PORT d[4] (4036:4036:4036) (4634:4634:4634))
        (PORT d[5] (3794:3794:3794) (4348:4348:4348))
        (PORT d[6] (4618:4618:4618) (5275:5275:5275))
        (PORT d[7] (3846:3846:3846) (4387:4387:4387))
        (PORT d[8] (2395:2395:2395) (2784:2784:2784))
        (PORT d[9] (4204:4204:4204) (4803:4803:4803))
        (PORT d[10] (3539:3539:3539) (4110:4110:4110))
        (PORT d[11] (2343:2343:2343) (2711:2711:2711))
        (PORT d[12] (4244:4244:4244) (4860:4860:4860))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (3304:3304:3304))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (3180:3180:3180) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (5544:5544:5544))
        (PORT d[1] (4817:4817:4817) (5557:5557:5557))
        (PORT d[2] (4658:4658:4658) (5310:5310:5310))
        (PORT d[3] (5121:5121:5121) (5859:5859:5859))
        (PORT d[4] (5399:5399:5399) (6130:6130:6130))
        (PORT d[5] (1537:1537:1537) (1813:1813:1813))
        (PORT d[6] (4604:4604:4604) (5260:5260:5260))
        (PORT d[7] (2160:2160:2160) (2473:2473:2473))
        (PORT d[8] (2629:2629:2629) (3051:3051:3051))
        (PORT d[9] (2168:2168:2168) (2534:2534:2534))
        (PORT d[10] (5493:5493:5493) (6324:6324:6324))
        (PORT d[11] (4841:4841:4841) (5517:5517:5517))
        (PORT d[12] (2417:2417:2417) (2803:2803:2803))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2402:2402:2402) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2402:2402:2402) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1222:1222:1222))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4515:4515:4515))
        (PORT d[1] (2478:2478:2478) (2885:2885:2885))
        (PORT d[2] (4385:4385:4385) (5075:5075:5075))
        (PORT d[3] (4368:4368:4368) (5046:5046:5046))
        (PORT d[4] (4014:4014:4014) (4614:4614:4614))
        (PORT d[5] (3627:3627:3627) (4160:4160:4160))
        (PORT d[6] (4440:4440:4440) (5074:5074:5074))
        (PORT d[7] (3677:3677:3677) (4197:4197:4197))
        (PORT d[8] (2372:2372:2372) (2756:2756:2756))
        (PORT d[9] (4040:4040:4040) (4620:4620:4620))
        (PORT d[10] (3376:3376:3376) (3928:3928:3928))
        (PORT d[11] (2135:2135:2135) (2465:2465:2465))
        (PORT d[12] (4279:4279:4279) (4904:4904:4904))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2387:2387:2387))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (2397:2397:2397) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (5570:5570:5570))
        (PORT d[1] (2394:2394:2394) (2766:2766:2766))
        (PORT d[2] (4836:4836:4836) (5507:5507:5507))
        (PORT d[3] (5264:5264:5264) (6009:6009:6009))
        (PORT d[4] (5606:5606:5606) (6375:6375:6375))
        (PORT d[5] (1524:1524:1524) (1797:1797:1797))
        (PORT d[6] (4790:4790:4790) (5478:5478:5478))
        (PORT d[7] (2184:2184:2184) (2501:2501:2501))
        (PORT d[8] (6005:6005:6005) (6891:6891:6891))
        (PORT d[9] (2174:2174:2174) (2541:2541:2541))
        (PORT d[10] (5513:5513:5513) (6347:6347:6347))
        (PORT d[11] (4994:4994:4994) (5684:5684:5684))
        (PORT d[12] (4864:4864:4864) (5585:5585:5585))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2394:2394:2394) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2394:2394:2394) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1110:1110:1110))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (4545:4545:4545))
        (PORT d[1] (2675:2675:2675) (3113:3113:3113))
        (PORT d[2] (4597:4597:4597) (5320:5320:5320))
        (PORT d[3] (4565:4565:4565) (5274:5274:5274))
        (PORT d[4] (4037:4037:4037) (4636:4636:4636))
        (PORT d[5] (3811:3811:3811) (4369:4369:4369))
        (PORT d[6] (1277:1277:1277) (1491:1491:1491))
        (PORT d[7] (3853:3853:3853) (4395:4395:4395))
        (PORT d[8] (2413:2413:2413) (2809:2809:2809))
        (PORT d[9] (4227:4227:4227) (4834:4834:4834))
        (PORT d[10] (3557:3557:3557) (4132:4132:4132))
        (PORT d[11] (2334:2334:2334) (2695:2695:2695))
        (PORT d[12] (4453:4453:4453) (5104:5104:5104))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2561:2561:2561))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (PORT d[0] (2601:2601:2601) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (5355:5355:5355))
        (PORT d[1] (4807:4807:4807) (5548:5548:5548))
        (PORT d[2] (4656:4656:4656) (5310:5310:5310))
        (PORT d[3] (5114:5114:5114) (5849:5849:5849))
        (PORT d[4] (5408:5408:5408) (6144:6144:6144))
        (PORT d[5] (1532:1532:1532) (1804:1804:1804))
        (PORT d[6] (4600:4600:4600) (5256:5256:5256))
        (PORT d[7] (2035:2035:2035) (2331:2331:2331))
        (PORT d[8] (5967:5967:5967) (6844:6844:6844))
        (PORT d[9] (5351:5351:5351) (6205:6205:6205))
        (PORT d[10] (5360:5360:5360) (6189:6189:6189))
        (PORT d[11] (4825:4825:4825) (5494:5494:5494))
        (PORT d[12] (4858:4858:4858) (5574:5574:5574))
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (PORT ena (2598:2598:2598) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (PORT d[0] (2598:2598:2598) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1215:1215:1215))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4547:4547:4547))
        (PORT d[1] (2468:2468:2468) (2870:2870:2870))
        (PORT d[2] (4404:4404:4404) (5100:5100:5100))
        (PORT d[3] (4357:4357:4357) (5031:5031:5031))
        (PORT d[4] (4013:4013:4013) (4614:4614:4614))
        (PORT d[5] (3786:3786:3786) (4341:4341:4341))
        (PORT d[6] (4418:4418:4418) (5047:5047:5047))
        (PORT d[7] (3827:3827:3827) (4364:4364:4364))
        (PORT d[8] (2401:2401:2401) (2795:2795:2795))
        (PORT d[9] (4039:4039:4039) (4623:4623:4623))
        (PORT d[10] (3387:3387:3387) (3944:3944:3944))
        (PORT d[11] (2336:2336:2336) (2703:2703:2703))
        (PORT d[12] (4269:4269:4269) (4891:4891:4891))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1896:1896:1896))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (1987:1987:1987) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (5542:5542:5542))
        (PORT d[1] (2259:2259:2259) (2618:2618:2618))
        (PORT d[2] (4669:4669:4669) (5324:5324:5324))
        (PORT d[3] (5574:5574:5574) (6360:6360:6360))
        (PORT d[4] (5595:5595:5595) (6361:6361:6361))
        (PORT d[5] (1883:1883:1883) (2211:2211:2211))
        (PORT d[6] (4765:4765:4765) (5446:5446:5446))
        (PORT d[7] (2174:2174:2174) (2490:2490:2490))
        (PORT d[8] (5980:5980:5980) (6858:6858:6858))
        (PORT d[9] (2311:2311:2311) (2690:2690:2690))
        (PORT d[10] (5505:5505:5505) (6338:6338:6338))
        (PORT d[11] (4996:4996:4996) (5691:5691:5691))
        (PORT d[12] (4867:4867:4867) (5584:5584:5584))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2400:2400:2400) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2400:2400:2400) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (956:956:956))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (841:841:841))
        (PORT d[1] (996:996:996) (1147:1147:1147))
        (PORT d[2] (3765:3765:3765) (4357:4357:4357))
        (PORT d[3] (3719:3719:3719) (4290:4290:4290))
        (PORT d[4] (3966:3966:3966) (4551:4551:4551))
        (PORT d[5] (3278:3278:3278) (3769:3769:3769))
        (PORT d[6] (4564:4564:4564) (5220:5220:5220))
        (PORT d[7] (1050:1050:1050) (1214:1214:1214))
        (PORT d[8] (2006:2006:2006) (2347:2347:2347))
        (PORT d[9] (880:880:880) (1011:1011:1011))
        (PORT d[10] (2701:2701:2701) (3047:3047:3047))
        (PORT d[11] (1366:1366:1366) (1563:1563:1563))
        (PORT d[12] (1162:1162:1162) (1334:1334:1334))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1131:1131:1131))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1334:1334:1334) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (4067:4067:4067))
        (PORT d[1] (3164:3164:3164) (3664:3664:3664))
        (PORT d[2] (4117:4117:4117) (4684:4684:4684))
        (PORT d[3] (4667:4667:4667) (5330:5330:5330))
        (PORT d[4] (2594:2594:2594) (2922:2922:2922))
        (PORT d[5] (1678:1678:1678) (1977:1977:1977))
        (PORT d[6] (3174:3174:3174) (3635:3635:3635))
        (PORT d[7] (3133:3133:3133) (3682:3682:3682))
        (PORT d[8] (5098:5098:5098) (5853:5853:5853))
        (PORT d[9] (4720:4720:4720) (5453:5453:5453))
        (PORT d[10] (4102:4102:4102) (4733:4733:4733))
        (PORT d[11] (4557:4557:4557) (5186:5186:5186))
        (PORT d[12] (4596:4596:4596) (5266:5266:5266))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (1469:1469:1469) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1469:1469:1469) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (590:590:590) (686:686:686))
        (PORT clk (1394:1394:1394) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3878:3878:3878))
        (PORT d[1] (1165:1165:1165) (1346:1346:1346))
        (PORT d[2] (1206:1206:1206) (1403:1403:1403))
        (PORT d[3] (1308:1308:1308) (1503:1503:1503))
        (PORT d[4] (1520:1520:1520) (1752:1752:1752))
        (PORT d[5] (1698:1698:1698) (1959:1959:1959))
        (PORT d[6] (2258:2258:2258) (2576:2576:2576))
        (PORT d[7] (3072:3072:3072) (3490:3490:3490))
        (PORT d[8] (1747:1747:1747) (2061:2061:2061))
        (PORT d[9] (2743:2743:2743) (3132:3132:3132))
        (PORT d[10] (1146:1146:1146) (1315:1315:1315))
        (PORT d[11] (1134:1134:1134) (1310:1310:1310))
        (PORT d[12] (1132:1132:1132) (1308:1308:1308))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1972:1972:1972))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (PORT d[0] (2037:2037:2037) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2566:2566:2566))
        (PORT d[1] (3088:3088:3088) (3598:3598:3598))
        (PORT d[2] (1707:1707:1707) (1942:1942:1942))
        (PORT d[3] (1894:1894:1894) (2155:2155:2155))
        (PORT d[4] (3191:3191:3191) (3713:3713:3713))
        (PORT d[5] (3112:3112:3112) (3633:3633:3633))
        (PORT d[6] (4517:4517:4517) (5167:5167:5167))
        (PORT d[7] (1983:1983:1983) (2336:2336:2336))
        (PORT d[8] (4662:4662:4662) (5314:5314:5314))
        (PORT d[9] (2064:2064:2064) (2417:2417:2417))
        (PORT d[10] (4603:4603:4603) (5307:5307:5307))
        (PORT d[11] (4511:4511:4511) (5128:5128:5128))
        (PORT d[12] (2198:2198:2198) (2549:2549:2549))
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT ena (2150:2150:2150) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT d[0] (2150:2150:2150) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1111:1111:1111))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3996:3996:3996))
        (PORT d[1] (687:687:687) (793:793:793))
        (PORT d[2] (999:999:999) (1150:1150:1150))
        (PORT d[3] (2751:2751:2751) (3184:3184:3184))
        (PORT d[4] (1092:1092:1092) (1244:1244:1244))
        (PORT d[5] (802:802:802) (925:925:925))
        (PORT d[6] (885:885:885) (1048:1048:1048))
        (PORT d[7] (1202:1202:1202) (1390:1390:1390))
        (PORT d[8] (1376:1376:1376) (1577:1577:1577))
        (PORT d[9] (681:681:681) (781:781:781))
        (PORT d[10] (2996:2996:2996) (3371:3371:3371))
        (PORT d[11] (1157:1157:1157) (1322:1322:1322))
        (PORT d[12] (719:719:719) (834:834:834))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1835:1835:1835))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (1952:1952:1952) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3634:3634:3634))
        (PORT d[1] (2814:2814:2814) (3260:3260:3260))
        (PORT d[2] (3743:3743:3743) (4256:4256:4256))
        (PORT d[3] (4312:4312:4312) (4926:4926:4926))
        (PORT d[4] (2939:2939:2939) (3310:3310:3310))
        (PORT d[5] (2972:2972:2972) (3469:3469:3469))
        (PORT d[6] (3171:3171:3171) (3629:3629:3629))
        (PORT d[7] (2764:2764:2764) (3260:3260:3260))
        (PORT d[8] (2168:2168:2168) (2538:2538:2538))
        (PORT d[9] (4330:4330:4330) (5002:5002:5002))
        (PORT d[10] (3742:3742:3742) (4326:4326:4326))
        (PORT d[11] (4193:4193:4193) (4771:4771:4771))
        (PORT d[12] (4074:4074:4074) (4672:4672:4672))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (931:931:931) (988:988:988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (931:931:931) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1346:1346:1346))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4970:4970:4970))
        (PORT d[1] (3653:3653:3653) (4206:4206:4206))
        (PORT d[2] (3523:3523:3523) (4079:4079:4079))
        (PORT d[3] (2955:2955:2955) (3411:3411:3411))
        (PORT d[4] (2978:2978:2978) (3439:3439:3439))
        (PORT d[5] (4099:4099:4099) (4730:4730:4730))
        (PORT d[6] (4957:4957:4957) (5661:5661:5661))
        (PORT d[7] (3636:3636:3636) (4170:4170:4170))
        (PORT d[8] (3045:3045:3045) (3500:3500:3500))
        (PORT d[9] (3154:3154:3154) (3620:3620:3620))
        (PORT d[10] (3749:3749:3749) (4361:4361:4361))
        (PORT d[11] (2300:2300:2300) (2654:2654:2654))
        (PORT d[12] (4599:4599:4599) (5263:5263:5263))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2171:2171:2171))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (2207:2207:2207) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (5106:5106:5106))
        (PORT d[1] (4469:4469:4469) (5169:5169:5169))
        (PORT d[2] (4298:4298:4298) (4898:4898:4898))
        (PORT d[3] (4764:4764:4764) (5456:5456:5456))
        (PORT d[4] (5022:5022:5022) (5693:5693:5693))
        (PORT d[5] (1718:1718:1718) (2019:2019:2019))
        (PORT d[6] (4224:4224:4224) (4829:4829:4829))
        (PORT d[7] (2743:2743:2743) (3144:3144:3144))
        (PORT d[8] (5467:5467:5467) (6277:6277:6277))
        (PORT d[9] (4965:4965:4965) (5760:5760:5760))
        (PORT d[10] (5011:5011:5011) (5792:5792:5792))
        (PORT d[11] (4470:4470:4470) (5092:5092:5092))
        (PORT d[12] (4493:4493:4493) (5160:5160:5160))
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (PORT ena (2559:2559:2559) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (PORT d[0] (2559:2559:2559) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1362:1362:1362))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4064:4064:4064))
        (PORT d[1] (3018:3018:3018) (3506:3506:3506))
        (PORT d[2] (3531:3531:3531) (4087:4087:4087))
        (PORT d[3] (2931:2931:2931) (3374:3374:3374))
        (PORT d[4] (3005:3005:3005) (3474:3474:3474))
        (PORT d[5] (3951:3951:3951) (4560:4560:4560))
        (PORT d[6] (4933:4933:4933) (5631:5631:5631))
        (PORT d[7] (3789:3789:3789) (4340:4340:4340))
        (PORT d[8] (2761:2761:2761) (3202:3202:3202))
        (PORT d[9] (3178:3178:3178) (3652:3652:3652))
        (PORT d[10] (3739:3739:3739) (4337:4337:4337))
        (PORT d[11] (2323:2323:2323) (2681:2681:2681))
        (PORT d[12] (4612:4612:4612) (5280:5280:5280))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3095:3095:3095))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2975:2975:2975) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (5110:5110:5110))
        (PORT d[1] (4483:4483:4483) (5186:5186:5186))
        (PORT d[2] (4298:4298:4298) (4898:4898:4898))
        (PORT d[3] (4751:4751:4751) (5433:5433:5433))
        (PORT d[4] (5224:5224:5224) (5930:5930:5930))
        (PORT d[5] (1737:1737:1737) (2043:2043:2043))
        (PORT d[6] (4388:4388:4388) (5014:5014:5014))
        (PORT d[7] (2740:2740:2740) (3138:3138:3138))
        (PORT d[8] (5721:5721:5721) (6554:6554:6554))
        (PORT d[9] (5167:5167:5167) (5999:5999:5999))
        (PORT d[10] (4999:4999:4999) (5773:5773:5773))
        (PORT d[11] (4618:4618:4618) (5251:5251:5251))
        (PORT d[12] (4487:4487:4487) (5149:5149:5149))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2558:2558:2558) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2558:2558:2558) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (954:954:954))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (554:554:554) (656:656:656))
        (PORT d[1] (848:848:848) (977:977:977))
        (PORT d[2] (1030:1030:1030) (1186:1186:1186))
        (PORT d[3] (2961:2961:2961) (3413:3413:3413))
        (PORT d[4] (661:661:661) (764:764:764))
        (PORT d[5] (1157:1157:1157) (1330:1330:1330))
        (PORT d[6] (892:892:892) (1055:1055:1055))
        (PORT d[7] (704:704:704) (819:819:819))
        (PORT d[8] (2188:2188:2188) (2551:2551:2551))
        (PORT d[9] (705:705:705) (817:817:817))
        (PORT d[10] (991:991:991) (1135:1135:1135))
        (PORT d[11] (843:843:843) (970:970:970))
        (PORT d[12] (702:702:702) (813:813:813))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (936:936:936))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT d[0] (1162:1162:1162) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3862:3862:3862))
        (PORT d[1] (2981:2981:2981) (3458:3458:3458))
        (PORT d[2] (3920:3920:3920) (4447:4447:4447))
        (PORT d[3] (4477:4477:4477) (5110:5110:5110))
        (PORT d[4] (2420:2420:2420) (2712:2712:2712))
        (PORT d[5] (3165:3165:3165) (3691:3691:3691))
        (PORT d[6] (3176:3176:3176) (3638:3638:3638))
        (PORT d[7] (2936:2936:2936) (3454:3454:3454))
        (PORT d[8] (4914:4914:4914) (5644:5644:5644))
        (PORT d[9] (4528:4528:4528) (5231:5231:5231))
        (PORT d[10] (3925:3925:3925) (4529:4529:4529))
        (PORT d[11] (4372:4372:4372) (4976:4976:4976))
        (PORT d[12] (2191:2191:2191) (2540:2540:2540))
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT ena (1272:1272:1272) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT d[0] (1272:1272:1272) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1140:1140:1140))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (3217:3217:3217))
        (PORT d[1] (1669:1669:1669) (1922:1922:1922))
        (PORT d[2] (1969:1969:1969) (2303:2303:2303))
        (PORT d[3] (2582:2582:2582) (2964:2964:2964))
        (PORT d[4] (3006:3006:3006) (3474:3474:3474))
        (PORT d[5] (4243:4243:4243) (4877:4877:4877))
        (PORT d[6] (4219:4219:4219) (4838:4838:4838))
        (PORT d[7] (2533:2533:2533) (2900:2900:2900))
        (PORT d[8] (2867:2867:2867) (3274:3274:3274))
        (PORT d[9] (2523:2523:2523) (2887:2887:2887))
        (PORT d[10] (2567:2567:2567) (2924:2924:2924))
        (PORT d[11] (3790:3790:3790) (4419:4419:4419))
        (PORT d[12] (3200:3200:3200) (3650:3650:3650))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2047:2047:2047))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2090:2090:2090) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3723:3723:3723))
        (PORT d[1] (2276:2276:2276) (2645:2645:2645))
        (PORT d[2] (2299:2299:2299) (2622:2622:2622))
        (PORT d[3] (2158:2158:2158) (2476:2476:2476))
        (PORT d[4] (4799:4799:4799) (5462:5462:5462))
        (PORT d[5] (2742:2742:2742) (3209:3209:3209))
        (PORT d[6] (2246:2246:2246) (2565:2565:2565))
        (PORT d[7] (2458:2458:2458) (2903:2903:2903))
        (PORT d[8] (2036:2036:2036) (2344:2344:2344))
        (PORT d[9] (2309:2309:2309) (2694:2694:2694))
        (PORT d[10] (2123:2123:2123) (2451:2451:2451))
        (PORT d[11] (2925:2925:2925) (3332:3332:3332))
        (PORT d[12] (2258:2258:2258) (2606:2606:2606))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT ena (2955:2955:2955) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (2955:2955:2955) (3323:3323:3323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1124:1124:1124))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3796:3796:3796))
        (PORT d[1] (1663:1663:1663) (1917:1917:1917))
        (PORT d[2] (2045:2045:2045) (2390:2390:2390))
        (PORT d[3] (2592:2592:2592) (2975:2975:2975))
        (PORT d[4] (3181:3181:3181) (3670:3670:3670))
        (PORT d[5] (3024:3024:3024) (3496:3496:3496))
        (PORT d[6] (2818:2818:2818) (3233:3233:3233))
        (PORT d[7] (2696:2696:2696) (3085:3085:3085))
        (PORT d[8] (3053:3053:3053) (3487:3487:3487))
        (PORT d[9] (2720:2720:2720) (3111:3111:3111))
        (PORT d[10] (2760:2760:2760) (3149:3149:3149))
        (PORT d[11] (3634:3634:3634) (4243:4243:4243))
        (PORT d[12] (3379:3379:3379) (3854:3854:3854))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3498:3498:3498))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (3320:3320:3320) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3731:3731:3731))
        (PORT d[1] (2235:2235:2235) (2588:2588:2588))
        (PORT d[2] (2106:2106:2106) (2404:2404:2404))
        (PORT d[3] (2128:2128:2128) (2433:2433:2433))
        (PORT d[4] (4990:4990:4990) (5682:5682:5682))
        (PORT d[5] (3082:3082:3082) (3595:3595:3595))
        (PORT d[6] (2432:2432:2432) (2781:2781:2781))
        (PORT d[7] (2439:2439:2439) (2886:2886:2886))
        (PORT d[8] (1852:1852:1852) (2134:2134:2134))
        (PORT d[9] (2107:2107:2107) (2456:2456:2456))
        (PORT d[10] (2134:2134:2134) (2471:2471:2471))
        (PORT d[11] (2231:2231:2231) (2545:2545:2545))
        (PORT d[12] (2082:2082:2082) (2406:2406:2406))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (3143:3143:3143) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (3143:3143:3143) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1121:1121:1121))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3427:3427:3427))
        (PORT d[1] (1671:1671:1671) (1927:1927:1927))
        (PORT d[2] (2038:2038:2038) (2383:2383:2383))
        (PORT d[3] (2402:2402:2402) (2755:2755:2755))
        (PORT d[4] (3169:3169:3169) (3653:3653:3653))
        (PORT d[5] (4263:4263:4263) (4902:4902:4902))
        (PORT d[6] (4378:4378:4378) (5014:5014:5014))
        (PORT d[7] (2529:2529:2529) (2891:2891:2891))
        (PORT d[8] (2889:2889:2889) (3302:3302:3302))
        (PORT d[9] (2729:2729:2729) (3124:3124:3124))
        (PORT d[10] (2729:2729:2729) (3108:3108:3108))
        (PORT d[11] (3634:3634:3634) (4242:4242:4242))
        (PORT d[12] (3191:3191:3191) (3638:3638:3638))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2713:2713:2713))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2652:2652:2652) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3746:3746:3746))
        (PORT d[1] (2260:2260:2260) (2625:2625:2625))
        (PORT d[2] (2280:2280:2280) (2600:2600:2600))
        (PORT d[3] (2142:2142:2142) (2450:2450:2450))
        (PORT d[4] (4977:4977:4977) (5667:5667:5667))
        (PORT d[5] (2924:2924:2924) (3417:3417:3417))
        (PORT d[6] (2423:2423:2423) (2768:2768:2768))
        (PORT d[7] (2462:2462:2462) (2914:2914:2914))
        (PORT d[8] (2163:2163:2163) (2488:2488:2488))
        (PORT d[9] (2126:2126:2126) (2479:2479:2479))
        (PORT d[10] (2140:2140:2140) (2478:2478:2478))
        (PORT d[11] (2229:2229:2229) (2538:2538:2538))
        (PORT d[12] (2082:2082:2082) (2402:2402:2402))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (3135:3135:3135) (3526:3526:3526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (3135:3135:3135) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1279:1279:1279))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (3222:3222:3222))
        (PORT d[1] (1859:1859:1859) (2150:2150:2150))
        (PORT d[2] (2158:2158:2158) (2513:2513:2513))
        (PORT d[3] (2412:2412:2412) (2762:2762:2762))
        (PORT d[4] (3011:3011:3011) (3480:3480:3480))
        (PORT d[5] (4091:4091:4091) (4712:4712:4712))
        (PORT d[6] (1388:1388:1388) (1629:1629:1629))
        (PORT d[7] (2517:2517:2517) (2882:2882:2882))
        (PORT d[8] (2711:2711:2711) (3099:3099:3099))
        (PORT d[9] (2538:2538:2538) (2909:2909:2909))
        (PORT d[10] (2579:2579:2579) (2943:2943:2943))
        (PORT d[11] (3460:3460:3460) (4045:4045:4045))
        (PORT d[12] (3204:3204:3204) (3656:3656:3656))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2283:2283:2283))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2360:2360:2360) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3540:3540:3540))
        (PORT d[1] (2432:2432:2432) (2817:2817:2817))
        (PORT d[2] (2626:2626:2626) (2989:2989:2989))
        (PORT d[3] (2674:2674:2674) (3056:3056:3056))
        (PORT d[4] (4802:4802:4802) (5468:5468:5468))
        (PORT d[5] (2734:2734:2734) (3198:3198:3198))
        (PORT d[6] (2402:2402:2402) (2745:2745:2745))
        (PORT d[7] (2471:2471:2471) (2918:2918:2918))
        (PORT d[8] (2037:2037:2037) (2345:2345:2345))
        (PORT d[9] (2324:2324:2324) (2711:2711:2711))
        (PORT d[10] (2317:2317:2317) (2676:2676:2676))
        (PORT d[11] (2410:2410:2410) (2747:2747:2747))
        (PORT d[12] (2259:2259:2259) (2605:2605:2605))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (2955:2955:2955) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (2955:2955:2955) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1204:1204:1204))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4063:4063:4063))
        (PORT d[1] (2345:2345:2345) (2728:2728:2728))
        (PORT d[2] (2428:2428:2428) (2833:2833:2833))
        (PORT d[3] (4211:4211:4211) (4900:4900:4900))
        (PORT d[4] (2700:2700:2700) (3127:3127:3127))
        (PORT d[5] (3336:3336:3336) (3868:3868:3868))
        (PORT d[6] (1534:1534:1534) (1820:1820:1820))
        (PORT d[7] (3097:3097:3097) (3583:3583:3583))
        (PORT d[8] (2512:2512:2512) (2897:2897:2897))
        (PORT d[9] (2986:2986:2986) (3439:3439:3439))
        (PORT d[10] (3449:3449:3449) (3934:3934:3934))
        (PORT d[11] (2395:2395:2395) (2801:2801:2801))
        (PORT d[12] (4328:4328:4328) (4992:4992:4992))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3370:3370:3370))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (3278:3278:3278) (3663:3663:3663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3839:3839:3839))
        (PORT d[1] (4071:4071:4071) (4703:4703:4703))
        (PORT d[2] (4309:4309:4309) (4916:4916:4916))
        (PORT d[3] (3312:3312:3312) (3821:3821:3821))
        (PORT d[4] (3288:3288:3288) (3820:3820:3820))
        (PORT d[5] (3436:3436:3436) (3995:3995:3995))
        (PORT d[6] (4186:4186:4186) (4767:4767:4767))
        (PORT d[7] (3311:3311:3311) (3867:3867:3867))
        (PORT d[8] (4622:4622:4622) (5283:5283:5283))
        (PORT d[9] (3759:3759:3759) (4359:4359:4359))
        (PORT d[10] (3759:3759:3759) (4348:4348:4348))
        (PORT d[11] (4365:4365:4365) (4983:4983:4983))
        (PORT d[12] (3999:3999:3999) (4642:4642:4642))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2862:2862:2862) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2862:2862:2862) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (1012:1012:1012))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4600:4600:4600) (5360:5360:5360))
        (PORT d[1] (2846:2846:2846) (3292:3292:3292))
        (PORT d[2] (2593:2593:2593) (3033:3033:3033))
        (PORT d[3] (4377:4377:4377) (5086:5086:5086))
        (PORT d[4] (2887:2887:2887) (3342:3342:3342))
        (PORT d[5] (3022:3022:3022) (3489:3489:3489))
        (PORT d[6] (4035:4035:4035) (4642:4642:4642))
        (PORT d[7] (3164:3164:3164) (3666:3666:3666))
        (PORT d[8] (2151:2151:2151) (2527:2527:2527))
        (PORT d[9] (3193:3193:3193) (3680:3680:3680))
        (PORT d[10] (3848:3848:3848) (4400:4400:4400))
        (PORT d[11] (2743:2743:2743) (3168:3168:3168))
        (PORT d[12] (4481:4481:4481) (5160:5160:5160))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2029:2029:2029))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (2073:2073:2073) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4238:4238:4238))
        (PORT d[1] (4431:4431:4431) (5113:5113:5113))
        (PORT d[2] (4513:4513:4513) (5143:5143:5143))
        (PORT d[3] (3517:3517:3517) (4060:4060:4060))
        (PORT d[4] (2578:2578:2578) (2994:2994:2994))
        (PORT d[5] (3768:3768:3768) (4368:4368:4368))
        (PORT d[6] (4380:4380:4380) (4991:4991:4991))
        (PORT d[7] (2835:2835:2835) (3343:3343:3343))
        (PORT d[8] (2451:2451:2451) (2875:2875:2875))
        (PORT d[9] (3993:3993:3993) (4636:4636:4636))
        (PORT d[10] (3966:3966:3966) (4592:4592:4592))
        (PORT d[11] (4715:4715:4715) (5383:5383:5383))
        (PORT d[12] (4194:4194:4194) (4865:4865:4865))
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (PORT ena (3047:3047:3047) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (PORT d[0] (3047:3047:3047) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1172:1172:1172))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (5326:5326:5326))
        (PORT d[1] (2863:2863:2863) (3314:3314:3314))
        (PORT d[2] (2584:2584:2584) (3026:3026:3026))
        (PORT d[3] (4373:4373:4373) (5081:5081:5081))
        (PORT d[4] (2889:2889:2889) (3347:3347:3347))
        (PORT d[5] (3359:3359:3359) (3894:3894:3894))
        (PORT d[6] (4206:4206:4206) (4833:4833:4833))
        (PORT d[7] (3310:3310:3310) (3834:3834:3834))
        (PORT d[8] (2519:2519:2519) (2904:2904:2904))
        (PORT d[9] (3159:3159:3159) (3636:3636:3636))
        (PORT d[10] (3816:3816:3816) (4358:4358:4358))
        (PORT d[11] (2383:2383:2383) (2785:2785:2785))
        (PORT d[12] (4504:4504:4504) (5147:5147:5147))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2999:2999:2999))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2975:2975:2975) (3310:3310:3310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (4033:4033:4033))
        (PORT d[1] (4255:4255:4255) (4912:4912:4912))
        (PORT d[2] (4327:4327:4327) (4940:4940:4940))
        (PORT d[3] (3499:3499:3499) (4040:4040:4040))
        (PORT d[4] (2310:2310:2310) (2695:2695:2695))
        (PORT d[5] (3606:3606:3606) (4183:4183:4183))
        (PORT d[6] (4358:4358:4358) (4964:4964:4964))
        (PORT d[7] (2813:2813:2813) (3317:3317:3317))
        (PORT d[8] (2483:2483:2483) (2913:2913:2913))
        (PORT d[9] (3963:3963:3963) (4600:4600:4600))
        (PORT d[10] (3771:3771:3771) (4361:4361:4361))
        (PORT d[11] (4722:4722:4722) (5389:5389:5389))
        (PORT d[12] (4009:4009:4009) (4652:4652:4652))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (3028:3028:3028) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (3028:3028:3028) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1349:1349:1349))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3982:3982:3982))
        (PORT d[1] (1478:1478:1478) (1705:1705:1705))
        (PORT d[2] (2194:2194:2194) (2561:2561:2561))
        (PORT d[3] (2767:2767:2767) (3174:3174:3174))
        (PORT d[4] (3344:3344:3344) (3851:3851:3851))
        (PORT d[5] (3209:3209:3209) (3707:3707:3707))
        (PORT d[6] (2633:2633:2633) (3021:3021:3021))
        (PORT d[7] (2897:2897:2897) (3318:3318:3318))
        (PORT d[8] (3224:3224:3224) (3676:3676:3676))
        (PORT d[9] (1472:1472:1472) (1699:1699:1699))
        (PORT d[10] (2944:2944:2944) (3360:3360:3360))
        (PORT d[11] (1746:1746:1746) (2022:2022:2022))
        (PORT d[12] (3556:3556:3556) (4051:4051:4051))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3121:3121:3121))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2992:2992:2992) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3919:3919:3919))
        (PORT d[1] (2051:2051:2051) (2378:2378:2378))
        (PORT d[2] (2319:2319:2319) (2652:2652:2652))
        (PORT d[3] (1949:1949:1949) (2228:2228:2228))
        (PORT d[4] (2854:2854:2854) (3328:3328:3328))
        (PORT d[5] (3249:3249:3249) (3786:3786:3786))
        (PORT d[6] (2208:2208:2208) (2517:2517:2517))
        (PORT d[7] (2871:2871:2871) (3390:3390:3390))
        (PORT d[8] (1672:1672:1672) (1932:1932:1932))
        (PORT d[9] (1955:1955:1955) (2289:2289:2289))
        (PORT d[10] (1923:1923:1923) (2222:2222:2222))
        (PORT d[11] (2053:2053:2053) (2345:2345:2345))
        (PORT d[12] (1889:1889:1889) (2184:2184:2184))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT ena (3324:3324:3324) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT d[0] (3324:3324:3324) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (543:543:543) (630:630:630))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (975:975:975))
        (PORT d[1] (823:823:823) (956:956:956))
        (PORT d[2] (821:821:821) (954:954:954))
        (PORT d[3] (1520:1520:1520) (1746:1746:1746))
        (PORT d[4] (810:810:810) (942:942:942))
        (PORT d[5] (832:832:832) (972:972:972))
        (PORT d[6] (792:792:792) (919:919:919))
        (PORT d[7] (935:935:935) (1078:1078:1078))
        (PORT d[8] (658:658:658) (766:766:766))
        (PORT d[9] (1685:1685:1685) (1921:1921:1921))
        (PORT d[10] (949:949:949) (1093:1093:1093))
        (PORT d[11] (1489:1489:1489) (1716:1716:1716))
        (PORT d[12] (1143:1143:1143) (1320:1320:1320))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (945:945:945))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (1167:1167:1167) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2318:2318:2318))
        (PORT d[1] (2849:2849:2849) (3327:3327:3327))
        (PORT d[2] (4115:4115:4115) (4679:4679:4679))
        (PORT d[3] (3968:3968:3968) (4526:4526:4526))
        (PORT d[4] (2848:2848:2848) (3318:3318:3318))
        (PORT d[5] (2716:2716:2716) (3170:3170:3170))
        (PORT d[6] (2051:2051:2051) (2340:2340:2340))
        (PORT d[7] (3324:3324:3324) (3897:3897:3897))
        (PORT d[8] (4304:4304:4304) (4901:4901:4901))
        (PORT d[9] (4438:4438:4438) (5085:5085:5085))
        (PORT d[10] (4239:4239:4239) (4888:4888:4888))
        (PORT d[11] (1933:1933:1933) (2250:2250:2250))
        (PORT d[12] (4639:4639:4639) (5312:5312:5312))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT ena (1323:1323:1323) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (1323:1323:1323) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1242:1242:1242))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4855:4855:4855))
        (PORT d[1] (2746:2746:2746) (3195:3195:3195))
        (PORT d[2] (3569:3569:3569) (4143:4143:4143))
        (PORT d[3] (4857:4857:4857) (5536:5536:5536))
        (PORT d[4] (2782:2782:2782) (3237:3237:3237))
        (PORT d[5] (5625:5625:5625) (6406:6406:6406))
        (PORT d[6] (4434:4434:4434) (5091:5091:5091))
        (PORT d[7] (3393:3393:3393) (3929:3929:3929))
        (PORT d[8] (2330:2330:2330) (2726:2726:2726))
        (PORT d[9] (3402:3402:3402) (3916:3916:3916))
        (PORT d[10] (4189:4189:4189) (4798:4798:4798))
        (PORT d[11] (3165:3165:3165) (3676:3676:3676))
        (PORT d[12] (4585:4585:4585) (5280:5280:5280))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2707:2707:2707))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2689:2689:2689) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2275:2275:2275))
        (PORT d[1] (4860:4860:4860) (5617:5617:5617))
        (PORT d[2] (5090:5090:5090) (5814:5814:5814))
        (PORT d[3] (4937:4937:4937) (5681:5681:5681))
        (PORT d[4] (2100:2100:2100) (2448:2448:2448))
        (PORT d[5] (2096:2096:2096) (2463:2463:2463))
        (PORT d[6] (5254:5254:5254) (5969:5969:5969))
        (PORT d[7] (2773:2773:2773) (3246:3246:3246))
        (PORT d[8] (5211:5211:5211) (5977:5977:5977))
        (PORT d[9] (5466:5466:5466) (6334:6334:6334))
        (PORT d[10] (4362:4362:4362) (5051:5051:5051))
        (PORT d[11] (5339:5339:5339) (6102:6102:6102))
        (PORT d[12] (4434:4434:4434) (5136:5136:5136))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (3810:3810:3810) (4324:4324:4324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (3810:3810:3810) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (652:652:652))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1321:1321:1321))
        (PORT d[1] (813:813:813) (943:943:943))
        (PORT d[2] (821:821:821) (955:955:955))
        (PORT d[3] (790:790:790) (905:905:905))
        (PORT d[4] (813:813:813) (946:946:946))
        (PORT d[5] (975:975:975) (1136:1136:1136))
        (PORT d[6] (791:791:791) (919:919:919))
        (PORT d[7] (947:947:947) (1097:1097:1097))
        (PORT d[8] (819:819:819) (949:949:949))
        (PORT d[9] (777:777:777) (897:897:897))
        (PORT d[10] (803:803:803) (927:927:927))
        (PORT d[11] (1490:1490:1490) (1717:1717:1717))
        (PORT d[12] (1144:1144:1144) (1320:1320:1320))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1390:1390:1390))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (1552:1552:1552) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1990:1990:1990))
        (PORT d[1] (4991:4991:4991) (5763:5763:5763))
        (PORT d[2] (3916:3916:3916) (4437:4437:4437))
        (PORT d[3] (3783:3783:3783) (4315:4315:4315))
        (PORT d[4] (2837:2837:2837) (3307:3307:3307))
        (PORT d[5] (2728:2728:2728) (3190:3190:3190))
        (PORT d[6] (4148:4148:4148) (4752:4752:4752))
        (PORT d[7] (3340:3340:3340) (3921:3921:3921))
        (PORT d[8] (4303:4303:4303) (4901:4901:4901))
        (PORT d[9] (4290:4290:4290) (4922:4922:4922))
        (PORT d[10] (4239:4239:4239) (4887:4887:4887))
        (PORT d[11] (4147:4147:4147) (4719:4719:4719))
        (PORT d[12] (4628:4628:4628) (5297:5297:5297))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT ena (1309:1309:1309) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (1309:1309:1309) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (634:634:634))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1154:1154:1154))
        (PORT d[1] (1004:1004:1004) (1169:1169:1169))
        (PORT d[2] (994:994:994) (1157:1157:1157))
        (PORT d[3] (1520:1520:1520) (1747:1747:1747))
        (PORT d[4] (967:967:967) (1117:1117:1117))
        (PORT d[5] (1892:1892:1892) (2183:2183:2183))
        (PORT d[6] (933:933:933) (1075:1075:1075))
        (PORT d[7] (1102:1102:1102) (1269:1269:1269))
        (PORT d[8] (1916:1916:1916) (2248:2248:2248))
        (PORT d[9] (795:795:795) (919:919:919))
        (PORT d[10] (954:954:954) (1098:1098:1098))
        (PORT d[11] (1481:1481:1481) (1707:1707:1707))
        (PORT d[12] (1149:1149:1149) (1332:1332:1332))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (959:959:959))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1183:1183:1183) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2506:2506:2506))
        (PORT d[1] (2986:2986:2986) (3471:3471:3471))
        (PORT d[2] (4122:4122:4122) (4685:4685:4685))
        (PORT d[3] (3980:3980:3980) (4542:4542:4542))
        (PORT d[4] (2841:2841:2841) (3309:3309:3309))
        (PORT d[5] (2907:2907:2907) (3394:3394:3394))
        (PORT d[6] (4316:4316:4316) (4937:4937:4937))
        (PORT d[7] (3338:3338:3338) (3917:3917:3917))
        (PORT d[8] (4466:4466:4466) (5087:5087:5087))
        (PORT d[9] (1886:1886:1886) (2216:2216:2216))
        (PORT d[10] (4232:4232:4232) (4879:4879:4879))
        (PORT d[11] (4319:4319:4319) (4911:4911:4911))
        (PORT d[12] (4794:4794:4794) (5488:5488:5488))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (1320:1320:1320) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1320:1320:1320) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1196:1196:1196))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3624:3624:3624))
        (PORT d[1] (1494:1494:1494) (1717:1717:1717))
        (PORT d[2] (2200:2200:2200) (2560:2560:2560))
        (PORT d[3] (2774:2774:2774) (3186:3186:3186))
        (PORT d[4] (3163:3163:3163) (3644:3644:3644))
        (PORT d[5] (3208:3208:3208) (3707:3707:3707))
        (PORT d[6] (2634:2634:2634) (3022:3022:3022))
        (PORT d[7] (2720:2720:2720) (3113:3113:3113))
        (PORT d[8] (3074:3074:3074) (3511:3511:3511))
        (PORT d[9] (1292:1292:1292) (1485:1485:1485))
        (PORT d[10] (2922:2922:2922) (3331:3331:3331))
        (PORT d[11] (1881:1881:1881) (2183:2183:2183))
        (PORT d[12] (3697:3697:3697) (4212:4212:4212))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1574:1574:1574))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1732:1732:1732) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3902:3902:3902))
        (PORT d[1] (2073:2073:2073) (2406:2406:2406))
        (PORT d[2] (2307:2307:2307) (2635:2635:2635))
        (PORT d[3] (1959:1959:1959) (2240:2240:2240))
        (PORT d[4] (2718:2718:2718) (3186:3186:3186))
        (PORT d[5] (3092:3092:3092) (3610:3610:3610))
        (PORT d[6] (2053:2053:2053) (2338:2338:2338))
        (PORT d[7] (1789:1789:1789) (2089:2089:2089))
        (PORT d[8] (1832:1832:1832) (2112:2112:2112))
        (PORT d[9] (1949:1949:1949) (2278:2278:2278))
        (PORT d[10] (1951:1951:1951) (2259:2259:2259))
        (PORT d[11] (2049:2049:2049) (2332:2332:2332))
        (PORT d[12] (1900:1900:1900) (2193:2193:2193))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (3317:3317:3317) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (3317:3317:3317) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1226:1226:1226))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4887:4887:4887))
        (PORT d[1] (2781:2781:2781) (3240:3240:3240))
        (PORT d[2] (3737:3737:3737) (4335:4335:4335))
        (PORT d[3] (4872:4872:4872) (5567:5567:5567))
        (PORT d[4] (2622:2622:2622) (3060:3060:3060))
        (PORT d[5] (5630:5630:5630) (6415:6415:6415))
        (PORT d[6] (4421:4421:4421) (5070:5070:5070))
        (PORT d[7] (3599:3599:3599) (4187:4187:4187))
        (PORT d[8] (2185:2185:2185) (2569:2569:2569))
        (PORT d[9] (3585:3585:3585) (4131:4131:4131))
        (PORT d[10] (4190:4190:4190) (4804:4804:4804))
        (PORT d[11] (2783:2783:2783) (3240:3240:3240))
        (PORT d[12] (4592:4592:4592) (5271:5271:5271))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2818:2818:2818))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT d[0] (2762:2762:2762) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2290:2290:2290))
        (PORT d[1] (4849:4849:4849) (5602:5602:5602))
        (PORT d[2] (5273:5273:5273) (6022:6022:6022))
        (PORT d[3] (4938:4938:4938) (5680:5680:5680))
        (PORT d[4] (2253:2253:2253) (2618:2618:2618))
        (PORT d[5] (2268:2268:2268) (2663:2663:2663))
        (PORT d[6] (5265:5265:5265) (5984:5984:5984))
        (PORT d[7] (2414:2414:2414) (2843:2843:2843))
        (PORT d[8] (5219:5219:5219) (5985:5985:5985))
        (PORT d[9] (5454:5454:5454) (6316:6316:6316))
        (PORT d[10] (4384:4384:4384) (5080:5080:5080))
        (PORT d[11] (5337:5337:5337) (6097:6097:6097))
        (PORT d[12] (4459:4459:4459) (5171:5171:5171))
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (PORT ena (3786:3786:3786) (4294:4294:4294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (PORT d[0] (3786:3786:3786) (4294:4294:4294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1367:1367:1367))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3615:3615:3615))
        (PORT d[1] (1506:1506:1506) (1733:1733:1733))
        (PORT d[2] (2199:2199:2199) (2560:2560:2560))
        (PORT d[3] (2770:2770:2770) (3179:3179:3179))
        (PORT d[4] (3173:3173:3173) (3657:3657:3657))
        (PORT d[5] (3188:3188:3188) (3679:3679:3679))
        (PORT d[6] (3870:3870:3870) (4428:4428:4428))
        (PORT d[7] (2708:2708:2708) (3098:3098:3098))
        (PORT d[8] (3060:3060:3060) (3491:3491:3491))
        (PORT d[9] (1459:1459:1459) (1667:1667:1667))
        (PORT d[10] (2912:2912:2912) (3321:3321:3321))
        (PORT d[11] (3269:3269:3269) (3828:3828:3828))
        (PORT d[12] (3376:3376:3376) (3848:3848:3848))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1770:1770:1770))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1851:1851:1851) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3379:3379:3379))
        (PORT d[1] (2071:2071:2071) (2404:2404:2404))
        (PORT d[2] (2300:2300:2300) (2627:2627:2627))
        (PORT d[3] (1965:1965:1965) (2246:2246:2246))
        (PORT d[4] (4999:4999:4999) (5691:5691:5691))
        (PORT d[5] (2153:2153:2153) (2512:2512:2512))
        (PORT d[6] (2039:2039:2039) (2318:2318:2318))
        (PORT d[7] (2424:2424:2424) (2864:2864:2864))
        (PORT d[8] (1857:1857:1857) (2145:2145:2145))
        (PORT d[9] (1960:1960:1960) (2292:2292:2292))
        (PORT d[10] (1959:1959:1959) (2269:2269:2269))
        (PORT d[11] (2404:2404:2404) (2743:2743:2743))
        (PORT d[12] (1897:1897:1897) (2188:2188:2188))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (3305:3305:3305) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (3305:3305:3305) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1147:1147:1147))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3617:3617:3617))
        (PORT d[1] (1292:1292:1292) (1484:1484:1484))
        (PORT d[2] (2187:2187:2187) (2550:2550:2550))
        (PORT d[3] (2950:2950:2950) (3383:3383:3383))
        (PORT d[4] (2346:2346:2346) (2734:2734:2734))
        (PORT d[5] (3366:3366:3366) (3883:3883:3883))
        (PORT d[6] (2611:2611:2611) (2991:2991:2991))
        (PORT d[7] (2917:2917:2917) (3345:3345:3345))
        (PORT d[8] (3230:3230:3230) (3683:3683:3683))
        (PORT d[9] (1483:1483:1483) (1710:1710:1710))
        (PORT d[10] (2931:2931:2931) (3341:3341:3341))
        (PORT d[11] (1595:1595:1595) (1859:1859:1859))
        (PORT d[12] (3551:3551:3551) (4043:4043:4043))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2459:2459:2459))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (2451:2451:2451) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2358:2358:2358))
        (PORT d[1] (1907:1907:1907) (2222:2222:2222))
        (PORT d[2] (2476:2476:2476) (2827:2827:2827))
        (PORT d[3] (1778:1778:1778) (2035:2035:2035))
        (PORT d[4] (3041:3041:3041) (3549:3549:3549))
        (PORT d[5] (2151:2151:2151) (2510:2510:2510))
        (PORT d[6] (2206:2206:2206) (2511:2511:2511))
        (PORT d[7] (3037:3037:3037) (3575:3575:3575))
        (PORT d[8] (1672:1672:1672) (1932:1932:1932))
        (PORT d[9] (1941:1941:1941) (2273:2273:2273))
        (PORT d[10] (1756:1756:1756) (2028:2028:2028))
        (PORT d[11] (2035:2035:2035) (2321:2321:2321))
        (PORT d[12] (1885:1885:1885) (2176:2176:2176))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT ena (3324:3324:3324) (3739:3739:3739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (3324:3324:3324) (3739:3739:3739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (967:967:967))
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (4371:4371:4371))
        (PORT d[1] (1640:1640:1640) (1877:1877:1877))
        (PORT d[2] (2214:2214:2214) (2578:2578:2578))
        (PORT d[3] (3127:3127:3127) (3578:3578:3578))
        (PORT d[4] (2353:2353:2353) (2733:2733:2733))
        (PORT d[5] (4113:4113:4113) (4691:4691:4691))
        (PORT d[6] (2399:2399:2399) (2746:2746:2746))
        (PORT d[7] (3919:3919:3919) (4530:4530:4530))
        (PORT d[8] (1899:1899:1899) (2218:2218:2218))
        (PORT d[9] (1697:1697:1697) (1957:1957:1957))
        (PORT d[10] (3269:3269:3269) (3727:3727:3727))
        (PORT d[11] (2080:2080:2080) (2398:2398:2398))
        (PORT d[12] (2881:2881:2881) (3300:3300:3300))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2078:2078:2078))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (PORT d[0] (2118:2118:2118) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2407:2407:2407))
        (PORT d[1] (1698:1698:1698) (1975:1975:1975))
        (PORT d[2] (2824:2824:2824) (3219:3219:3219))
        (PORT d[3] (2320:2320:2320) (2657:2657:2657))
        (PORT d[4] (3221:3221:3221) (3751:3751:3751))
        (PORT d[5] (3422:3422:3422) (3978:3978:3978))
        (PORT d[6] (1690:1690:1690) (1925:1925:1925))
        (PORT d[7] (3025:3025:3025) (3560:3560:3560))
        (PORT d[8] (1498:1498:1498) (1741:1741:1741))
        (PORT d[9] (1584:1584:1584) (1858:1858:1858))
        (PORT d[10] (1728:1728:1728) (2002:2002:2002))
        (PORT d[11] (2413:2413:2413) (2759:2759:2759))
        (PORT d[12] (1532:1532:1532) (1769:1769:1769))
        (PORT clk (1337:1337:1337) (1367:1367:1367))
        (PORT ena (3317:3317:3317) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1367:1367:1367))
        (PORT d[0] (3317:3317:3317) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (990:990:990) (1159:1159:1159))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (4193:4193:4193))
        (PORT d[1] (1468:1468:1468) (1684:1684:1684))
        (PORT d[2] (2222:2222:2222) (2587:2587:2587))
        (PORT d[3] (2946:2946:2946) (3376:3376:3376))
        (PORT d[4] (2535:2535:2535) (2936:2936:2936))
        (PORT d[5] (3546:3546:3546) (4087:4087:4087))
        (PORT d[6] (2437:2437:2437) (2794:2794:2794))
        (PORT d[7] (2899:2899:2899) (3318:3318:3318))
        (PORT d[8] (1918:1918:1918) (2238:2238:2238))
        (PORT d[9] (1493:1493:1493) (1720:1720:1720))
        (PORT d[10] (3104:3104:3104) (3538:3538:3538))
        (PORT d[11] (1917:1917:1917) (2216:2216:2216))
        (PORT d[12] (1801:1801:1801) (2065:2065:2065))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3511:3511:3511))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (3352:3352:3352) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2202:2202:2202))
        (PORT d[1] (1875:1875:1875) (2176:2176:2176))
        (PORT d[2] (2480:2480:2480) (2829:2829:2829))
        (PORT d[3] (2144:2144:2144) (2455:2455:2455))
        (PORT d[4] (3062:3062:3062) (3575:3575:3575))
        (PORT d[5] (3259:3259:3259) (3798:3798:3798))
        (PORT d[6] (2225:2225:2225) (2536:2536:2536))
        (PORT d[7] (1618:1618:1618) (1897:1897:1897))
        (PORT d[8] (1800:1800:1800) (2078:2078:2078))
        (PORT d[9] (1763:1763:1763) (2063:2063:2063))
        (PORT d[10] (1760:1760:1760) (2038:2038:2038))
        (PORT d[11] (2257:2257:2257) (2588:2588:2588))
        (PORT d[12] (1720:1720:1720) (1990:1990:1990))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (3499:3499:3499) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (3499:3499:3499) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1221:1221:1221))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4874:4874:4874))
        (PORT d[1] (2767:2767:2767) (3221:3221:3221))
        (PORT d[2] (3553:3553:3553) (4120:4120:4120))
        (PORT d[3] (4890:4890:4890) (5582:5582:5582))
        (PORT d[4] (2815:2815:2815) (3276:3276:3276))
        (PORT d[5] (5623:5623:5623) (6402:6402:6402))
        (PORT d[6] (4593:4593:4593) (5270:5270:5270))
        (PORT d[7] (3369:3369:3369) (3898:3898:3898))
        (PORT d[8] (2344:2344:2344) (2742:2742:2742))
        (PORT d[9] (3401:3401:3401) (3915:3915:3915))
        (PORT d[10] (4209:4209:4209) (4824:4824:4824))
        (PORT d[11] (3156:3156:3156) (3664:3664:3664))
        (PORT d[12] (4566:4566:4566) (5255:5255:5255))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3052:3052:3052))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (2962:2962:2962) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2069:2069:2069))
        (PORT d[1] (4851:4851:4851) (5608:5608:5608))
        (PORT d[2] (5074:5074:5074) (5790:5790:5790))
        (PORT d[3] (4930:4930:4930) (5670:5670:5670))
        (PORT d[4] (2255:2255:2255) (2622:2622:2622))
        (PORT d[5] (2106:2106:2106) (2476:2476:2476))
        (PORT d[6] (5415:5415:5415) (6156:6156:6156))
        (PORT d[7] (2763:2763:2763) (3245:3245:3245))
        (PORT d[8] (5028:5028:5028) (5764:5764:5764))
        (PORT d[9] (5245:5245:5245) (6068:6068:6068))
        (PORT d[10] (4353:4353:4353) (5036:5036:5036))
        (PORT d[11] (5328:5328:5328) (6090:6090:6090))
        (PORT d[12] (4294:4294:4294) (4984:4984:4984))
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT ena (3817:3817:3817) (4331:4331:4331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT d[0] (3817:3817:3817) (4331:4331:4331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1158:1158:1158))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3965:3965:3965))
        (PORT d[1] (1680:1680:1680) (1930:1930:1930))
        (PORT d[2] (2246:2246:2246) (2621:2621:2621))
        (PORT d[3] (2949:2949:2949) (3380:3380:3380))
        (PORT d[4] (2546:2546:2546) (2951:2951:2951))
        (PORT d[5] (3386:3386:3386) (3910:3910:3910))
        (PORT d[6] (2596:2596:2596) (2973:2973:2973))
        (PORT d[7] (2905:2905:2905) (3327:3327:3327))
        (PORT d[8] (3244:3244:3244) (3702:3702:3702))
        (PORT d[9] (1505:1505:1505) (1739:1739:1739))
        (PORT d[10] (3093:3093:3093) (3529:3529:3529))
        (PORT d[11] (1911:1911:1911) (2209:2209:2209))
        (PORT d[12] (1956:1956:1956) (2235:2235:2235))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1461:1461:1461))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (1591:1591:1591) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3562:3562:3562))
        (PORT d[1] (1883:1883:1883) (2188:2188:2188))
        (PORT d[2] (2488:2488:2488) (2843:2843:2843))
        (PORT d[3] (2147:2147:2147) (2461:2461:2461))
        (PORT d[4] (3044:3044:3044) (3551:3551:3551))
        (PORT d[5] (2130:2130:2130) (2484:2484:2484))
        (PORT d[6] (1864:1864:1864) (2121:2121:2121))
        (PORT d[7] (3050:3050:3050) (3589:3589:3589))
        (PORT d[8] (1677:1677:1677) (1943:1943:1943))
        (PORT d[9] (1774:1774:1774) (2078:2078:2078))
        (PORT d[10] (1768:1768:1768) (2047:2047:2047))
        (PORT d[11] (2023:2023:2023) (2313:2313:2313))
        (PORT d[12] (1714:1714:1714) (1979:1979:1979))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (3489:3489:3489) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (3489:3489:3489) (3929:3929:3929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1465:1465:1465))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (5255:5255:5255))
        (PORT d[1] (2768:2768:2768) (3226:3226:3226))
        (PORT d[2] (4627:4627:4627) (5343:5343:5343))
        (PORT d[3] (4534:4534:4534) (5182:5182:5182))
        (PORT d[4] (2793:2793:2793) (3248:3248:3248))
        (PORT d[5] (5249:5249:5249) (5972:5972:5972))
        (PORT d[6] (4222:4222:4222) (4845:4845:4845))
        (PORT d[7] (3817:3817:3817) (4447:4447:4447))
        (PORT d[8] (2625:2625:2625) (3059:3059:3059))
        (PORT d[9] (4152:4152:4152) (4776:4776:4776))
        (PORT d[10] (3825:3825:3825) (4387:4387:4387))
        (PORT d[11] (2563:2563:2563) (2986:2986:2986))
        (PORT d[12] (4401:4401:4401) (5051:5051:5051))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (4083:4083:4083))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (3935:3935:3935) (4376:4376:4376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2702:2702:2702))
        (PORT d[1] (5242:5242:5242) (6054:6054:6054))
        (PORT d[2] (5451:5451:5451) (6225:6225:6225))
        (PORT d[3] (5284:5284:5284) (6071:6071:6071))
        (PORT d[4] (1906:1906:1906) (2223:2223:2223))
        (PORT d[5] (2460:2460:2460) (2884:2884:2884))
        (PORT d[6] (5641:5641:5641) (6422:6422:6422))
        (PORT d[7] (2618:2618:2618) (3075:3075:3075))
        (PORT d[8] (5611:5611:5611) (6445:6445:6445))
        (PORT d[9] (2500:2500:2500) (2930:2930:2930))
        (PORT d[10] (4744:4744:4744) (5494:5494:5494))
        (PORT d[11] (2735:2735:2735) (3156:3156:3156))
        (PORT d[12] (4666:4666:4666) (5411:5411:5411))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT ena (3422:3422:3422) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (3422:3422:3422) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1443:1443:1443))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (5111:5111:5111))
        (PORT d[1] (2778:2778:2778) (3235:3235:3235))
        (PORT d[2] (4458:4458:4458) (5150:5150:5150))
        (PORT d[3] (4526:4526:4526) (5173:5173:5173))
        (PORT d[4] (4090:4090:4090) (4691:4691:4691))
        (PORT d[5] (5072:5072:5072) (5769:5769:5769))
        (PORT d[6] (4072:4072:4072) (4679:4679:4679))
        (PORT d[7] (3797:3797:3797) (4421:4421:4421))
        (PORT d[8] (1771:1771:1771) (2082:2082:2082))
        (PORT d[9] (3971:3971:3971) (4570:4570:4570))
        (PORT d[10] (3665:3665:3665) (4211:4211:4211))
        (PORT d[11] (2384:2384:2384) (2784:2784:2784))
        (PORT d[12] (4243:4243:4243) (4880:4880:4880))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2235:2235:2235))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (2096:2096:2096) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2693:2693:2693))
        (PORT d[1] (5239:5239:5239) (6047:6047:6047))
        (PORT d[2] (5628:5628:5628) (6428:6428:6428))
        (PORT d[3] (1984:1984:1984) (2311:2311:2311))
        (PORT d[4] (1929:1929:1929) (2249:2249:2249))
        (PORT d[5] (2448:2448:2448) (2867:2867:2867))
        (PORT d[6] (5770:5770:5770) (6551:6551:6551))
        (PORT d[7] (3142:3142:3142) (3683:3683:3683))
        (PORT d[8] (5606:5606:5606) (6433:6433:6433))
        (PORT d[9] (2241:2241:2241) (2614:2614:2614))
        (PORT d[10] (4741:4741:4741) (5488:5488:5488))
        (PORT d[11] (5730:5730:5730) (6553:6553:6553))
        (PORT d[12] (4824:4824:4824) (5587:5587:5587))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT ena (3246:3246:3246) (3681:3681:3681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (3246:3246:3246) (3681:3681:3681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1446:1446:1446))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (5125:5125:5125))
        (PORT d[1] (2943:2943:2943) (3419:3419:3419))
        (PORT d[2] (4460:4460:4460) (5156:5156:5156))
        (PORT d[3] (4354:4354:4354) (4975:4975:4975))
        (PORT d[4] (3933:3933:3933) (4516:4516:4516))
        (PORT d[5] (5211:5211:5211) (5924:5924:5924))
        (PORT d[6] (4052:4052:4052) (4656:4656:4656))
        (PORT d[7] (3813:3813:3813) (4438:4438:4438))
        (PORT d[8] (2471:2471:2471) (2895:2895:2895))
        (PORT d[9] (4749:4749:4749) (5444:5444:5444))
        (PORT d[10] (3472:3472:3472) (3989:3989:3989))
        (PORT d[11] (3832:3832:3832) (4418:4418:4418))
        (PORT d[12] (4154:4154:4154) (4783:4783:4783))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2685:2685:2685))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2685:2685:2685) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2907:2907:2907))
        (PORT d[1] (2059:2059:2059) (2390:2390:2390))
        (PORT d[2] (5625:5625:5625) (6422:6422:6422))
        (PORT d[3] (5461:5461:5461) (6269:6269:6269))
        (PORT d[4] (2114:2114:2114) (2464:2464:2464))
        (PORT d[5] (1530:1530:1530) (1785:1785:1785))
        (PORT d[6] (2794:2794:2794) (3179:3179:3179))
        (PORT d[7] (2795:2795:2795) (3276:3276:3276))
        (PORT d[8] (2707:2707:2707) (3115:3115:3115))
        (PORT d[9] (2676:2676:2676) (3130:3130:3130))
        (PORT d[10] (4918:4918:4918) (5694:5694:5694))
        (PORT d[11] (6027:6027:6027) (6886:6886:6886))
        (PORT d[12] (4845:4845:4845) (5611:5611:5611))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (3071:3071:3071) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (3071:3071:3071) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1190:1190:1190))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (4042:4042:4042))
        (PORT d[1] (2500:2500:2500) (2901:2901:2901))
        (PORT d[2] (3655:3655:3655) (4245:4245:4245))
        (PORT d[3] (3122:3122:3122) (3566:3566:3566))
        (PORT d[4] (3715:3715:3715) (4278:4278:4278))
        (PORT d[5] (3706:3706:3706) (4222:4222:4222))
        (PORT d[6] (1638:1638:1638) (1863:1863:1863))
        (PORT d[7] (3499:3499:3499) (4049:4049:4049))
        (PORT d[8] (1351:1351:1351) (1592:1592:1592))
        (PORT d[9] (3350:3350:3350) (3847:3847:3847))
        (PORT d[10] (2409:2409:2409) (2780:2780:2780))
        (PORT d[11] (2739:2739:2739) (3198:3198:3198))
        (PORT d[12] (2311:2311:2311) (2641:2641:2641))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2200:2200:2200))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (2235:2235:2235) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1443:1443:1443))
        (PORT d[1] (1149:1149:1149) (1349:1349:1349))
        (PORT d[2] (1635:1635:1635) (1873:1873:1873))
        (PORT d[3] (2011:2011:2011) (2316:2316:2316))
        (PORT d[4] (1484:1484:1484) (1723:1723:1723))
        (PORT d[5] (1825:1825:1825) (2123:2123:2123))
        (PORT d[6] (1538:1538:1538) (1761:1761:1761))
        (PORT d[7] (1018:1018:1018) (1199:1199:1199))
        (PORT d[8] (961:961:961) (1124:1124:1124))
        (PORT d[9] (1004:1004:1004) (1182:1182:1182))
        (PORT d[10] (1002:1002:1002) (1165:1165:1165))
        (PORT d[11] (1329:1329:1329) (1521:1521:1521))
        (PORT d[12] (982:982:982) (1144:1144:1144))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (2773:2773:2773) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2773:2773:2773) (3119:3119:3119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1362:1362:1362))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (6690:6690:6690))
        (PORT d[1] (3982:3982:3982) (4588:4588:4588))
        (PORT d[2] (4318:4318:4318) (4992:4992:4992))
        (PORT d[3] (4644:4644:4644) (5287:5287:5287))
        (PORT d[4] (3652:3652:3652) (4209:4209:4209))
        (PORT d[5] (4377:4377:4377) (4953:4953:4953))
        (PORT d[6] (3842:3842:3842) (4402:4402:4402))
        (PORT d[7] (4780:4780:4780) (5569:5569:5569))
        (PORT d[8] (1575:1575:1575) (1862:1862:1862))
        (PORT d[9] (4266:4266:4266) (4895:4895:4895))
        (PORT d[10] (2479:2479:2479) (2864:2864:2864))
        (PORT d[11] (2211:2211:2211) (2587:2587:2587))
        (PORT d[12] (3781:3781:3781) (4323:4323:4323))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2364:2364:2364))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (2409:2409:2409) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1966:1966:1966))
        (PORT d[1] (1807:1807:1807) (2109:2109:2109))
        (PORT d[2] (1888:1888:1888) (2195:2195:2195))
        (PORT d[3] (2196:2196:2196) (2530:2530:2530))
        (PORT d[4] (3164:3164:3164) (3666:3666:3666))
        (PORT d[5] (1187:1187:1187) (1400:1400:1400))
        (PORT d[6] (5100:5100:5100) (5810:5810:5810))
        (PORT d[7] (2128:2128:2128) (2509:2509:2509))
        (PORT d[8] (1625:1625:1625) (1880:1880:1880))
        (PORT d[9] (2262:2262:2262) (2654:2654:2654))
        (PORT d[10] (4512:4512:4512) (5213:5213:5213))
        (PORT d[11] (5410:5410:5410) (6170:6170:6170))
        (PORT d[12] (2372:2372:2372) (2724:2724:2724))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (3908:3908:3908) (4419:4419:4419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (3908:3908:3908) (4419:4419:4419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1473:1473:1473))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (5109:5109:5109))
        (PORT d[1] (2770:2770:2770) (3226:3226:3226))
        (PORT d[2] (3941:3941:3941) (4565:4565:4565))
        (PORT d[3] (4511:4511:4511) (5149:5149:5149))
        (PORT d[4] (4110:4110:4110) (4715:4715:4715))
        (PORT d[5] (5250:5250:5250) (5975:5975:5975))
        (PORT d[6] (4059:4059:4059) (4662:4662:4662))
        (PORT d[7] (3816:3816:3816) (4446:4446:4446))
        (PORT d[8] (1795:1795:1795) (2116:2116:2116))
        (PORT d[9] (3967:3967:3967) (4564:4564:4564))
        (PORT d[10] (3653:3653:3653) (4192:4192:4192))
        (PORT d[11] (2394:2394:2394) (2795:2795:2795))
        (PORT d[12] (4394:4394:4394) (5044:5044:5044))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (3013:3013:3013))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (2941:2941:2941) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2890:2890:2890))
        (PORT d[1] (5254:5254:5254) (6060:6060:6060))
        (PORT d[2] (2274:2274:2274) (2656:2656:2656))
        (PORT d[3] (5468:5468:5468) (6285:6285:6285))
        (PORT d[4] (1920:1920:1920) (2240:2240:2240))
        (PORT d[5] (2461:2461:2461) (2885:2885:2885))
        (PORT d[6] (5769:5769:5769) (6551:6551:6551))
        (PORT d[7] (2787:2787:2787) (3269:3269:3269))
        (PORT d[8] (5605:5605:5605) (6433:6433:6433))
        (PORT d[9] (2477:2477:2477) (2897:2897:2897))
        (PORT d[10] (4734:4734:4734) (5480:5480:5480))
        (PORT d[11] (5710:5710:5710) (6526:6526:6526))
        (PORT d[12] (2919:2919:2919) (3315:3315:3315))
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT ena (3256:3256:3256) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT d[0] (3256:3256:3256) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1152:1152:1152))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4594:4594:4594))
        (PORT d[1] (2511:2511:2511) (2911:2911:2911))
        (PORT d[2] (2415:2415:2415) (2816:2816:2816))
        (PORT d[3] (3291:3291:3291) (3756:3756:3756))
        (PORT d[4] (3886:3886:3886) (4467:4467:4467))
        (PORT d[5] (3740:3740:3740) (4266:4266:4266))
        (PORT d[6] (1855:1855:1855) (2123:2123:2123))
        (PORT d[7] (3532:3532:3532) (4089:4089:4089))
        (PORT d[8] (1522:1522:1522) (1787:1787:1787))
        (PORT d[9] (1662:1662:1662) (1906:1906:1906))
        (PORT d[10] (2567:2567:2567) (2954:2954:2954))
        (PORT d[11] (2751:2751:2751) (3207:3207:3207))
        (PORT d[12] (2513:2513:2513) (2878:2878:2878))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1954:1954:1954))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (PORT d[0] (2050:2050:2050) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2840:2840:2840))
        (PORT d[1] (1314:1314:1314) (1530:1530:1530))
        (PORT d[2] (1602:1602:1602) (1833:1833:1833))
        (PORT d[3] (1832:1832:1832) (2114:2114:2114))
        (PORT d[4] (1311:1311:1311) (1515:1515:1515))
        (PORT d[5] (1622:1622:1622) (1894:1894:1894))
        (PORT d[6] (1481:1481:1481) (1692:1692:1692))
        (PORT d[7] (1203:1203:1203) (1412:1412:1412))
        (PORT d[8] (1119:1119:1119) (1303:1303:1303))
        (PORT d[9] (1196:1196:1196) (1403:1403:1403))
        (PORT d[10] (1200:1200:1200) (1396:1396:1396))
        (PORT d[11] (1358:1358:1358) (1556:1556:1556))
        (PORT d[12] (1154:1154:1154) (1336:1336:1336))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT ena (2940:2940:2940) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (2940:2940:2940) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1459:1459:1459))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (5164:5164:5164))
        (PORT d[1] (3802:3802:3802) (4371:4371:4371))
        (PORT d[2] (4458:4458:4458) (5153:5153:5153))
        (PORT d[3] (4327:4327:4327) (4940:4940:4940))
        (PORT d[4] (3933:3933:3933) (4519:4519:4519))
        (PORT d[5] (5221:5221:5221) (5935:5935:5935))
        (PORT d[6] (3894:3894:3894) (4476:4476:4476))
        (PORT d[7] (3812:3812:3812) (4437:4437:4437))
        (PORT d[8] (1612:1612:1612) (1909:1909:1909))
        (PORT d[9] (3788:3788:3788) (4357:4357:4357))
        (PORT d[10] (3458:3458:3458) (3970:3970:3970))
        (PORT d[11] (3825:3825:3825) (4411:4411:4411))
        (PORT d[12] (4137:4137:4137) (4762:4762:4762))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2552:2552:2552))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2532:2532:2532) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1818:1818:1818))
        (PORT d[1] (2042:2042:2042) (2368:2368:2368))
        (PORT d[2] (5625:5625:5625) (6424:6424:6424))
        (PORT d[3] (5642:5642:5642) (6478:6478:6478))
        (PORT d[4] (2121:2121:2121) (2471:2471:2471))
        (PORT d[5] (1380:1380:1380) (1619:1619:1619))
        (PORT d[6] (2796:2796:2796) (3185:3185:3185))
        (PORT d[7] (2974:2974:2974) (3480:3480:3480))
        (PORT d[8] (2575:2575:2575) (2971:2971:2971))
        (PORT d[9] (2676:2676:2676) (3132:3132:3132))
        (PORT d[10] (4906:4906:4906) (5671:5671:5671))
        (PORT d[11] (2559:2559:2559) (2957:2957:2957))
        (PORT d[12] (2755:2755:2755) (3133:3133:3133))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (3082:3082:3082) (3499:3499:3499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (3082:3082:3082) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1166:1166:1166))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3986:3986:3986))
        (PORT d[1] (1903:1903:1903) (2213:2213:2213))
        (PORT d[2] (3663:3663:3663) (4253:4253:4253))
        (PORT d[3] (3284:3284:3284) (3748:3748:3748))
        (PORT d[4] (3725:3725:3725) (4287:4287:4287))
        (PORT d[5] (3727:3727:3727) (4245:4245:4245))
        (PORT d[6] (1844:1844:1844) (2108:2108:2108))
        (PORT d[7] (3531:3531:3531) (4088:4088:4088))
        (PORT d[8] (1360:1360:1360) (1601:1601:1601))
        (PORT d[9] (1495:1495:1495) (1711:1711:1711))
        (PORT d[10] (2404:2404:2404) (2769:2769:2769))
        (PORT d[11] (2750:2750:2750) (3206:3206:3206))
        (PORT d[12] (2333:2333:2333) (2671:2671:2671))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2448:2448:2448))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (2430:2430:2430) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2856:2856:2856))
        (PORT d[1] (1315:1315:1315) (1532:1532:1532))
        (PORT d[2] (1637:1637:1637) (1879:1879:1879))
        (PORT d[3] (1822:1822:1822) (2101:2101:2101))
        (PORT d[4] (1304:1304:1304) (1511:1511:1511))
        (PORT d[5] (1639:1639:1639) (1916:1916:1916))
        (PORT d[6] (1514:1514:1514) (1731:1731:1731))
        (PORT d[7] (1027:1027:1027) (1210:1210:1210))
        (PORT d[8] (1270:1270:1270) (1477:1477:1477))
        (PORT d[9] (1177:1177:1177) (1379:1379:1379))
        (PORT d[10] (1192:1192:1192) (1388:1388:1388))
        (PORT d[11] (1344:1344:1344) (1533:1533:1533))
        (PORT d[12] (1157:1157:1157) (1341:1341:1341))
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (PORT ena (2939:2939:2939) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (PORT d[0] (2939:2939:2939) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1378:1378:1378))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (4238:4238:4238))
        (PORT d[1] (2508:2508:2508) (2905:2905:2905))
        (PORT d[2] (3282:3282:3282) (3817:3817:3817))
        (PORT d[3] (2941:2941:2941) (3359:3359:3359))
        (PORT d[4] (3541:3541:3541) (4077:4077:4077))
        (PORT d[5] (3522:3522:3522) (4012:4012:4012))
        (PORT d[6] (3047:3047:3047) (3472:3472:3472))
        (PORT d[7] (3309:3309:3309) (3832:3832:3832))
        (PORT d[8] (1167:1167:1167) (1382:1382:1382))
        (PORT d[9] (3301:3301:3301) (3800:3800:3800))
        (PORT d[10] (2204:2204:2204) (2539:2539:2539))
        (PORT d[11] (2356:2356:2356) (2750:2750:2750))
        (PORT d[12] (3532:3532:3532) (4026:4026:4026))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1233:1233:1233))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1390:1390:1390) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1280:1280:1280))
        (PORT d[1] (950:950:950) (1109:1109:1109))
        (PORT d[2] (1824:1824:1824) (2090:2090:2090))
        (PORT d[3] (1250:1250:1250) (1440:1440:1440))
        (PORT d[4] (957:957:957) (1119:1119:1119))
        (PORT d[5] (916:916:916) (1064:1064:1064))
        (PORT d[6] (1702:1702:1702) (1941:1941:1941))
        (PORT d[7] (834:834:834) (982:982:982))
        (PORT d[8] (771:771:771) (907:907:907))
        (PORT d[9] (827:827:827) (980:980:980))
        (PORT d[10] (814:814:814) (951:951:951))
        (PORT d[11] (1152:1152:1152) (1321:1321:1321))
        (PORT d[12] (800:800:800) (936:936:936))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (2599:2599:2599) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (2599:2599:2599) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (987:987:987))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (5178:5178:5178))
        (PORT d[1] (2533:2533:2533) (2938:2938:2938))
        (PORT d[2] (4509:4509:4509) (5209:5209:5209))
        (PORT d[3] (4825:4825:4825) (5493:5493:5493))
        (PORT d[4] (3859:3859:3859) (4445:4445:4445))
        (PORT d[5] (4570:4570:4570) (5178:5178:5178))
        (PORT d[6] (3693:3693:3693) (4240:4240:4240))
        (PORT d[7] (3004:3004:3004) (3479:3479:3479))
        (PORT d[8] (1782:1782:1782) (2102:2102:2102))
        (PORT d[9] (4428:4428:4428) (5074:5074:5074))
        (PORT d[10] (2852:2852:2852) (3302:3302:3302))
        (PORT d[11] (2375:2375:2375) (2756:2756:2756))
        (PORT d[12] (3972:3972:3972) (4541:4541:4541))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2195:2195:2195))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (2263:2263:2263) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4665:4665:4665))
        (PORT d[1] (4983:4983:4983) (5750:5750:5750))
        (PORT d[2] (2101:2101:2101) (2449:2449:2449))
        (PORT d[3] (3866:3866:3866) (4449:4449:4449))
        (PORT d[4] (1658:1658:1658) (1939:1939:1939))
        (PORT d[5] (1543:1543:1543) (1811:1811:1811))
        (PORT d[6] (4923:4923:4923) (5612:5612:5612))
        (PORT d[7] (3365:3365:3365) (3949:3949:3949))
        (PORT d[8] (2494:2494:2494) (2935:2935:2935))
        (PORT d[9] (2064:2064:2064) (2424:2424:2424))
        (PORT d[10] (4329:4329:4329) (5004:5004:5004))
        (PORT d[11] (5092:5092:5092) (5812:5812:5812))
        (PORT d[12] (4574:4574:4574) (5301:5301:5301))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (PORT ena (4114:4114:4114) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (PORT d[0] (4114:4114:4114) (4658:4658:4658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1351:1351:1351))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (6890:6890:6890))
        (PORT d[1] (4141:4141:4141) (4765:4765:4765))
        (PORT d[2] (4338:4338:4338) (5015:5015:5015))
        (PORT d[3] (4610:4610:4610) (5241:5241:5241))
        (PORT d[4] (3672:3672:3672) (4232:4232:4232))
        (PORT d[5] (4537:4537:4537) (5137:5137:5137))
        (PORT d[6] (3850:3850:3850) (4410:4410:4410))
        (PORT d[7] (4015:4015:4015) (4682:4682:4682))
        (PORT d[8] (1596:1596:1596) (1887:1887:1887))
        (PORT d[9] (4260:4260:4260) (4885:4885:4885))
        (PORT d[10] (2659:2659:2659) (3071:3071:3071))
        (PORT d[11] (2180:2180:2180) (2549:2549:2549))
        (PORT d[12] (3789:3789:3789) (4332:4332:4332))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2660:2660:2660))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2634:2634:2634) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4856:4856:4856))
        (PORT d[1] (4994:4994:4994) (5763:5763:5763))
        (PORT d[2] (2113:2113:2113) (2465:2465:2465))
        (PORT d[3] (2038:2038:2038) (2356:2356:2356))
        (PORT d[4] (3182:3182:3182) (3688:3688:3688))
        (PORT d[5] (1356:1356:1356) (1594:1594:1594))
        (PORT d[6] (5080:5080:5080) (5786:5786:5786))
        (PORT d[7] (2116:2116:2116) (2482:2482:2482))
        (PORT d[8] (2667:2667:2667) (3132:3132:3132))
        (PORT d[9] (1859:1859:1859) (2184:2184:2184))
        (PORT d[10] (4516:4516:4516) (5223:5223:5223))
        (PORT d[11] (5231:5231:5231) (5966:5966:5966))
        (PORT d[12] (2203:2203:2203) (2526:2526:2526))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT ena (3927:3927:3927) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT d[0] (3927:3927:3927) (4444:4444:4444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1156:1156:1156))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5931:5931:5931) (6895:6895:6895))
        (PORT d[1] (4158:4158:4158) (4788:4788:4788))
        (PORT d[2] (4339:4339:4339) (5016:5016:5016))
        (PORT d[3] (4827:4827:4827) (5497:5497:5497))
        (PORT d[4] (3838:3838:3838) (4421:4421:4421))
        (PORT d[5] (4550:4550:4550) (5150:5150:5150))
        (PORT d[6] (3700:3700:3700) (4247:4247:4247))
        (PORT d[7] (4018:4018:4018) (4691:4691:4691))
        (PORT d[8] (1584:1584:1584) (1868:1868:1868))
        (PORT d[9] (3551:3551:3551) (4084:4084:4084))
        (PORT d[10] (2651:2651:2651) (3063:3063:3063))
        (PORT d[11] (2171:2171:2171) (2535:2535:2535))
        (PORT d[12] (3952:3952:3952) (4518:4518:4518))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2436:2436:2436))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (2433:2433:2433) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4836:4836:4836))
        (PORT d[1] (5002:5002:5002) (5774:5774:5774))
        (PORT d[2] (2062:2062:2062) (2401:2401:2401))
        (PORT d[3] (2037:2037:2037) (2359:2359:2359))
        (PORT d[4] (2980:2980:2980) (3458:3458:3458))
        (PORT d[5] (1360:1360:1360) (1596:1596:1596))
        (PORT d[6] (4931:4931:4931) (5622:5622:5622))
        (PORT d[7] (3382:3382:3382) (3967:3967:3967))
        (PORT d[8] (2625:2625:2625) (3077:3077:3077))
        (PORT d[9] (2073:2073:2073) (2434:2434:2434))
        (PORT d[10] (4500:4500:4500) (5201:5201:5201))
        (PORT d[11] (5233:5233:5233) (5972:5972:5972))
        (PORT d[12] (4741:4741:4741) (5491:5491:5491))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (4082:4082:4082) (4618:4618:4618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (4082:4082:4082) (4618:4618:4618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1357:1357:1357))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5741:5741:5741) (6680:6680:6680))
        (PORT d[1] (3795:3795:3795) (4375:4375:4375))
        (PORT d[2] (4149:4149:4149) (4800:4800:4800))
        (PORT d[3] (4467:4467:4467) (5089:5089:5089))
        (PORT d[4] (3477:3477:3477) (4011:4011:4011))
        (PORT d[5] (4209:4209:4209) (4768:4768:4768))
        (PORT d[6] (3682:3682:3682) (4229:4229:4229))
        (PORT d[7] (4589:4589:4589) (5353:5353:5353))
        (PORT d[8] (1400:1400:1400) (1663:1663:1663))
        (PORT d[9] (4089:4089:4089) (4692:4692:4692))
        (PORT d[10] (2291:2291:2291) (2646:2646:2646))
        (PORT d[11] (3931:3931:3931) (4535:4535:4535))
        (PORT d[12] (3604:3604:3604) (4122:4122:4122))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3671:3671:3671))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (3497:3497:3497) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2214:2214:2214))
        (PORT d[1] (1774:1774:1774) (2068:2068:2068))
        (PORT d[2] (1888:1888:1888) (2199:2199:2199))
        (PORT d[3] (2343:2343:2343) (2696:2696:2696))
        (PORT d[4] (1374:1374:1374) (1578:1578:1578))
        (PORT d[5] (1300:1300:1300) (1512:1512:1512))
        (PORT d[6] (5277:5277:5277) (6012:6012:6012))
        (PORT d[7] (2155:2155:2155) (2544:2544:2544))
        (PORT d[8] (1661:1661:1661) (1926:1926:1926))
        (PORT d[9] (2453:2453:2453) (2872:2872:2872))
        (PORT d[10] (4710:4710:4710) (5446:5446:5446))
        (PORT d[11] (1540:1540:1540) (1798:1798:1798))
        (PORT d[12] (2043:2043:2043) (2347:2347:2347))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT ena (3724:3724:3724) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT d[0] (3724:3724:3724) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1466:1466:1466))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (5266:5266:5266))
        (PORT d[1] (2737:2737:2737) (3183:3183:3183))
        (PORT d[2] (3935:3935:3935) (4558:4558:4558))
        (PORT d[3] (4659:4659:4659) (5319:5319:5319))
        (PORT d[4] (2796:2796:2796) (3247:3247:3247))
        (PORT d[5] (5273:5273:5273) (6007:6007:6007))
        (PORT d[6] (4234:4234:4234) (4860:4860:4860))
        (PORT d[7] (3582:3582:3582) (4140:4140:4140))
        (PORT d[8] (1960:1960:1960) (2301:2301:2301))
        (PORT d[9] (4150:4150:4150) (4774:4774:4774))
        (PORT d[10] (3845:3845:3845) (4415:4415:4415))
        (PORT d[11] (2588:2588:2588) (3016:3016:3016))
        (PORT d[12] (4414:4414:4414) (5070:5070:5070))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2918:2918:2918))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2843:2843:2843) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2520:2520:2520))
        (PORT d[1] (5228:5228:5228) (6037:6037:6037))
        (PORT d[2] (5461:5461:5461) (6239:6239:6239))
        (PORT d[3] (5299:5299:5299) (6094:6094:6094))
        (PORT d[4] (1880:1880:1880) (2184:2184:2184))
        (PORT d[5] (2438:2438:2438) (2858:2858:2858))
        (PORT d[6] (5640:5640:5640) (6422:6422:6422))
        (PORT d[7] (2967:2967:2967) (3480:3480:3480))
        (PORT d[8] (5586:5586:5586) (6411:6411:6411))
        (PORT d[9] (2466:2466:2466) (2885:2885:2885))
        (PORT d[10] (4567:4567:4567) (5290:5290:5290))
        (PORT d[11] (5704:5704:5704) (6527:6527:6527))
        (PORT d[12] (4647:4647:4647) (5386:5386:5386))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT ena (3440:3440:3440) (3902:3902:3902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (3440:3440:3440) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1466:1466:1466))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (5104:5104:5104))
        (PORT d[1] (3811:3811:3811) (4384:4384:4384))
        (PORT d[2] (4294:4294:4294) (4968:4968:4968))
        (PORT d[3] (4343:4343:4343) (4963:4963:4963))
        (PORT d[4] (3915:3915:3915) (4495:4495:4495))
        (PORT d[5] (4886:4886:4886) (5551:5551:5551))
        (PORT d[6] (3880:3880:3880) (4455:4455:4455))
        (PORT d[7] (3812:3812:3812) (4436:4436:4436))
        (PORT d[8] (1588:1588:1588) (1875:1875:1875))
        (PORT d[9] (3791:3791:3791) (4362:4362:4362))
        (PORT d[10] (3465:3465:3465) (3981:3981:3981))
        (PORT d[11] (3674:3674:3674) (4247:4247:4247))
        (PORT d[12] (3975:3975:3975) (4577:4577:4577))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2222:2222:2222))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2238:2238:2238) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (2012:2012:2012))
        (PORT d[1] (2041:2041:2041) (2371:2371:2371))
        (PORT d[2] (2470:2470:2470) (2879:2879:2879))
        (PORT d[3] (5469:5469:5469) (6279:6279:6279))
        (PORT d[4] (2122:2122:2122) (2472:2472:2472))
        (PORT d[5] (1374:1374:1374) (1611:1611:1611))
        (PORT d[6] (2624:2624:2624) (2987:2987:2987))
        (PORT d[7] (2978:2978:2978) (3482:3482:3482))
        (PORT d[8] (2551:2551:2551) (2937:2937:2937))
        (PORT d[9] (2816:2816:2816) (3290:3290:3290))
        (PORT d[10] (4939:4939:4939) (5718:5718:5718))
        (PORT d[11] (2552:2552:2552) (2951:2951:2951))
        (PORT d[12] (4998:4998:4998) (5779:5779:5779))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (3078:3078:3078) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (3078:3078:3078) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1469:1469:1469))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3428:3428:3428))
        (PORT d[1] (3771:3771:3771) (4367:4367:4367))
        (PORT d[2] (2652:2652:2652) (3101:3101:3101))
        (PORT d[3] (2948:2948:2948) (3410:3410:3410))
        (PORT d[4] (2892:2892:2892) (3299:3299:3299))
        (PORT d[5] (3826:3826:3826) (4432:4432:4432))
        (PORT d[6] (1645:1645:1645) (1929:1929:1929))
        (PORT d[7] (2525:2525:2525) (2899:2899:2899))
        (PORT d[8] (2484:2484:2484) (2865:2865:2865))
        (PORT d[9] (2664:2664:2664) (3037:3037:3037))
        (PORT d[10] (2114:2114:2114) (2381:2381:2381))
        (PORT d[11] (3788:3788:3788) (4422:4422:4422))
        (PORT d[12] (2350:2350:2350) (2696:2696:2696))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1768:1768:1768))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (1886:1886:1886) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (4348:4348:4348))
        (PORT d[1] (3865:3865:3865) (4481:4481:4481))
        (PORT d[2] (4643:4643:4643) (5318:5318:5318))
        (PORT d[3] (4391:4391:4391) (5037:5037:5037))
        (PORT d[4] (3494:3494:3494) (3926:3926:3926))
        (PORT d[5] (2051:2051:2051) (2412:2412:2412))
        (PORT d[6] (3818:3818:3818) (4376:4376:4376))
        (PORT d[7] (2702:2702:2702) (3164:3164:3164))
        (PORT d[8] (4298:4298:4298) (4885:4885:4885))
        (PORT d[9] (3958:3958:3958) (4584:4584:4584))
        (PORT d[10] (3917:3917:3917) (4536:4536:4536))
        (PORT d[11] (3418:3418:3418) (3889:3889:3889))
        (PORT d[12] (3343:3343:3343) (3839:3839:3839))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (1676:1676:1676) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (1676:1676:1676) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1361:1361:1361))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1812:1812:1812))
        (PORT d[1] (3434:3434:3434) (3987:3987:3987))
        (PORT d[2] (2862:2862:2862) (3329:3329:3329))
        (PORT d[3] (1500:1500:1500) (1721:1721:1721))
        (PORT d[4] (1670:1670:1670) (1911:1911:1911))
        (PORT d[5] (4310:4310:4310) (4978:4978:4978))
        (PORT d[6] (1694:1694:1694) (1961:1961:1961))
        (PORT d[7] (1405:1405:1405) (1603:1603:1603))
        (PORT d[8] (1795:1795:1795) (2054:2054:2054))
        (PORT d[9] (2365:2365:2365) (2687:2687:2687))
        (PORT d[10] (2267:2267:2267) (2572:2572:2572))
        (PORT d[11] (1817:1817:1817) (2110:2110:2110))
        (PORT d[12] (1423:1423:1423) (1630:1630:1630))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2323:2323:2323))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2333:2333:2333) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3697:3697:3697))
        (PORT d[1] (4217:4217:4217) (4872:4872:4872))
        (PORT d[2] (3197:3197:3197) (3622:3622:3622))
        (PORT d[3] (4439:4439:4439) (5079:5079:5079))
        (PORT d[4] (4543:4543:4543) (5144:5144:5144))
        (PORT d[5] (1768:1768:1768) (2077:2077:2077))
        (PORT d[6] (4256:4256:4256) (4833:4833:4833))
        (PORT d[7] (2788:2788:2788) (3287:3287:3287))
        (PORT d[8] (3418:3418:3418) (3900:3900:3900))
        (PORT d[9] (3551:3551:3551) (4081:4081:4081))
        (PORT d[10] (4147:4147:4147) (4770:4770:4770))
        (PORT d[11] (3433:3433:3433) (3902:3902:3902))
        (PORT d[12] (3690:3690:3690) (4215:4215:4215))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2024:2024:2024) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2024:2024:2024) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1221:1221:1221))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1964:1964:1964))
        (PORT d[1] (3239:3239:3239) (3764:3764:3764))
        (PORT d[2] (2849:2849:2849) (3324:3324:3324))
        (PORT d[3] (2746:2746:2746) (3179:3179:3179))
        (PORT d[4] (1663:1663:1663) (1914:1914:1914))
        (PORT d[5] (4124:4124:4124) (4766:4766:4766))
        (PORT d[6] (1524:1524:1524) (1769:1769:1769))
        (PORT d[7] (1565:1565:1565) (1791:1791:1791))
        (PORT d[8] (1758:1758:1758) (2001:2001:2001))
        (PORT d[9] (2345:2345:2345) (2664:2664:2664))
        (PORT d[10] (2087:2087:2087) (2370:2370:2370))
        (PORT d[11] (1826:1826:1826) (2122:2122:2122))
        (PORT d[12] (1765:1765:1765) (2005:2005:2005))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2085:2085:2085))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (2175:2175:2175) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3625:3625:3625))
        (PORT d[1] (4050:4050:4050) (4694:4694:4694))
        (PORT d[2] (3154:3154:3154) (3561:3561:3561))
        (PORT d[3] (4271:4271:4271) (4893:4893:4893))
        (PORT d[4] (4210:4210:4210) (4780:4780:4780))
        (PORT d[5] (2460:2460:2460) (2863:2863:2863))
        (PORT d[6] (4089:4089:4089) (4645:4645:4645))
        (PORT d[7] (2620:2620:2620) (3096:3096:3096))
        (PORT d[8] (3366:3366:3366) (3833:3833:3833))
        (PORT d[9] (4581:4581:4581) (5310:5310:5310))
        (PORT d[10] (4113:4113:4113) (4726:4726:4726))
        (PORT d[11] (3221:3221:3221) (3652:3652:3652))
        (PORT d[12] (3514:3514:3514) (4015:4015:4015))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT ena (1998:1998:1998) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (1998:1998:1998) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (842:842:842))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1192:1192:1192))
        (PORT d[1] (638:638:638) (743:743:743))
        (PORT d[2] (663:663:663) (781:781:781))
        (PORT d[3] (624:624:624) (732:732:732))
        (PORT d[4] (645:645:645) (757:757:757))
        (PORT d[5] (935:935:935) (1078:1078:1078))
        (PORT d[6] (644:644:644) (752:752:752))
        (PORT d[7] (766:766:766) (886:886:886))
        (PORT d[8] (854:854:854) (994:994:994))
        (PORT d[9] (758:758:758) (872:872:872))
        (PORT d[10] (961:961:961) (1113:1113:1113))
        (PORT d[11] (1670:1670:1670) (1921:1921:1921))
        (PORT d[12] (1301:1301:1301) (1503:1503:1503))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1181:1181:1181))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (1379:1379:1379) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4519:4519:4519))
        (PORT d[1] (4954:4954:4954) (5710:5710:5710))
        (PORT d[2] (3930:3930:3930) (4469:4469:4469))
        (PORT d[3] (3798:3798:3798) (4330:4330:4330))
        (PORT d[4] (5091:5091:5091) (5774:5774:5774))
        (PORT d[5] (2515:2515:2515) (2935:2935:2935))
        (PORT d[6] (4120:4120:4120) (4715:4715:4715))
        (PORT d[7] (3138:3138:3138) (3684:3684:3684))
        (PORT d[8] (4266:4266:4266) (4853:4853:4853))
        (PORT d[9] (4259:4259:4259) (4883:4883:4883))
        (PORT d[10] (4056:4056:4056) (4679:4679:4679))
        (PORT d[11] (4155:4155:4155) (4731:4731:4731))
        (PORT d[12] (4446:4446:4446) (5088:5088:5088))
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT ena (1303:1303:1303) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT d[0] (1303:1303:1303) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1400:1400:1400))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3802:3802:3802))
        (PORT d[1] (2455:2455:2455) (2838:2838:2838))
        (PORT d[2] (2111:2111:2111) (2455:2455:2455))
        (PORT d[3] (2522:2522:2522) (2900:2900:2900))
        (PORT d[4] (2419:2419:2419) (2804:2804:2804))
        (PORT d[5] (1158:1158:1158) (1326:1326:1326))
        (PORT d[6] (1619:1619:1619) (1894:1894:1894))
        (PORT d[7] (1258:1258:1258) (1453:1453:1453))
        (PORT d[8] (2471:2471:2471) (2840:2840:2840))
        (PORT d[9] (2701:2701:2701) (3104:3104:3104))
        (PORT d[10] (1536:1536:1536) (1752:1752:1752))
        (PORT d[11] (1152:1152:1152) (1317:1317:1317))
        (PORT d[12] (2900:2900:2900) (3318:3318:3318))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1297:1297:1297))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1473:1473:1473) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4991:4991:4991))
        (PORT d[1] (4442:4442:4442) (5144:5144:5144))
        (PORT d[2] (3542:3542:3542) (4017:4017:4017))
        (PORT d[3] (3931:3931:3931) (4484:4484:4484))
        (PORT d[4] (3291:3291:3291) (3707:3707:3707))
        (PORT d[5] (2607:2607:2607) (3055:3055:3055))
        (PORT d[6] (3136:3136:3136) (3583:3583:3583))
        (PORT d[7] (2551:2551:2551) (3013:3013:3013))
        (PORT d[8] (4219:4219:4219) (4856:4856:4856))
        (PORT d[9] (2143:2143:2143) (2500:2500:2500))
        (PORT d[10] (3549:3549:3549) (4101:4101:4101))
        (PORT d[11] (3820:3820:3820) (4345:4345:4345))
        (PORT d[12] (3724:3724:3724) (4276:4276:4276))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (1277:1277:1277) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (1277:1277:1277) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1476:1476:1476))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3574:3574:3574))
        (PORT d[1] (2649:2649:2649) (3061:3061:3061))
        (PORT d[2] (3014:3014:3014) (3515:3515:3515))
        (PORT d[3] (3350:3350:3350) (3877:3877:3877))
        (PORT d[4] (2271:2271:2271) (2636:2636:2636))
        (PORT d[5] (4167:4167:4167) (4818:4818:4818))
        (PORT d[6] (1434:1434:1434) (1685:1685:1685))
        (PORT d[7] (3047:3047:3047) (3491:3491:3491))
        (PORT d[8] (1508:1508:1508) (1719:1719:1719))
        (PORT d[9] (2504:2504:2504) (2878:2878:2878))
        (PORT d[10] (2472:2472:2472) (2787:2787:2787))
        (PORT d[11] (1339:1339:1339) (1539:1539:1539))
        (PORT d[12] (2731:2731:2731) (3129:3129:3129))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1272:1272:1272))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1438:1438:1438) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4775:4775:4775))
        (PORT d[1] (4246:4246:4246) (4919:4919:4919))
        (PORT d[2] (3523:3523:3523) (3991:3991:3991))
        (PORT d[3] (3602:3602:3602) (4107:4107:4107))
        (PORT d[4] (3128:3128:3128) (3512:3512:3512))
        (PORT d[5] (2433:2433:2433) (2853:2853:2853))
        (PORT d[6] (2975:2975:2975) (3394:3394:3394))
        (PORT d[7] (2732:2732:2732) (3223:3223:3223))
        (PORT d[8] (4210:4210:4210) (4860:4860:4860))
        (PORT d[9] (3804:3804:3804) (4409:4409:4409))
        (PORT d[10] (3720:3720:3720) (4292:4292:4292))
        (PORT d[11] (3633:3633:3633) (4132:4132:4132))
        (PORT d[12] (3546:3546:3546) (4074:4074:4074))
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT ena (1471:1471:1471) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT d[0] (1471:1471:1471) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1192:1192:1192))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1603:1603:1603))
        (PORT d[1] (3617:3617:3617) (4196:4196:4196))
        (PORT d[2] (1359:1359:1359) (1574:1574:1574))
        (PORT d[3] (1324:1324:1324) (1525:1525:1525))
        (PORT d[4] (1522:1522:1522) (1749:1749:1749))
        (PORT d[5] (4429:4429:4429) (5100:5100:5100))
        (PORT d[6] (1160:1160:1160) (1340:1340:1340))
        (PORT d[7] (1247:1247:1247) (1426:1426:1426))
        (PORT d[8] (1977:1977:1977) (2258:2258:2258))
        (PORT d[9] (2548:2548:2548) (2898:2898:2898))
        (PORT d[10] (2447:2447:2447) (2773:2773:2773))
        (PORT d[11] (1858:1858:1858) (2164:2164:2164))
        (PORT d[12] (1427:1427:1427) (1637:1637:1637))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1531:1531:1531))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1677:1677:1677) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3898:3898:3898))
        (PORT d[1] (4402:4402:4402) (5083:5083:5083))
        (PORT d[2] (3378:3378:3378) (3833:3833:3833))
        (PORT d[3] (3595:3595:3595) (4093:4093:4093))
        (PORT d[4] (4568:4568:4568) (5188:5188:5188))
        (PORT d[5] (1931:1931:1931) (2263:2263:2263))
        (PORT d[6] (3045:3045:3045) (3494:3494:3494))
        (PORT d[7] (2959:2959:2959) (3479:3479:3479))
        (PORT d[8] (3593:3593:3593) (4098:4098:4098))
        (PORT d[9] (3724:3724:3724) (4277:4277:4277))
        (PORT d[10] (3508:3508:3508) (4053:4053:4053))
        (PORT d[11] (3614:3614:3614) (4112:4112:4112))
        (PORT d[12] (3898:3898:3898) (4463:4463:4463))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (1990:1990:1990) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1990:1990:1990) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1361:1361:1361))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1966:1966:1966))
        (PORT d[1] (3220:3220:3220) (3741:3741:3741))
        (PORT d[2] (2676:2676:2676) (3127:3127:3127))
        (PORT d[3] (2925:2925:2925) (3376:3376:3376))
        (PORT d[4] (1690:1690:1690) (1947:1947:1947))
        (PORT d[5] (3921:3921:3921) (4529:4529:4529))
        (PORT d[6] (1528:1528:1528) (1769:1769:1769))
        (PORT d[7] (1564:1564:1564) (1781:1781:1781))
        (PORT d[8] (1603:1603:1603) (1828:1828:1828))
        (PORT d[9] (2165:2165:2165) (2459:2459:2459))
        (PORT d[10] (2069:2069:2069) (2352:2352:2352))
        (PORT d[11] (1868:1868:1868) (2174:2174:2174))
        (PORT d[12] (1607:1607:1607) (1834:1834:1834))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1805:1805:1805))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (1884:1884:1884) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (3125:3125:3125))
        (PORT d[1] (3887:3887:3887) (4512:4512:4512))
        (PORT d[2] (2850:2850:2850) (3217:3217:3217))
        (PORT d[3] (2884:2884:2884) (3273:3273:3273))
        (PORT d[4] (4042:4042:4042) (4590:4590:4590))
        (PORT d[5] (2276:2276:2276) (2656:2656:2656))
        (PORT d[6] (3927:3927:3927) (4468:4468:4468))
        (PORT d[7] (2601:2601:2601) (3074:3074:3074))
        (PORT d[8] (3065:3065:3065) (3500:3500:3500))
        (PORT d[9] (3194:3194:3194) (3678:3678:3678))
        (PORT d[10] (3960:3960:3960) (4559:4559:4559))
        (PORT d[11] (3037:3037:3037) (3438:3438:3438))
        (PORT d[12] (3495:3495:3495) (3992:3992:3992))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (2012:2012:2012) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (2012:2012:2012) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1400:1400:1400))
        (PORT clk (1349:1349:1349) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (4030:4030:4030))
        (PORT d[1] (686:686:686) (781:781:781))
        (PORT d[2] (2288:2288:2288) (2654:2654:2654))
        (PORT d[3] (2694:2694:2694) (3107:3107:3107))
        (PORT d[4] (2498:2498:2498) (2895:2895:2895))
        (PORT d[5] (963:963:963) (1106:1106:1106))
        (PORT d[6] (882:882:882) (1042:1042:1042))
        (PORT d[7] (1091:1091:1091) (1266:1266:1266))
        (PORT d[8] (1194:1194:1194) (1370:1370:1370))
        (PORT d[9] (2881:2881:2881) (3303:3303:3303))
        (PORT d[10] (2979:2979:2979) (3353:3353:3353))
        (PORT d[11] (1147:1147:1147) (1314:1314:1314))
        (PORT d[12] (878:878:878) (1011:1011:1011))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (866:866:866) (930:930:930))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT d[0] (1150:1150:1150) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (5199:5199:5199))
        (PORT d[1] (4805:4805:4805) (5557:5557:5557))
        (PORT d[2] (3561:3561:3561) (4046:4046:4046))
        (PORT d[3] (4125:4125:4125) (4710:4710:4710))
        (PORT d[4] (2910:2910:2910) (3275:3275:3275))
        (PORT d[5] (2795:2795:2795) (3266:3266:3266))
        (PORT d[6] (3418:3418:3418) (3895:3895:3895))
        (PORT d[7] (2579:2579:2579) (3048:3048:3048))
        (PORT d[8] (4567:4567:4567) (5251:5251:5251))
        (PORT d[9] (4157:4157:4157) (4805:4805:4805))
        (PORT d[10] (3559:3559:3559) (4112:4112:4112))
        (PORT d[11] (4174:4174:4174) (4753:4753:4753))
        (PORT d[12] (4080:4080:4080) (4683:4683:4683))
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT ena (915:915:915) (965:965:965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT d[0] (915:915:915) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1321:1321:1321))
        (PORT clk (1345:1345:1345) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (4030:4030:4030))
        (PORT d[1] (2611:2611:2611) (3015:3015:3015))
        (PORT d[2] (2287:2287:2287) (2653:2653:2653))
        (PORT d[3] (2684:2684:2684) (3092:3092:3092))
        (PORT d[4] (2509:2509:2509) (2912:2912:2912))
        (PORT d[5] (969:969:969) (1112:1112:1112))
        (PORT d[6] (4266:4266:4266) (4916:4916:4916))
        (PORT d[7] (1256:1256:1256) (1456:1456:1456))
        (PORT d[8] (1183:1183:1183) (1356:1356:1356))
        (PORT d[9] (846:846:846) (966:966:966))
        (PORT d[10] (2834:2834:2834) (3197:3197:3197))
        (PORT d[11] (1001:1001:1001) (1146:1146:1146))
        (PORT d[12] (893:893:893) (1031:1031:1031))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1044:1044:1044))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (PORT d[0] (1259:1259:1259) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (5198:5198:5198))
        (PORT d[1] (4621:4621:4621) (5348:5348:5348))
        (PORT d[2] (3548:3548:3548) (4021:4021:4021))
        (PORT d[3] (4109:4109:4109) (4688:4688:4688))
        (PORT d[4] (2770:2770:2770) (3109:3109:3109))
        (PORT d[5] (2794:2794:2794) (3265:3265:3265))
        (PORT d[6] (3421:3421:3421) (3901:3901:3901))
        (PORT d[7] (2578:2578:2578) (3047:3047:3047))
        (PORT d[8] (4560:4560:4560) (5243:5243:5243))
        (PORT d[9] (4169:4169:4169) (4823:4823:4823))
        (PORT d[10] (3564:3564:3564) (4123:4123:4123))
        (PORT d[11] (4009:4009:4009) (4562:4562:4562))
        (PORT d[12] (4054:4054:4054) (4648:4648:4648))
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT ena (1088:1088:1088) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT d[0] (1088:1088:1088) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1462:1462:1462))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3589:3589:3589))
        (PORT d[1] (2631:2631:2631) (3039:3039:3039))
        (PORT d[2] (1952:1952:1952) (2274:2274:2274))
        (PORT d[3] (3369:3369:3369) (3900:3900:3900))
        (PORT d[4] (2297:2297:2297) (2669:2669:2669))
        (PORT d[5] (4185:4185:4185) (4839:4839:4839))
        (PORT d[6] (1419:1419:1419) (1660:1660:1660))
        (PORT d[7] (3052:3052:3052) (3496:3496:3496))
        (PORT d[8] (1508:1508:1508) (1720:1720:1720))
        (PORT d[9] (2517:2517:2517) (2893:2893:2893))
        (PORT d[10] (2627:2627:2627) (2959:2959:2959))
        (PORT d[11] (1333:1333:1333) (1532:1532:1532))
        (PORT d[12] (2739:2739:2739) (3142:3142:3142))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1435:1435:1435))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1608:1608:1608) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4776:4776:4776))
        (PORT d[1] (4247:4247:4247) (4920:4920:4920))
        (PORT d[2] (3526:3526:3526) (4002:4002:4002))
        (PORT d[3] (3760:3760:3760) (4296:4296:4296))
        (PORT d[4] (3270:3270:3270) (3683:3683:3683))
        (PORT d[5] (2426:2426:2426) (2847:2847:2847))
        (PORT d[6] (2785:2785:2785) (3183:3183:3183))
        (PORT d[7] (3244:3244:3244) (3776:3776:3776))
        (PORT d[8] (4199:4199:4199) (4833:4833:4833))
        (PORT d[9] (3811:3811:3811) (4418:4418:4418))
        (PORT d[10] (3517:3517:3517) (4060:4060:4060))
        (PORT d[11] (3897:3897:3897) (4423:4423:4423))
        (PORT d[12] (3721:3721:3721) (4271:4271:4271))
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT ena (1447:1447:1447) (1575:1575:1575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT d[0] (1447:1447:1447) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1569:1569:1569))
        (PORT clk (1345:1345:1345) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3769:3769:3769))
        (PORT d[1] (3631:3631:3631) (4219:4219:4219))
        (PORT d[2] (2820:2820:2820) (3295:3295:3295))
        (PORT d[3] (2981:2981:2981) (3451:3451:3451))
        (PORT d[4] (2922:2922:2922) (3335:3335:3335))
        (PORT d[5] (3811:3811:3811) (4415:4415:4415))
        (PORT d[6] (1403:1403:1403) (1640:1640:1640))
        (PORT d[7] (2381:2381:2381) (2738:2738:2738))
        (PORT d[8] (2318:2318:2318) (2676:2676:2676))
        (PORT d[9] (2841:2841:2841) (3240:3240:3240))
        (PORT d[10] (2136:2136:2136) (2407:2407:2407))
        (PORT d[11] (3982:3982:3982) (4648:4648:4648))
        (PORT d[12] (2386:2386:2386) (2743:2743:2743))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3897:3897:3897))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (PORT d[0] (3514:3514:3514) (4009:4009:4009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (4554:4554:4554))
        (PORT d[1] (4054:4054:4054) (4694:4694:4694))
        (PORT d[2] (4831:4831:4831) (5531:5531:5531))
        (PORT d[3] (4538:4538:4538) (5195:5195:5195))
        (PORT d[4] (3638:3638:3638) (4096:4096:4096))
        (PORT d[5] (2221:2221:2221) (2609:2609:2609))
        (PORT d[6] (3689:3689:3689) (4222:4222:4222))
        (PORT d[7] (3056:3056:3056) (3567:3567:3567))
        (PORT d[8] (4486:4486:4486) (5102:5102:5102))
        (PORT d[9] (3940:3940:3940) (4568:4568:4568))
        (PORT d[10] (3521:3521:3521) (4067:4067:4067))
        (PORT d[11] (3762:3762:3762) (4276:4276:4276))
        (PORT d[12] (3365:3365:3365) (3865:3865:3865))
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT ena (1645:1645:1645) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT d[0] (1645:1645:1645) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1565:1565:1565))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3580:3580:3580))
        (PORT d[1] (3801:3801:3801) (4413:4413:4413))
        (PORT d[2] (2844:2844:2844) (3325:3325:3325))
        (PORT d[3] (2982:2982:2982) (3452:3452:3452))
        (PORT d[4] (2912:2912:2912) (3322:3322:3322))
        (PORT d[5] (3983:3983:3983) (4613:4613:4613))
        (PORT d[6] (1390:1390:1390) (1622:1622:1622))
        (PORT d[7] (2725:2725:2725) (3128:3128:3128))
        (PORT d[8] (2321:2321:2321) (2681:2681:2681))
        (PORT d[9] (2848:2848:2848) (3249:3249:3249))
        (PORT d[10] (2150:2150:2150) (2428:2428:2428))
        (PORT d[11] (3967:3967:3967) (4623:4623:4623))
        (PORT d[12] (2374:2374:2374) (2724:2724:2724))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2629:2629:2629))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (2575:2575:2575) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4556:4556:4556))
        (PORT d[1] (4062:4062:4062) (4709:4709:4709))
        (PORT d[2] (4843:4843:4843) (5548:5548:5548))
        (PORT d[3] (4568:4568:4568) (5234:5234:5234))
        (PORT d[4] (3666:3666:3666) (4133:4133:4133))
        (PORT d[5] (2236:2236:2236) (2626:2626:2626))
        (PORT d[6] (3681:3681:3681) (4214:4214:4214))
        (PORT d[7] (3080:3080:3080) (3598:3598:3598))
        (PORT d[8] (4499:4499:4499) (5122:5122:5122))
        (PORT d[9] (4097:4097:4097) (4742:4742:4742))
        (PORT d[10] (4091:4091:4091) (4731:4731:4731))
        (PORT d[11] (3432:3432:3432) (3902:3902:3902))
        (PORT d[12] (4018:4018:4018) (4596:4596:4596))
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT ena (1662:1662:1662) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT d[0] (1662:1662:1662) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1541:1541:1541))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3730:3730:3730))
        (PORT d[1] (3803:3803:3803) (4413:4413:4413))
        (PORT d[2] (2937:2937:2937) (3415:3415:3415))
        (PORT d[3] (3166:3166:3166) (3666:3666:3666))
        (PORT d[4] (2120:2120:2120) (2458:2458:2458))
        (PORT d[5] (3991:3991:3991) (4618:4618:4618))
        (PORT d[6] (1075:1075:1075) (1272:1272:1272))
        (PORT d[7] (2733:2733:2733) (3137:3137:3137))
        (PORT d[8] (1329:1329:1329) (1520:1520:1520))
        (PORT d[9] (3020:3020:3020) (3448:3448:3448))
        (PORT d[10] (2330:2330:2330) (2635:2635:2635))
        (PORT d[11] (1486:1486:1486) (1703:1703:1703))
        (PORT d[12] (2539:2539:2539) (2913:2913:2913))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2167:2167:2167))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2225:2225:2225) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4563:4563:4563))
        (PORT d[1] (4069:4069:4069) (4716:4716:4716))
        (PORT d[2] (3510:3510:3510) (3985:3985:3985))
        (PORT d[3] (4731:4731:4731) (5415:5415:5415))
        (PORT d[4] (3813:3813:3813) (4293:4293:4293))
        (PORT d[5] (2245:2245:2245) (2638:2638:2638))
        (PORT d[6] (3510:3510:3510) (4022:4022:4022))
        (PORT d[7] (3074:3074:3074) (3587:3587:3587))
        (PORT d[8] (4374:4374:4374) (5037:5037:5037))
        (PORT d[9] (4126:4126:4126) (4778:4778:4778))
        (PORT d[10] (4264:4264:4264) (4928:4928:4928))
        (PORT d[11] (3733:3733:3733) (4241:4241:4241))
        (PORT d[12] (3550:3550:3550) (4078:4078:4078))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (1680:1680:1680) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (1680:1680:1680) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1496:1496:1496))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3515:3515:3515))
        (PORT d[1] (2650:2650:2650) (3062:3062:3062))
        (PORT d[2] (3024:3024:3024) (3530:3530:3530))
        (PORT d[3] (3177:3177:3177) (3680:3680:3680))
        (PORT d[4] (2064:2064:2064) (2393:2393:2393))
        (PORT d[5] (4168:4168:4168) (4822:4822:4822))
        (PORT d[6] (1410:1410:1410) (1655:1655:1655))
        (PORT d[7] (3049:3049:3049) (3497:3497:3497))
        (PORT d[8] (1490:1490:1490) (1697:1697:1697))
        (PORT d[9] (2343:2343:2343) (2691:2691:2691))
        (PORT d[10] (2338:2338:2338) (2645:2645:2645))
        (PORT d[11] (1340:1340:1340) (1540:1540:1540))
        (PORT d[12] (2732:2732:2732) (3135:3135:3135))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1710:1710:1710))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (1808:1808:1808) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4769:4769:4769))
        (PORT d[1] (4239:4239:4239) (4913:4913:4913))
        (PORT d[2] (5017:5017:5017) (5743:5743:5743))
        (PORT d[3] (4716:4716:4716) (5394:5394:5394))
        (PORT d[4] (3830:3830:3830) (4314:4314:4314))
        (PORT d[5] (2432:2432:2432) (2853:2853:2853))
        (PORT d[6] (3480:3480:3480) (3983:3983:3983))
        (PORT d[7] (2765:2765:2765) (3263:3263:3263))
        (PORT d[8] (4211:4211:4211) (4853:4853:4853))
        (PORT d[9] (3777:3777:3777) (4374:4374:4374))
        (PORT d[10] (4269:4269:4269) (4932:4932:4932))
        (PORT d[11] (3622:3622:3622) (4117:4117:4117))
        (PORT d[12] (3544:3544:3544) (4068:4068:4068))
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT ena (1472:1472:1472) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT d[0] (1472:1472:1472) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1481:1481:1481))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3723:3723:3723))
        (PORT d[1] (3809:3809:3809) (4420:4420:4420))
        (PORT d[2] (3029:3029:3029) (3537:3537:3537))
        (PORT d[3] (3176:3176:3176) (3679:3679:3679))
        (PORT d[4] (2117:2117:2117) (2457:2457:2457))
        (PORT d[5] (4002:4002:4002) (4633:4633:4633))
        (PORT d[6] (1242:1242:1242) (1464:1464:1464))
        (PORT d[7] (2879:2879:2879) (3304:3304:3304))
        (PORT d[8] (2273:2273:2273) (2614:2614:2614))
        (PORT d[9] (3025:3025:3025) (3453:3453:3453))
        (PORT d[10] (2477:2477:2477) (2796:2796:2796))
        (PORT d[11] (1488:1488:1488) (1709:1709:1709))
        (PORT d[12] (2544:2544:2544) (2917:2917:2917))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (3019:3019:3019))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2905:2905:2905) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4738:4738:4738))
        (PORT d[1] (4059:4059:4059) (4705:4705:4705))
        (PORT d[2] (3533:3533:3533) (4018:4018:4018))
        (PORT d[3] (4716:4716:4716) (5393:5393:5393))
        (PORT d[4] (3840:3840:3840) (4328:4328:4328))
        (PORT d[5] (2425:2425:2425) (2845:2845:2845))
        (PORT d[6] (3491:3491:3491) (3996:3996:3996))
        (PORT d[7] (3240:3240:3240) (3772:3772:3772))
        (PORT d[8] (2316:2316:2316) (2695:2695:2695))
        (PORT d[9] (3582:3582:3582) (4155:4155:4155))
        (PORT d[10] (3725:3725:3725) (4299:4299:4299))
        (PORT d[11] (3626:3626:3626) (4127:4127:4127))
        (PORT d[12] (3557:3557:3557) (4085:4085:4085))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (1485:1485:1485) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (1485:1485:1485) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1394:1394:1394))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3385:3385:3385))
        (PORT d[1] (3139:3139:3139) (3661:3661:3661))
        (PORT d[2] (2622:2622:2622) (3061:3061:3061))
        (PORT d[3] (3105:3105:3105) (3575:3575:3575))
        (PORT d[4] (2729:2729:2729) (3117:3117:3117))
        (PORT d[5] (3638:3638:3638) (4216:4216:4216))
        (PORT d[6] (1467:1467:1467) (1728:1728:1728))
        (PORT d[7] (2414:2414:2414) (2786:2786:2786))
        (PORT d[8] (2506:2506:2506) (2890:2890:2890))
        (PORT d[9] (2649:2649:2649) (3021:3021:3021))
        (PORT d[10] (4360:4360:4360) (5073:5073:5073))
        (PORT d[11] (3598:3598:3598) (4200:4200:4200))
        (PORT d[12] (2334:2334:2334) (2661:2661:2661))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1936:1936:1936))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2042:2042:2042) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (4140:4140:4140))
        (PORT d[1] (3689:3689:3689) (4280:4280:4280))
        (PORT d[2] (4651:4651:4651) (5330:5330:5330))
        (PORT d[3] (4371:4371:4371) (5014:5014:5014))
        (PORT d[4] (3662:3662:3662) (4119:4119:4119))
        (PORT d[5] (1998:1998:1998) (2354:2354:2354))
        (PORT d[6] (3702:3702:3702) (4245:4245:4245))
        (PORT d[7] (2717:2717:2717) (3186:3186:3186))
        (PORT d[8] (4137:4137:4137) (4706:4706:4706))
        (PORT d[9] (3954:3954:3954) (4579:4579:4579))
        (PORT d[10] (3909:3909:3909) (4526:4526:4526))
        (PORT d[11] (3559:3559:3559) (4043:4043:4043))
        (PORT d[12] (3675:3675:3675) (4212:4212:4212))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT ena (1664:1664:1664) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (1664:1664:1664) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1348:1348:1348))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2760:2760:2760))
        (PORT d[1] (2984:2984:2984) (3485:3485:3485))
        (PORT d[2] (2486:2486:2486) (2911:2911:2911))
        (PORT d[3] (2923:2923:2923) (3374:3374:3374))
        (PORT d[4] (1887:1887:1887) (2180:2180:2180))
        (PORT d[5] (3746:3746:3746) (4328:4328:4328))
        (PORT d[6] (1557:1557:1557) (1810:1810:1810))
        (PORT d[7] (2542:2542:2542) (2927:2927:2927))
        (PORT d[8] (1758:1758:1758) (2007:2007:2007))
        (PORT d[9] (2406:2406:2406) (2723:2723:2723))
        (PORT d[10] (1815:1815:1815) (2073:2073:2073))
        (PORT d[11] (3129:3129:3129) (3671:3671:3671))
        (PORT d[12] (1766:1766:1766) (2011:2011:2011))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1892:1892:1892))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1967:1967:1967) (2185:2185:2185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3490:3490:3490))
        (PORT d[1] (3697:3697:3697) (4291:4291:4291))
        (PORT d[2] (3001:3001:3001) (3392:3392:3392))
        (PORT d[3] (4250:4250:4250) (4877:4877:4877))
        (PORT d[4] (3991:3991:3991) (4530:4530:4530))
        (PORT d[5] (2100:2100:2100) (2456:2456:2456))
        (PORT d[6] (3722:3722:3722) (4226:4226:4226))
        (PORT d[7] (2637:2637:2637) (3119:3119:3119))
        (PORT d[8] (3381:3381:3381) (3851:3851:3851))
        (PORT d[9] (4219:4219:4219) (4898:4898:4898))
        (PORT d[10] (3848:3848:3848) (4460:4460:4460))
        (PORT d[11] (3246:3246:3246) (3686:3686:3686))
        (PORT d[12] (3475:3475:3475) (3964:3964:3964))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT ena (2201:2201:2201) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT d[0] (2201:2201:2201) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1336:1336:1336))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2012:2012:2012))
        (PORT d[1] (3249:3249:3249) (3778:3778:3778))
        (PORT d[2] (2682:2682:2682) (3125:3125:3125))
        (PORT d[3] (2936:2936:2936) (3392:3392:3392))
        (PORT d[4] (1702:1702:1702) (1964:1964:1964))
        (PORT d[5] (4136:4136:4136) (4784:4784:4784))
        (PORT d[6] (1535:1535:1535) (1782:1782:1782))
        (PORT d[7] (1576:1576:1576) (1802:1802:1802))
        (PORT d[8] (1747:1747:1747) (1990:1990:1990))
        (PORT d[9] (2158:2158:2158) (2447:2447:2447))
        (PORT d[10] (2094:2094:2094) (2383:2383:2383))
        (PORT d[11] (3104:3104:3104) (3641:3641:3641))
        (PORT d[12] (1758:1758:1758) (1998:1998:1998))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1889:1889:1889))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (2004:2004:2004) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3452:3452:3452))
        (PORT d[1] (4031:4031:4031) (4663:4663:4663))
        (PORT d[2] (2979:2979:2979) (3368:3368:3368))
        (PORT d[3] (4280:4280:4280) (4906:4906:4906))
        (PORT d[4] (4213:4213:4213) (4785:4785:4785))
        (PORT d[5] (2086:2086:2086) (2434:2434:2434))
        (PORT d[6] (4082:4082:4082) (4638:4638:4638))
        (PORT d[7] (2603:2603:2603) (3068:3068:3068))
        (PORT d[8] (3365:3365:3365) (3828:3828:3828))
        (PORT d[9] (3523:3523:3523) (4054:4054:4054))
        (PORT d[10] (3957:3957:3957) (4546:4546:4546))
        (PORT d[11] (3207:3207:3207) (3635:3635:3635))
        (PORT d[12] (3503:3503:3503) (4001:4001:4001))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (2543:2543:2543) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2543:2543:2543) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1119:1119:1119))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1561:1561:1561))
        (PORT d[1] (3588:3588:3588) (4158:4158:4158))
        (PORT d[2] (1365:1365:1365) (1578:1578:1578))
        (PORT d[3] (1345:1345:1345) (1554:1554:1554))
        (PORT d[4] (1685:1685:1685) (1935:1935:1935))
        (PORT d[5] (2789:2789:2789) (3211:3211:3211))
        (PORT d[6] (1713:1713:1713) (1981:1981:1981))
        (PORT d[7] (1263:1263:1263) (1447:1447:1447))
        (PORT d[8] (1964:1964:1964) (2246:2246:2246))
        (PORT d[9] (1635:1635:1635) (1861:1861:1861))
        (PORT d[10] (1430:1430:1430) (1635:1635:1635))
        (PORT d[11] (1839:1839:1839) (2137:2137:2137))
        (PORT d[12] (1285:1285:1285) (1477:1477:1477))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (3143:3143:3143))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (3034:3034:3034) (3436:3436:3436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3682:3682:3682))
        (PORT d[1] (4255:4255:4255) (4928:4928:4928))
        (PORT d[2] (3207:3207:3207) (3638:3638:3638))
        (PORT d[3] (3575:3575:3575) (4073:4073:4073))
        (PORT d[4] (4545:4545:4545) (5158:5158:5158))
        (PORT d[5] (1944:1944:1944) (2282:2282:2282))
        (PORT d[6] (3418:3418:3418) (3918:3918:3918))
        (PORT d[7] (2618:2618:2618) (3095:3095:3095))
        (PORT d[8] (4132:4132:4132) (4765:4765:4765))
        (PORT d[9] (3574:3574:3574) (4111:4111:4111))
        (PORT d[10] (3501:3501:3501) (4044:4044:4044))
        (PORT d[11] (3407:3407:3407) (3868:3868:3868))
        (PORT d[12] (3887:3887:3887) (4449:4449:4449))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2005:2005:2005) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2005:2005:2005) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1121:1121:1121))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1766:1766:1766))
        (PORT d[1] (3405:3405:3405) (3950:3950:3950))
        (PORT d[2] (1552:1552:1552) (1793:1793:1793))
        (PORT d[3] (1514:1514:1514) (1738:1738:1738))
        (PORT d[4] (1661:1661:1661) (1899:1899:1899))
        (PORT d[5] (4322:4322:4322) (4996:4996:4996))
        (PORT d[6] (1539:1539:1539) (1787:1787:1787))
        (PORT d[7] (1419:1419:1419) (1622:1622:1622))
        (PORT d[8] (1764:1764:1764) (2008:2008:2008))
        (PORT d[9] (2351:2351:2351) (2667:2667:2667))
        (PORT d[10] (2261:2261:2261) (2565:2565:2565))
        (PORT d[11] (3278:3278:3278) (3836:3836:3836))
        (PORT d[12] (1759:1759:1759) (2005:2005:2005))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (3002:3002:3002))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2953:2953:2953) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3477:3477:3477))
        (PORT d[1] (4068:4068:4068) (4717:4717:4717))
        (PORT d[2] (3025:3025:3025) (3427:3427:3427))
        (PORT d[3] (4449:4449:4449) (5092:5092:5092))
        (PORT d[4] (4390:4390:4390) (4984:4984:4984))
        (PORT d[5] (2457:2457:2457) (2858:2858:2858))
        (PORT d[6] (4100:4100:4100) (4663:4663:4663))
        (PORT d[7] (2433:2433:2433) (2876:2876:2876))
        (PORT d[8] (3229:3229:3229) (3679:3679:3679))
        (PORT d[9] (3389:3389:3389) (3902:3902:3902))
        (PORT d[10] (4146:4146:4146) (4769:4769:4769))
        (PORT d[11] (3231:3231:3231) (3663:3663:3663))
        (PORT d[12] (3692:3692:3692) (4220:4220:4220))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2025:2025:2025) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2025:2025:2025) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1102:1102:1102))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1768:1768:1768))
        (PORT d[1] (2293:2293:2293) (2669:2669:2669))
        (PORT d[2] (1178:1178:1178) (1370:1370:1370))
        (PORT d[3] (1146:1146:1146) (1323:1323:1323))
        (PORT d[4] (1169:1169:1169) (1352:1352:1352))
        (PORT d[5] (1164:1164:1164) (1351:1351:1351))
        (PORT d[6] (963:963:963) (1112:1112:1112))
        (PORT d[7] (1237:1237:1237) (1420:1420:1420))
        (PORT d[8] (1392:1392:1392) (1610:1610:1610))
        (PORT d[9] (2907:2907:2907) (3311:3311:3311))
        (PORT d[10] (1277:1277:1277) (1467:1467:1467))
        (PORT d[11] (2046:2046:2046) (2378:2378:2378))
        (PORT d[12] (1627:1627:1627) (1868:1868:1868))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1348:1348:1348))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (1516:1516:1516) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (4100:4100:4100))
        (PORT d[1] (4587:4587:4587) (5293:5293:5293))
        (PORT d[2] (3561:3561:3561) (4047:4047:4047))
        (PORT d[3] (3596:3596:3596) (4093:4093:4093))
        (PORT d[4] (4746:4746:4746) (5389:5389:5389))
        (PORT d[5] (2126:2126:2126) (2487:2487:2487))
        (PORT d[6] (3768:3768:3768) (4319:4319:4319))
        (PORT d[7] (3126:3126:3126) (3663:3663:3663))
        (PORT d[8] (3766:3766:3766) (4290:4290:4290))
        (PORT d[9] (3900:3900:3900) (4478:4478:4478))
        (PORT d[10] (3865:3865:3865) (4465:4465:4465))
        (PORT d[11] (3786:3786:3786) (4305:4305:4305))
        (PORT d[12] (4078:4078:4078) (4669:4669:4669))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (1821:1821:1821) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (1821:1821:1821) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1129:1129:1129))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3826:3826:3826))
        (PORT d[1] (2248:2248:2248) (2600:2600:2600))
        (PORT d[2] (2112:2112:2112) (2456:2456:2456))
        (PORT d[3] (2531:2531:2531) (2914:2914:2914))
        (PORT d[4] (2333:2333:2333) (2714:2714:2714))
        (PORT d[5] (1149:1149:1149) (1313:1313:1313))
        (PORT d[6] (1603:1603:1603) (1868:1868:1868))
        (PORT d[7] (1268:1268:1268) (1465:1465:1465))
        (PORT d[8] (984:984:984) (1129:1129:1129))
        (PORT d[9] (1003:1003:1003) (1138:1138:1138))
        (PORT d[10] (2802:2802:2802) (3157:3157:3157))
        (PORT d[11] (1145:1145:1145) (1310:1310:1310))
        (PORT d[12] (3076:3076:3076) (3517:3517:3517))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1024:1024:1024))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (1238:1238:1238) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4992:4992:4992))
        (PORT d[1] (3019:3019:3019) (3500:3500:3500))
        (PORT d[2] (3530:3530:3530) (4003:4003:4003))
        (PORT d[3] (3943:3943:3943) (4504:4504:4504))
        (PORT d[4] (3459:3459:3459) (3896:3896:3896))
        (PORT d[5] (2605:2605:2605) (3051:3051:3051))
        (PORT d[6] (3162:3162:3162) (3618:3618:3618))
        (PORT d[7] (2414:2414:2414) (2855:2855:2855))
        (PORT d[8] (4379:4379:4379) (5039:5039:5039))
        (PORT d[9] (3972:3972:3972) (4595:4595:4595))
        (PORT d[10] (3695:3695:3695) (4260:4260:4260))
        (PORT d[11] (3989:3989:3989) (4542:4542:4542))
        (PORT d[12] (3898:3898:3898) (4474:4474:4474))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (1097:1097:1097) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (1097:1097:1097) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1356:1356:1356))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2591:2591:2591))
        (PORT d[1] (3144:3144:3144) (3661:3661:3661))
        (PORT d[2] (2475:2475:2475) (2899:2899:2899))
        (PORT d[3] (2921:2921:2921) (3373:3373:3373))
        (PORT d[4] (2047:2047:2047) (2356:2356:2356))
        (PORT d[5] (3740:3740:3740) (4324:4324:4324))
        (PORT d[6] (1553:1553:1553) (1800:1800:1800))
        (PORT d[7] (2652:2652:2652) (3048:3048:3048))
        (PORT d[8] (1912:1912:1912) (2181:2181:2181))
        (PORT d[9] (2385:2385:2385) (2694:2694:2694))
        (PORT d[10] (1978:1978:1978) (2260:2260:2260))
        (PORT d[11] (3275:3275:3275) (3831:3831:3831))
        (PORT d[12] (1925:1925:1925) (2190:2190:2190))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2036:2036:2036))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (2080:2080:2080) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3705:3705:3705))
        (PORT d[1] (3689:3689:3689) (4282:4282:4282))
        (PORT d[2] (3156:3156:3156) (3563:3563:3563))
        (PORT d[3] (4077:4077:4077) (4684:4684:4684))
        (PORT d[4] (4020:4020:4020) (4558:4558:4558))
        (PORT d[5] (2102:2102:2102) (2460:2460:2460))
        (PORT d[6] (3713:3713:3713) (4219:4219:4219))
        (PORT d[7] (2833:2833:2833) (3349:3349:3349))
        (PORT d[8] (3968:3968:3968) (4525:4525:4525))
        (PORT d[9] (4211:4211:4211) (4889:4889:4889))
        (PORT d[10] (3828:3828:3828) (4435:4435:4435))
        (PORT d[11] (3412:3412:3412) (3872:3872:3872))
        (PORT d[12] (3509:3509:3509) (4011:4011:4011))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (2200:2200:2200) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (2200:2200:2200) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (864:864:864))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (972:972:972))
        (PORT d[1] (822:822:822) (948:948:948))
        (PORT d[2] (822:822:822) (956:956:956))
        (PORT d[3] (811:811:811) (942:942:942))
        (PORT d[4] (804:804:804) (936:936:936))
        (PORT d[5] (787:787:787) (917:917:917))
        (PORT d[6] (785:785:785) (911:911:911))
        (PORT d[7] (1447:1447:1447) (1663:1663:1663))
        (PORT d[8] (1022:1022:1022) (1184:1184:1184))
        (PORT d[9] (3097:3097:3097) (3526:3526:3526))
        (PORT d[10] (809:809:809) (940:940:940))
        (PORT d[11] (1606:1606:1606) (1877:1877:1877))
        (PORT d[12] (1140:1140:1140) (1321:1321:1321))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (929:929:929) (993:993:993))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1213:1213:1213) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4308:4308:4308))
        (PORT d[1] (4797:4797:4797) (5543:5543:5543))
        (PORT d[2] (3761:3761:3761) (4277:4277:4277))
        (PORT d[3] (3609:3609:3609) (4117:4117:4117))
        (PORT d[4] (4926:4926:4926) (5592:5592:5592))
        (PORT d[5] (2506:2506:2506) (2925:2925:2925))
        (PORT d[6] (3957:3957:3957) (4530:4530:4530))
        (PORT d[7] (2853:2853:2853) (3364:3364:3364))
        (PORT d[8] (4109:4109:4109) (4677:4677:4677))
        (PORT d[9] (4102:4102:4102) (4705:4705:4705))
        (PORT d[10] (4049:4049:4049) (4676:4676:4676))
        (PORT d[11] (3972:3972:3972) (4517:4517:4517))
        (PORT d[12] (4628:4628:4628) (5301:5301:5301))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT ena (1312:1312:1312) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (1312:1312:1312) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1361:1361:1361))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2228:2228:2228))
        (PORT d[1] (3122:3122:3122) (3632:3632:3632))
        (PORT d[2] (2488:2488:2488) (2915:2915:2915))
        (PORT d[3] (2924:2924:2924) (3375:3375:3375))
        (PORT d[4] (2048:2048:2048) (2361:2361:2361))
        (PORT d[5] (3735:3735:3735) (4314:4314:4314))
        (PORT d[6] (1575:1575:1575) (1833:1833:1833))
        (PORT d[7] (2516:2516:2516) (2897:2897:2897))
        (PORT d[8] (1758:1758:1758) (2008:2008:2008))
        (PORT d[9] (2392:2392:2392) (2702:2702:2702))
        (PORT d[10] (1829:1829:1829) (2094:2094:2094))
        (PORT d[11] (3130:3130:3130) (3672:3672:3672))
        (PORT d[12] (1767:1767:1767) (2012:2012:2012))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3674:3674:3674))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (3483:3483:3483) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3705:3705:3705))
        (PORT d[1] (3685:3685:3685) (4275:4275:4275))
        (PORT d[2] (3158:3158:3158) (3567:3567:3567))
        (PORT d[3] (3361:3361:3361) (3803:3803:3803))
        (PORT d[4] (4010:4010:4010) (4548:4548:4548))
        (PORT d[5] (2100:2100:2100) (2455:2455:2455))
        (PORT d[6] (3716:3716:3716) (4218:4218:4218))
        (PORT d[7] (2638:2638:2638) (3120:3120:3120))
        (PORT d[8] (3400:3400:3400) (3875:3875:3875))
        (PORT d[9] (4218:4218:4218) (4897:4897:4897))
        (PORT d[10] (3847:3847:3847) (4459:4459:4459))
        (PORT d[11] (3428:3428:3428) (3895:3895:3895))
        (PORT d[12] (3684:3684:3684) (4219:4219:4219))
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT ena (2207:2207:2207) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT d[0] (2207:2207:2207) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1415:1415:1415))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3218:3218:3218))
        (PORT d[1] (3139:3139:3139) (3660:3660:3660))
        (PORT d[2] (2467:2467:2467) (2891:2891:2891))
        (PORT d[3] (3112:3112:3112) (3592:3592:3592))
        (PORT d[4] (2705:2705:2705) (3087:3087:3087))
        (PORT d[5] (3766:3766:3766) (4361:4361:4361))
        (PORT d[6] (1435:1435:1435) (1679:1679:1679))
        (PORT d[7] (2420:2420:2420) (2789:2789:2789))
        (PORT d[8] (2668:2668:2668) (3073:3073:3073))
        (PORT d[9] (2482:2482:2482) (2829:2829:2829))
        (PORT d[10] (4364:4364:4364) (5080:5080:5080))
        (PORT d[11] (3610:3610:3610) (4218:4218:4218))
        (PORT d[12] (2504:2504:2504) (2861:2861:2861))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2849:2849:2849))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (2760:2760:2760) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (4139:4139:4139))
        (PORT d[1] (3684:3684:3684) (4266:4266:4266))
        (PORT d[2] (4466:4466:4466) (5116:5116:5116))
        (PORT d[3] (4196:4196:4196) (4805:4805:4805))
        (PORT d[4] (3647:3647:3647) (4107:4107:4107))
        (PORT d[5] (2026:2026:2026) (2382:2382:2382))
        (PORT d[6] (3691:3691:3691) (4234:4234:4234))
        (PORT d[7] (2520:2520:2520) (2961:2961:2961))
        (PORT d[8] (4122:4122:4122) (4685:4685:4685))
        (PORT d[9] (3977:3977:3977) (4608:4608:4608))
        (PORT d[10] (4027:4027:4027) (4656:4656:4656))
        (PORT d[11] (3556:3556:3556) (4041:4041:4041))
        (PORT d[12] (3512:3512:3512) (4024:4024:4024))
        (PORT clk (1315:1315:1315) (1343:1343:1343))
        (PORT ena (1665:1665:1665) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1343:1343:1343))
        (PORT d[0] (1665:1665:1665) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1078:1078:1078))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1746:1746:1746))
        (PORT d[1] (3773:3773:3773) (4371:4371:4371))
        (PORT d[2] (1189:1189:1189) (1382:1382:1382))
        (PORT d[3] (1522:1522:1522) (1753:1753:1753))
        (PORT d[4] (1154:1154:1154) (1321:1321:1321))
        (PORT d[5] (4447:4447:4447) (5122:5122:5122))
        (PORT d[6] (1163:1163:1163) (1345:1345:1345))
        (PORT d[7] (1230:1230:1230) (1408:1408:1408))
        (PORT d[8] (1997:1997:1997) (2285:2285:2285))
        (PORT d[9] (2706:2706:2706) (3074:3074:3074))
        (PORT d[10] (2618:2618:2618) (2967:2967:2967))
        (PORT d[11] (2026:2026:2026) (2351:2351:2351))
        (PORT d[12] (1451:1451:1451) (1665:1665:1665))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2419:2419:2419))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2437:2437:2437) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3890:3890:3890))
        (PORT d[1] (4427:4427:4427) (5122:5122:5122))
        (PORT d[2] (3396:3396:3396) (3855:3855:3855))
        (PORT d[3] (3439:3439:3439) (3922:3922:3922))
        (PORT d[4] (4577:4577:4577) (5200:5200:5200))
        (PORT d[5] (2116:2116:2116) (2476:2476:2476))
        (PORT d[6] (3281:3281:3281) (3741:3741:3741))
        (PORT d[7] (2425:2425:2425) (2870:2870:2870))
        (PORT d[8] (3587:3587:3587) (4087:4087:4087))
        (PORT d[9] (3743:3743:3743) (4299:4299:4299))
        (PORT d[10] (3679:3679:3679) (4251:4251:4251))
        (PORT d[11] (3623:3623:3623) (4122:4122:4122))
        (PORT d[12] (4062:4062:4062) (4653:4653:4653))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (1675:1675:1675) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (1675:1675:1675) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1189:1189:1189))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4498:4498:4498))
        (PORT d[1] (1805:1805:1805) (2085:2085:2085))
        (PORT d[2] (3381:3381:3381) (3918:3918:3918))
        (PORT d[3] (3371:3371:3371) (3899:3899:3899))
        (PORT d[4] (3598:3598:3598) (4131:4131:4131))
        (PORT d[5] (2933:2933:2933) (3376:3376:3376))
        (PORT d[6] (4207:4207:4207) (4814:4814:4814))
        (PORT d[7] (2198:2198:2198) (2501:2501:2501))
        (PORT d[8] (1631:1631:1631) (1910:1910:1910))
        (PORT d[9] (3667:3667:3667) (4186:4186:4186))
        (PORT d[10] (2345:2345:2345) (2650:2650:2650))
        (PORT d[11] (1370:1370:1370) (1575:1575:1575))
        (PORT d[12] (2258:2258:2258) (2580:2580:2580))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1519:1519:1519))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (1641:1641:1641) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2206:2206:2206))
        (PORT d[1] (2763:2763:2763) (3193:3193:3193))
        (PORT d[2] (4501:4501:4501) (5128:5128:5128))
        (PORT d[3] (5018:5018:5018) (5728:5728:5728))
        (PORT d[4] (1876:1876:1876) (2098:2098:2098))
        (PORT d[5] (1435:1435:1435) (1670:1670:1670))
        (PORT d[6] (1888:1888:1888) (2130:2130:2130))
        (PORT d[7] (1895:1895:1895) (2148:2148:2148))
        (PORT d[8] (1927:1927:1927) (2253:2253:2253))
        (PORT d[9] (1917:1917:1917) (2229:2229:2229))
        (PORT d[10] (4455:4455:4455) (5132:5132:5132))
        (PORT d[11] (4906:4906:4906) (5579:5579:5579))
        (PORT d[12] (4956:4956:4956) (5673:5673:5673))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (2175:2175:2175) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (2175:2175:2175) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1036:1036:1036))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (4063:4063:4063))
        (PORT d[1] (1368:1368:1368) (1577:1577:1577))
        (PORT d[2] (1375:1375:1375) (1594:1594:1594))
        (PORT d[3] (1295:1295:1295) (1473:1473:1473))
        (PORT d[4] (1338:1338:1338) (1539:1539:1539))
        (PORT d[5] (1686:1686:1686) (1945:1945:1945))
        (PORT d[6] (2066:2066:2066) (2352:2352:2352))
        (PORT d[7] (2723:2723:2723) (3099:3099:3099))
        (PORT d[8] (1533:1533:1533) (1813:1813:1813))
        (PORT d[9] (2567:2567:2567) (2934:2934:2934))
        (PORT d[10] (2295:2295:2295) (2617:2617:2617))
        (PORT d[11] (1280:1280:1280) (1478:1478:1478))
        (PORT d[12] (1335:1335:1335) (1542:1542:1542))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1994:1994:1994))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (2051:2051:2051) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2774:2774:2774))
        (PORT d[1] (3262:3262:3262) (3793:3793:3793))
        (PORT d[2] (1873:1873:1873) (2125:2125:2125))
        (PORT d[3] (1724:1724:1724) (1965:1965:1965))
        (PORT d[4] (3378:3378:3378) (3926:3926:3926))
        (PORT d[5] (1517:1517:1517) (1781:1781:1781))
        (PORT d[6] (1468:1468:1468) (1673:1673:1673))
        (PORT d[7] (1783:1783:1783) (2103:2103:2103))
        (PORT d[8] (2021:2021:2021) (2367:2367:2367))
        (PORT d[9] (1712:1712:1712) (2016:2016:2016))
        (PORT d[10] (4788:4788:4788) (5513:5513:5513))
        (PORT d[11] (1448:1448:1448) (1641:1641:1641))
        (PORT d[12] (2011:2011:2011) (2338:2338:2338))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT ena (2548:2548:2548) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (2548:2548:2548) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1107:1107:1107))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4317:4317:4317))
        (PORT d[1] (1666:1666:1666) (1926:1926:1926))
        (PORT d[2] (3402:3402:3402) (3950:3950:3950))
        (PORT d[3] (2954:2954:2954) (3409:3409:3409))
        (PORT d[4] (3609:3609:3609) (4153:4153:4153))
        (PORT d[5] (3108:3108:3108) (3579:3579:3579))
        (PORT d[6] (4216:4216:4216) (4826:4826:4826))
        (PORT d[7] (1331:1331:1331) (1521:1521:1521))
        (PORT d[8] (1631:1631:1631) (1912:1912:1912))
        (PORT d[9] (3658:3658:3658) (4174:4174:4174))
        (PORT d[10] (2517:2517:2517) (2847:2847:2847))
        (PORT d[11] (1176:1176:1176) (1346:1346:1346))
        (PORT d[12] (2272:2272:2272) (2600:2600:2600))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1290:1290:1290))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1473:1473:1473) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2398:2398:2398))
        (PORT d[1] (2752:2752:2752) (3180:3180:3180))
        (PORT d[2] (4490:4490:4490) (5114:5114:5114))
        (PORT d[3] (4862:4862:4862) (5558:5558:5558))
        (PORT d[4] (2948:2948:2948) (3323:3323:3323))
        (PORT d[5] (1429:1429:1429) (1663:1663:1663))
        (PORT d[6] (1890:1890:1890) (2132:2132:2132))
        (PORT d[7] (2520:2520:2520) (2971:2971:2971))
        (PORT d[8] (5579:5579:5579) (6398:6398:6398))
        (PORT d[9] (5061:5061:5061) (5836:5836:5836))
        (PORT d[10] (4441:4441:4441) (5112:5112:5112))
        (PORT d[11] (2679:2679:2679) (3106:3106:3106))
        (PORT d[12] (4956:4956:4956) (5672:5672:5672))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2181:2181:2181) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2181:2181:2181) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (1025:1025:1025))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (4084:4084:4084))
        (PORT d[1] (1350:1350:1350) (1555:1555:1555))
        (PORT d[2] (1380:1380:1380) (1601:1601:1601))
        (PORT d[3] (2210:2210:2210) (2524:2524:2524))
        (PORT d[4] (1332:1332:1332) (1536:1536:1536))
        (PORT d[5] (1497:1497:1497) (1729:1729:1729))
        (PORT d[6] (2043:2043:2043) (2319:2319:2319))
        (PORT d[7] (2895:2895:2895) (3292:3292:3292))
        (PORT d[8] (1542:1542:1542) (1822:1822:1822))
        (PORT d[9] (2575:2575:2575) (2942:2942:2942))
        (PORT d[10] (2331:2331:2331) (2665:2665:2665))
        (PORT d[11] (1634:1634:1634) (1882:1882:1882))
        (PORT d[12] (1347:1347:1347) (1561:1561:1561))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1207:1207:1207))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (PORT d[0] (1355:1355:1355) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2777:2777:2777))
        (PORT d[1] (3255:3255:3255) (3786:3786:3786))
        (PORT d[2] (1698:1698:1698) (1929:1929:1929))
        (PORT d[3] (4319:4319:4319) (4920:4920:4920))
        (PORT d[4] (3372:3372:3372) (3919:3919:3919))
        (PORT d[5] (1496:1496:1496) (1751:1751:1751))
        (PORT d[6] (1802:1802:1802) (2060:2060:2060))
        (PORT d[7] (1796:1796:1796) (2119:2119:2119))
        (PORT d[8] (4831:4831:4831) (5503:5503:5503))
        (PORT d[9] (1859:1859:1859) (2180:2180:2180))
        (PORT d[10] (4787:4787:4787) (5518:5518:5518))
        (PORT d[11] (4720:4720:4720) (5371:5371:5371))
        (PORT d[12] (2168:2168:2168) (2512:2512:2512))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT ena (1982:1982:1982) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (1982:1982:1982) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (1001:1001:1001))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (5025:5025:5025))
        (PORT d[1] (1530:1530:1530) (1759:1759:1759))
        (PORT d[2] (1564:1564:1564) (1801:1801:1801))
        (PORT d[3] (2000:2000:2000) (2288:2288:2288))
        (PORT d[4] (1511:1511:1511) (1742:1742:1742))
        (PORT d[5] (2008:2008:2008) (2299:2299:2299))
        (PORT d[6] (1850:1850:1850) (2101:2101:2101))
        (PORT d[7] (2581:2581:2581) (2944:2944:2944))
        (PORT d[8] (1336:1336:1336) (1580:1580:1580))
        (PORT d[9] (2378:2378:2378) (2711:2711:2711))
        (PORT d[10] (1435:1435:1435) (1638:1638:1638))
        (PORT d[11] (1486:1486:1486) (1713:1713:1713))
        (PORT d[12] (2674:2674:2674) (3051:3051:3051))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1673:1673:1673))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (1820:1820:1820) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2982:2982:2982))
        (PORT d[1] (1819:1819:1819) (2080:2080:2080))
        (PORT d[2] (1884:1884:1884) (2142:2142:2142))
        (PORT d[3] (1578:1578:1578) (1784:1784:1784))
        (PORT d[4] (3549:3549:3549) (4119:4119:4119))
        (PORT d[5] (1689:1689:1689) (1972:1972:1972))
        (PORT d[6] (1273:1273:1273) (1439:1439:1439))
        (PORT d[7] (1806:1806:1806) (2133:2133:2133))
        (PORT d[8] (1946:1946:1946) (2286:2286:2286))
        (PORT d[9] (1886:1886:1886) (2214:2214:2214))
        (PORT d[10] (4969:4969:4969) (5722:5722:5722))
        (PORT d[11] (1642:1642:1642) (1868:1868:1868))
        (PORT d[12] (2012:2012:2012) (2339:2339:2339))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (1810:1810:1810) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (1810:1810:1810) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1450:1450:1450))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (4365:4365:4365))
        (PORT d[1] (1678:1678:1678) (1949:1949:1949))
        (PORT d[2] (3195:3195:3195) (3705:3705:3705))
        (PORT d[3] (3174:3174:3174) (3669:3669:3669))
        (PORT d[4] (3415:3415:3415) (3924:3924:3924))
        (PORT d[5] (2748:2748:2748) (3165:3165:3165))
        (PORT d[6] (4018:4018:4018) (4598:4598:4598))
        (PORT d[7] (2033:2033:2033) (2314:2314:2314))
        (PORT d[8] (1454:1454:1454) (1709:1709:1709))
        (PORT d[9] (3485:3485:3485) (3978:3978:3978))
        (PORT d[10] (2180:2180:2180) (2467:2467:2467))
        (PORT d[11] (2235:2235:2235) (2543:2543:2543))
        (PORT d[12] (2071:2071:2071) (2364:2364:2364))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1280:1280:1280))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d[0] (1442:1442:1442) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1996:1996:1996))
        (PORT d[1] (2598:2598:2598) (3010:3010:3010))
        (PORT d[2] (1425:1425:1425) (1664:1664:1664))
        (PORT d[3] (5187:5187:5187) (5915:5915:5915))
        (PORT d[4] (2034:2034:2034) (2286:2286:2286))
        (PORT d[5] (1583:1583:1583) (1836:1836:1836))
        (PORT d[6] (1788:1788:1788) (2000:2000:2000))
        (PORT d[7] (1851:1851:1851) (2101:2101:2101))
        (PORT d[8] (1922:1922:1922) (2237:2237:2237))
        (PORT d[9] (1751:1751:1751) (2043:2043:2043))
        (PORT d[10] (4642:4642:4642) (5343:5343:5343))
        (PORT d[11] (5081:5081:5081) (5776:5776:5776))
        (PORT d[12] (5132:5132:5132) (5870:5870:5870))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT ena (3587:3587:3587) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (3587:3587:3587) (4039:4039:4039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1303:1303:1303))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6056:6056:6056) (7064:7064:7064))
        (PORT d[1] (1851:1851:1851) (2143:2143:2143))
        (PORT d[2] (3034:3034:3034) (3519:3519:3519))
        (PORT d[3] (2966:2966:2966) (3429:3429:3429))
        (PORT d[4] (3248:3248:3248) (3748:3748:3748))
        (PORT d[5] (2764:2764:2764) (3187:3187:3187))
        (PORT d[6] (3859:3859:3859) (4417:4417:4417))
        (PORT d[7] (2026:2026:2026) (2307:2307:2307))
        (PORT d[8] (1419:1419:1419) (1666:1666:1666))
        (PORT d[9] (3298:3298:3298) (3761:3761:3761))
        (PORT d[10] (2332:2332:2332) (2637:2637:2637))
        (PORT d[11] (1392:1392:1392) (1599:1599:1599))
        (PORT d[12] (2039:2039:2039) (2325:2325:2325))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2804:2804:2804))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (2751:2751:2751) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2168:2168:2168))
        (PORT d[1] (2533:2533:2533) (2924:2924:2924))
        (PORT d[2] (1297:1297:1297) (1528:1528:1528))
        (PORT d[3] (5233:5233:5233) (5982:5982:5982))
        (PORT d[4] (1514:1514:1514) (1687:1687:1687))
        (PORT d[5] (1776:1776:1776) (2062:2062:2062))
        (PORT d[6] (1641:1641:1641) (1842:1842:1842))
        (PORT d[7] (1514:1514:1514) (1708:1708:1708))
        (PORT d[8] (1933:1933:1933) (2258:2258:2258))
        (PORT d[9] (1757:1757:1757) (2049:2049:2049))
        (PORT d[10] (4813:4813:4813) (5537:5537:5537))
        (PORT d[11] (5259:5259:5259) (5978:5978:5978))
        (PORT d[12] (1802:1802:1802) (2093:2093:2093))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (3425:3425:3425) (3860:3860:3860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (3425:3425:3425) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1531:1531:1531))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4708:4708:4708))
        (PORT d[1] (2152:2152:2152) (2486:2486:2486))
        (PORT d[2] (3642:3642:3642) (4223:4223:4223))
        (PORT d[3] (3607:3607:3607) (4175:4175:4175))
        (PORT d[4] (3342:3342:3342) (3852:3852:3852))
        (PORT d[5] (2924:2924:2924) (3362:3362:3362))
        (PORT d[6] (1473:1473:1473) (1727:1727:1727))
        (PORT d[7] (2915:2915:2915) (3318:3318:3318))
        (PORT d[8] (1652:1652:1652) (1936:1936:1936))
        (PORT d[9] (3321:3321:3321) (3799:3799:3799))
        (PORT d[10] (3621:3621:3621) (4199:4199:4199))
        (PORT d[11] (3037:3037:3037) (3472:3472:3472))
        (PORT d[12] (3561:3561:3561) (4085:4085:4085))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1978:1978:1978))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2031:2031:2031) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5595:5595:5595) (6397:6397:6397))
        (PORT d[1] (2360:2360:2360) (2724:2724:2724))
        (PORT d[2] (5558:5558:5558) (6330:6330:6330))
        (PORT d[3] (5978:5978:5978) (6817:6817:6817))
        (PORT d[4] (2669:2669:2669) (3001:3001:3001))
        (PORT d[5] (1265:1265:1265) (1480:1480:1480))
        (PORT d[6] (2195:2195:2195) (2485:2485:2485))
        (PORT d[7] (1950:1950:1950) (2218:2218:2218))
        (PORT d[8] (2304:2304:2304) (2680:2680:2680))
        (PORT d[9] (2157:2157:2157) (2516:2516:2516))
        (PORT d[10] (6261:6261:6261) (7202:7202:7202))
        (PORT d[11] (3052:3052:3052) (3524:3524:3524))
        (PORT d[12] (2286:2286:2286) (2640:2640:2640))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (2959:2959:2959) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (2959:2959:2959) (3336:3336:3336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1618:1618:1618))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (4544:4544:4544))
        (PORT d[1] (2202:2202:2202) (2544:2544:2544))
        (PORT d[2] (3661:3661:3661) (4248:4248:4248))
        (PORT d[3] (3597:3597:3597) (4160:4160:4160))
        (PORT d[4] (3343:3343:3343) (3853:3853:3853))
        (PORT d[5] (2933:2933:2933) (3372:3372:3372))
        (PORT d[6] (3726:3726:3726) (4258:4258:4258))
        (PORT d[7] (2910:2910:2910) (3307:3307:3307))
        (PORT d[8] (1474:1474:1474) (1734:1734:1734))
        (PORT d[9] (3322:3322:3322) (3800:3800:3800))
        (PORT d[10] (3814:3814:3814) (4425:4425:4425))
        (PORT d[11] (3052:3052:3052) (3496:3496:3496))
        (PORT d[12] (3549:3549:3549) (4066:4066:4066))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2139:2139:2139))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2225:2225:2225) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (6353:6353:6353))
        (PORT d[1] (2054:2054:2054) (2379:2379:2379))
        (PORT d[2] (1761:1761:1761) (2077:2077:2077))
        (PORT d[3] (5819:5819:5819) (6637:6637:6637))
        (PORT d[4] (2669:2669:2669) (3001:3001:3001))
        (PORT d[5] (1666:1666:1666) (1953:1953:1953))
        (PORT d[6] (2207:2207:2207) (2498:2498:2498))
        (PORT d[7] (1943:1943:1943) (2211:2211:2211))
        (PORT d[8] (2290:2290:2290) (2660:2660:2660))
        (PORT d[9] (1999:1999:1999) (2337:2337:2337))
        (PORT d[10] (6253:6253:6253) (7194:7194:7194))
        (PORT d[11] (2902:2902:2902) (3358:3358:3358))
        (PORT d[12] (2346:2346:2346) (2722:2722:2722))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (3137:3137:3137) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (3137:3137:3137) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1064:1064:1064))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (5039:5039:5039))
        (PORT d[1] (1533:1533:1533) (1758:1758:1758))
        (PORT d[2] (1541:1541:1541) (1785:1785:1785))
        (PORT d[3] (2029:2029:2029) (2326:2326:2326))
        (PORT d[4] (1490:1490:1490) (1712:1712:1712))
        (PORT d[5] (2008:2008:2008) (2300:2300:2300))
        (PORT d[6] (2019:2019:2019) (2291:2291:2291))
        (PORT d[7] (2564:2564:2564) (2924:2924:2924))
        (PORT d[8] (1358:1358:1358) (1610:1610:1610))
        (PORT d[9] (2378:2378:2378) (2712:2712:2712))
        (PORT d[10] (2134:2134:2134) (2442:2442:2442))
        (PORT d[11] (2673:2673:2673) (3111:3111:3111))
        (PORT d[12] (2666:2666:2666) (3040:3040:3040))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2972:2972:2972))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2902:2902:2902) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2981:2981:2981))
        (PORT d[1] (1970:1970:1970) (2249:2249:2249))
        (PORT d[2] (1882:1882:1882) (2142:2142:2142))
        (PORT d[3] (1564:1564:1564) (1780:1780:1780))
        (PORT d[4] (3379:3379:3379) (3929:3929:3929))
        (PORT d[5] (1664:1664:1664) (1941:1941:1941))
        (PORT d[6] (1646:1646:1646) (1875:1875:1875))
        (PORT d[7] (1793:1793:1793) (2118:2118:2118))
        (PORT d[8] (1991:1991:1991) (2331:2331:2331))
        (PORT d[9] (1859:1859:1859) (2180:2180:2180))
        (PORT d[10] (4796:4796:4796) (5523:5523:5523))
        (PORT d[11] (1600:1600:1600) (1807:1807:1807))
        (PORT d[12] (1994:1994:1994) (2318:2318:2318))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2541:2541:2541) (2845:2845:2845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2541:2541:2541) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1407:1407:1407))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6073:6073:6073) (7083:7083:7083))
        (PORT d[1] (1847:1847:1847) (2138:2138:2138))
        (PORT d[2] (3203:3203:3203) (3714:3714:3714))
        (PORT d[3] (3174:3174:3174) (3668:3668:3668))
        (PORT d[4] (3426:3426:3426) (3945:3945:3945))
        (PORT d[5] (2942:2942:2942) (3390:3390:3390))
        (PORT d[6] (4038:4038:4038) (4622:4622:4622))
        (PORT d[7] (2029:2029:2029) (2311:2311:2311))
        (PORT d[8] (1445:1445:1445) (1696:1696:1696))
        (PORT d[9] (3486:3486:3486) (3979:3979:3979))
        (PORT d[10] (2342:2342:2342) (2656:2656:2656))
        (PORT d[11] (1347:1347:1347) (1539:1539:1539))
        (PORT d[12] (2084:2084:2084) (2385:2385:2385))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1400:1400:1400))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (1570:1570:1570) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2198:2198:2198))
        (PORT d[1] (2933:2933:2933) (3381:3381:3381))
        (PORT d[2] (1470:1470:1470) (1726:1726:1726))
        (PORT d[3] (5054:5054:5054) (5778:5778:5778))
        (PORT d[4] (2045:2045:2045) (2300:2300:2300))
        (PORT d[5] (1968:1968:1968) (2286:2286:2286))
        (PORT d[6] (1707:1707:1707) (1920:1920:1920))
        (PORT d[7] (1716:1716:1716) (1945:1945:1945))
        (PORT d[8] (5751:5751:5751) (6587:6587:6587))
        (PORT d[9] (1774:1774:1774) (2070:2070:2070))
        (PORT d[10] (4628:4628:4628) (5322:5322:5322))
        (PORT d[11] (2471:2471:2471) (2858:2858:2858))
        (PORT d[12] (5132:5132:5132) (5870:5870:5870))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT ena (3579:3579:3579) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (3579:3579:3579) (4026:4026:4026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1164:1164:1164))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (5031:5031:5031))
        (PORT d[1] (1547:1547:1547) (1778:1778:1778))
        (PORT d[2] (1551:1551:1551) (1796:1796:1796))
        (PORT d[3] (1457:1457:1457) (1656:1656:1656))
        (PORT d[4] (1517:1517:1517) (1745:1745:1745))
        (PORT d[5] (1990:1990:1990) (2278:2278:2278))
        (PORT d[6] (3807:3807:3807) (4335:4335:4335))
        (PORT d[7] (2583:2583:2583) (2949:2949:2949))
        (PORT d[8] (1312:1312:1312) (1550:1550:1550))
        (PORT d[9] (2383:2383:2383) (2722:2722:2722))
        (PORT d[10] (1938:1938:1938) (2213:2213:2213))
        (PORT d[11] (1631:1631:1631) (1879:1879:1879))
        (PORT d[12] (2511:2511:2511) (2871:2871:2871))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1903:1903:1903))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1980:1980:1980) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2969:2969:2969))
        (PORT d[1] (1819:1819:1819) (2079:2079:2079))
        (PORT d[2] (2062:2062:2062) (2341:2341:2341))
        (PORT d[3] (1726:1726:1726) (1965:1965:1965))
        (PORT d[4] (3555:3555:3555) (4126:4126:4126))
        (PORT d[5] (1710:1710:1710) (2001:2001:2001))
        (PORT d[6] (1828:1828:1828) (2083:2083:2083))
        (PORT d[7] (1800:1800:1800) (2122:2122:2122))
        (PORT d[8] (1974:1974:1974) (2304:2304:2304))
        (PORT d[9] (1891:1891:1891) (2221:2221:2221))
        (PORT d[10] (4968:4968:4968) (5717:5717:5717))
        (PORT d[11] (1655:1655:1655) (1888:1888:1888))
        (PORT d[12] (2058:2058:2058) (2393:2393:2393))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (2370:2370:2370) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (2370:2370:2370) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1478:1478:1478))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (7063:7063:7063))
        (PORT d[1] (1668:1668:1668) (1925:1925:1925))
        (PORT d[2] (2855:2855:2855) (3306:3306:3306))
        (PORT d[3] (3155:3155:3155) (3645:3645:3645))
        (PORT d[4] (3398:3398:3398) (3911:3911:3911))
        (PORT d[5] (2765:2765:2765) (3188:3188:3188))
        (PORT d[6] (3852:3852:3852) (4411:4411:4411))
        (PORT d[7] (2032:2032:2032) (2313:2313:2313))
        (PORT d[8] (1459:1459:1459) (1719:1719:1719))
        (PORT d[9] (3477:3477:3477) (3968:3968:3968))
        (PORT d[10] (2190:2190:2190) (2481:2481:2481))
        (PORT d[11] (2080:2080:2080) (2375:2375:2375))
        (PORT d[12] (2050:2050:2050) (2337:2337:2337))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1518:1518:1518))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1655:1655:1655) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1988:1988:1988))
        (PORT d[1] (2545:2545:2545) (2938:2938:2938))
        (PORT d[2] (1426:1426:1426) (1666:1666:1666))
        (PORT d[3] (2196:2196:2196) (2564:2564:2564))
        (PORT d[4] (1643:1643:1643) (1840:1840:1840))
        (PORT d[5] (1584:1584:1584) (1837:1837:1837))
        (PORT d[6] (1531:1531:1531) (1719:1719:1719))
        (PORT d[7] (2692:2692:2692) (3161:3161:3161))
        (PORT d[8] (1927:1927:1927) (2251:2251:2251))
        (PORT d[9] (1732:1732:1732) (2026:2026:2026))
        (PORT d[10] (4788:4788:4788) (5505:5505:5505))
        (PORT d[11] (5251:5251:5251) (5970:5970:5970))
        (PORT d[12] (1799:1799:1799) (2085:2085:2085))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT ena (3581:3581:3581) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (3581:3581:3581) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1467:1467:1467))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (6888:6888:6888))
        (PORT d[1] (1838:1838:1838) (2126:2126:2126))
        (PORT d[2] (3038:3038:3038) (3514:3514:3514))
        (PORT d[3] (2991:2991:2991) (3459:3459:3459))
        (PORT d[4] (3246:3246:3246) (3740:3740:3740))
        (PORT d[5] (2757:2757:2757) (3179:3179:3179))
        (PORT d[6] (3861:3861:3861) (4421:4421:4421))
        (PORT d[7] (1860:1860:1860) (2119:2119:2119))
        (PORT d[8] (1295:1295:1295) (1525:1525:1525))
        (PORT d[9] (3297:3297:3297) (3761:3761:3761))
        (PORT d[10] (2150:2150:2150) (2427:2427:2427))
        (PORT d[11] (1517:1517:1517) (1731:1731:1731))
        (PORT d[12] (1894:1894:1894) (2164:2164:2164))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1451:1451:1451))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (1578:1578:1578) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (2007:2007:2007))
        (PORT d[1] (2402:2402:2402) (2777:2777:2777))
        (PORT d[2] (1429:1429:1429) (1669:1669:1669))
        (PORT d[3] (5223:5223:5223) (5967:5967:5967))
        (PORT d[4] (1684:1684:1684) (1897:1897:1897))
        (PORT d[5] (1785:1785:1785) (2073:2073:2073))
        (PORT d[6] (1524:1524:1524) (1711:1711:1711))
        (PORT d[7] (1519:1519:1519) (1718:1718:1718))
        (PORT d[8] (1921:1921:1921) (2241:2241:2241))
        (PORT d[9] (1771:1771:1771) (2065:2065:2065))
        (PORT d[10] (4806:4806:4806) (5525:5525:5525))
        (PORT d[11] (5270:5270:5270) (5993:5993:5993))
        (PORT d[12] (1975:1975:1975) (2284:2284:2284))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (3421:3421:3421) (3850:3850:3850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (3421:3421:3421) (3850:3850:3850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1587:1587:1587))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5879:5879:5879) (6866:6866:6866))
        (PORT d[1] (3181:3181:3181) (3646:3646:3646))
        (PORT d[2] (3040:3040:3040) (3517:3517:3517))
        (PORT d[3] (2995:2995:2995) (3465:3465:3465))
        (PORT d[4] (3218:3218:3218) (3706:3706:3706))
        (PORT d[5] (2576:2576:2576) (2968:2968:2968))
        (PORT d[6] (3674:3674:3674) (4207:4207:4207))
        (PORT d[7] (1851:1851:1851) (2109:2109:2109))
        (PORT d[8] (1437:1437:1437) (1686:1686:1686))
        (PORT d[9] (3274:3274:3274) (3731:3731:3731))
        (PORT d[10] (3725:3725:3725) (4304:4304:4304))
        (PORT d[11] (1558:1558:1558) (1786:1786:1786))
        (PORT d[12] (1873:1873:1873) (2139:2139:2139))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1642:1642:1642))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1767:1767:1767) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2205:2205:2205))
        (PORT d[1] (2560:2560:2560) (2956:2956:2956))
        (PORT d[2] (1558:1558:1558) (1832:1832:1832))
        (PORT d[3] (2038:2038:2038) (2388:2388:2388))
        (PORT d[4] (1696:1696:1696) (1909:1909:1909))
        (PORT d[5] (1952:1952:1952) (2269:2269:2269))
        (PORT d[6] (1359:1359:1359) (1523:1523:1523))
        (PORT d[7] (1341:1341:1341) (1514:1514:1514))
        (PORT d[8] (2008:2008:2008) (2330:2330:2330))
        (PORT d[9] (1779:1779:1779) (2075:2075:2075))
        (PORT d[10] (4965:4965:4965) (5701:5701:5701))
        (PORT d[11] (2652:2652:2652) (3063:3063:3063))
        (PORT d[12] (1981:1981:1981) (2294:2294:2294))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT ena (3402:3402:3402) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (3402:3402:3402) (3827:3827:3827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1687:1687:1687))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4731:4731:4731))
        (PORT d[1] (2216:2216:2216) (2566:2566:2566))
        (PORT d[2] (3661:3661:3661) (4247:4247:4247))
        (PORT d[3] (3764:3764:3764) (4353:4353:4353))
        (PORT d[4] (3348:3348:3348) (3855:3855:3855))
        (PORT d[5] (2934:2934:2934) (3373:3373:3373))
        (PORT d[6] (3889:3889:3889) (4442:4442:4442))
        (PORT d[7] (2924:2924:2924) (3328:3328:3328))
        (PORT d[8] (1650:1650:1650) (1933:1933:1933))
        (PORT d[9] (3471:3471:3471) (3968:3968:3968))
        (PORT d[10] (3808:3808:3808) (4413:4413:4413))
        (PORT d[11] (3043:3043:3043) (3479:3479:3479))
        (PORT d[12] (3539:3539:3539) (4059:4059:4059))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2320:2320:2320))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2358:2358:2358) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (6354:6354:6354))
        (PORT d[1] (2190:2190:2190) (2527:2527:2527))
        (PORT d[2] (5394:5394:5394) (6149:6149:6149))
        (PORT d[3] (5979:5979:5979) (6818:6818:6818))
        (PORT d[4] (2662:2662:2662) (2993:2993:2993))
        (PORT d[5] (1292:1292:1292) (1515:1515:1515))
        (PORT d[6] (2213:2213:2213) (2504:2504:2504))
        (PORT d[7] (1940:1940:1940) (2211:2211:2211))
        (PORT d[8] (2421:2421:2421) (2791:2791:2791))
        (PORT d[9] (1985:1985:1985) (2317:2317:2317))
        (PORT d[10] (6240:6240:6240) (7179:7179:7179))
        (PORT d[11] (2910:2910:2910) (3369:3369:3369))
        (PORT d[12] (2038:2038:2038) (2369:2369:2369))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (3156:3156:3156) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (3156:3156:3156) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (976:976:976))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (4079:4079:4079))
        (PORT d[1] (1376:1376:1376) (1588:1588:1588))
        (PORT d[2] (1381:1381:1381) (1603:1603:1603))
        (PORT d[3] (2019:2019:2019) (2311:2311:2311))
        (PORT d[4] (1352:1352:1352) (1563:1563:1563))
        (PORT d[5] (1335:1335:1335) (1538:1538:1538))
        (PORT d[6] (2047:2047:2047) (2329:2329:2329))
        (PORT d[7] (2722:2722:2722) (3098:3098:3098))
        (PORT d[8] (1346:1346:1346) (1591:1591:1591))
        (PORT d[9] (2541:2541:2541) (2898:2898:2898))
        (PORT d[10] (2131:2131:2131) (2437:2437:2437))
        (PORT d[11] (2674:2674:2674) (3111:3111:3111))
        (PORT d[12] (1493:1493:1493) (1726:1726:1726))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1238:1238:1238))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1405:1405:1405) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2990:2990:2990))
        (PORT d[1] (3273:3273:3273) (3807:3807:3807))
        (PORT d[2] (1717:1717:1717) (1953:1953:1953))
        (PORT d[3] (1263:1263:1263) (1437:1437:1437))
        (PORT d[4] (3390:3390:3390) (3943:3943:3943))
        (PORT d[5] (1505:1505:1505) (1762:1762:1762))
        (PORT d[6] (1266:1266:1266) (1428:1428:1428))
        (PORT d[7] (1753:1753:1753) (2071:2071:2071))
        (PORT d[8] (2014:2014:2014) (2360:2360:2360))
        (PORT d[9] (1713:1713:1713) (2017:2017:2017))
        (PORT d[10] (4795:4795:4795) (5522:5522:5522))
        (PORT d[11] (1623:1623:1623) (1848:1848:1848))
        (PORT d[12] (5180:5180:5180) (5927:5927:5927))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (2563:2563:2563) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (2563:2563:2563) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1401:1401:1401))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5893:5893:5893) (6886:6886:6886))
        (PORT d[1] (1855:1855:1855) (2149:2149:2149))
        (PORT d[2] (3047:3047:3047) (3524:3524:3524))
        (PORT d[3] (3935:3935:3935) (4545:4545:4545))
        (PORT d[4] (3235:3235:3235) (3718:3718:3718))
        (PORT d[5] (2577:2577:2577) (2969:2969:2969))
        (PORT d[6] (3842:3842:3842) (4395:4395:4395))
        (PORT d[7] (1860:1860:1860) (2118:2118:2118))
        (PORT d[8] (1436:1436:1436) (1690:1690:1690))
        (PORT d[9] (3277:3277:3277) (3733:3733:3733))
        (PORT d[10] (1880:1880:1880) (2131:2131:2131))
        (PORT d[11] (1908:1908:1908) (2183:2183:2183))
        (PORT d[12] (1869:1869:1869) (2129:2129:2129))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2382:2382:2382))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (2397:2397:2397) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2189:2189:2189))
        (PORT d[1] (2535:2535:2535) (2926:2926:2926))
        (PORT d[2] (1559:1559:1559) (1835:1835:1835))
        (PORT d[3] (2191:2191:2191) (2558:2558:2558))
        (PORT d[4] (1687:1687:1687) (1898:1898:1898))
        (PORT d[5] (1786:1786:1786) (2074:2074:2074))
        (PORT d[6] (1621:1621:1621) (1816:1816:1816))
        (PORT d[7] (1512:1512:1512) (1709:1709:1709))
        (PORT d[8] (2058:2058:2058) (2388:2388:2388))
        (PORT d[9] (1792:1792:1792) (2094:2094:2094))
        (PORT d[10] (2182:2182:2182) (2493:2493:2493))
        (PORT d[11] (5420:5420:5420) (6161:6161:6161))
        (PORT d[12] (1973:1973:1973) (2286:2286:2286))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (3409:3409:3409) (3834:3834:3834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (3409:3409:3409) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1269:1269:1269))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (4362:4362:4362))
        (PORT d[1] (1876:1876:1876) (2174:2174:2174))
        (PORT d[2] (3380:3380:3380) (3917:3917:3917))
        (PORT d[3] (3371:3371:3371) (3900:3900:3900))
        (PORT d[4] (3581:3581:3581) (4118:4118:4118))
        (PORT d[5] (2932:2932:2932) (3375:3375:3375))
        (PORT d[6] (4031:4031:4031) (4614:4614:4614))
        (PORT d[7] (1342:1342:1342) (1534:1534:1534))
        (PORT d[8] (1641:1641:1641) (1923:1923:1923))
        (PORT d[9] (3666:3666:3666) (4185:4185:4185))
        (PORT d[10] (2506:2506:2506) (2837:2837:2837))
        (PORT d[11] (1206:1206:1206) (1388:1388:1388))
        (PORT d[12] (2253:2253:2253) (2577:2577:2577))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1338:1338:1338))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1480:1480:1480) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2219:2219:2219))
        (PORT d[1] (2459:2459:2459) (2853:2853:2853))
        (PORT d[2] (4478:4478:4478) (5095:5095:5095))
        (PORT d[3] (5044:5044:5044) (5768:5768:5768))
        (PORT d[4] (2005:2005:2005) (2251:2251:2251))
        (PORT d[5] (1410:1410:1410) (1641:1641:1641))
        (PORT d[6] (1716:1716:1716) (1931:1931:1931))
        (PORT d[7] (1725:1725:1725) (1955:1955:1955))
        (PORT d[8] (5610:5610:5610) (6437:6437:6437))
        (PORT d[9] (1772:1772:1772) (2066:2066:2066))
        (PORT d[10] (4607:4607:4607) (5299:5299:5299))
        (PORT d[11] (2310:2310:2310) (2679:2679:2679))
        (PORT d[12] (5137:5137:5137) (5883:5883:5883))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (3755:3755:3755) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (3755:3755:3755) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1509:1509:1509))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4770:4770:4770))
        (PORT d[1] (2231:2231:2231) (2587:2587:2587))
        (PORT d[2] (3851:3851:3851) (4468:4468:4468))
        (PORT d[3] (3787:3787:3787) (4379:4379:4379))
        (PORT d[4] (3516:3516:3516) (4052:4052:4052))
        (PORT d[5] (3106:3106:3106) (3570:3570:3570))
        (PORT d[6] (3910:3910:3910) (4467:4467:4467))
        (PORT d[7] (3094:3094:3094) (3517:3517:3517))
        (PORT d[8] (1685:1685:1685) (1977:1977:1977))
        (PORT d[9] (3666:3666:3666) (4193:4193:4193))
        (PORT d[10] (3985:3985:3985) (4621:4621:4621))
        (PORT d[11] (3228:3228:3228) (3695:3695:3695))
        (PORT d[12] (3728:3728:3728) (4269:4269:4269))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2458:2458:2458))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (2441:2441:2441) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (6148:6148:6148))
        (PORT d[1] (2361:2361:2361) (2721:2721:2721))
        (PORT d[2] (5203:5203:5203) (5932:5932:5932))
        (PORT d[3] (5630:5630:5630) (6420:6420:6420))
        (PORT d[4] (2531:2531:2531) (2847:2847:2847))
        (PORT d[5] (1498:1498:1498) (1767:1767:1767))
        (PORT d[6] (5315:5315:5315) (6069:6069:6069))
        (PORT d[7] (2725:2725:2725) (3117:3117:3117))
        (PORT d[8] (6536:6536:6536) (7494:7494:7494))
        (PORT d[9] (1935:1935:1935) (2262:2262:2262))
        (PORT d[10] (6067:6067:6067) (6982:6982:6982))
        (PORT d[11] (2727:2727:2727) (3162:3162:3162))
        (PORT d[12] (1999:1999:1999) (2312:2312:2312))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT ena (3324:3324:3324) (3750:3750:3750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (3324:3324:3324) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1455:1455:1455))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3391:3391:3391))
        (PORT d[1] (3433:3433:3433) (3992:3992:3992))
        (PORT d[2] (2632:2632:2632) (3078:3078:3078))
        (PORT d[3] (2951:2951:2951) (3415:3415:3415))
        (PORT d[4] (2737:2737:2737) (3126:3126:3126))
        (PORT d[5] (3638:3638:3638) (4217:4217:4217))
        (PORT d[6] (1408:1408:1408) (1647:1647:1647))
        (PORT d[7] (2387:2387:2387) (2749:2749:2749))
        (PORT d[8] (2505:2505:2505) (2889:2889:2889))
        (PORT d[9] (2656:2656:2656) (3028:3028:3028))
        (PORT d[10] (4361:4361:4361) (5074:5074:5074))
        (PORT d[11] (3780:3780:3780) (4412:4412:4412))
        (PORT d[12] (2320:2320:2320) (2644:2644:2644))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1924:1924:1924))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (2028:2028:2028) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3732:3732:3732))
        (PORT d[1] (3700:3700:3700) (4297:4297:4297))
        (PORT d[2] (4658:4658:4658) (5336:5336:5336))
        (PORT d[3] (4364:4364:4364) (5000:5000:5000))
        (PORT d[4] (3647:3647:3647) (4109:4109:4109))
        (PORT d[5] (2300:2300:2300) (2700:2700:2700))
        (PORT d[6] (3682:3682:3682) (4222:4222:4222))
        (PORT d[7] (2887:2887:2887) (3380:3380:3380))
        (PORT d[8] (4295:4295:4295) (4887:4887:4887))
        (PORT d[9] (3777:3777:3777) (4383:4383:4383))
        (PORT d[10] (3909:3909:3909) (4527:4527:4527))
        (PORT d[11] (3567:3567:3567) (4055:4055:4055))
        (PORT d[12] (3833:3833:3833) (4389:4389:4389))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (1667:1667:1667) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (1667:1667:1667) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1478:1478:1478))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3351:3351:3351))
        (PORT d[1] (3153:3153:3153) (3682:3682:3682))
        (PORT d[2] (2470:2470:2470) (2895:2895:2895))
        (PORT d[3] (3112:3112:3112) (3592:3592:3592))
        (PORT d[4] (2591:2591:2591) (2962:2962:2962))
        (PORT d[5] (3604:3604:3604) (4175:4175:4175))
        (PORT d[6] (1446:1446:1446) (1703:1703:1703))
        (PORT d[7] (2425:2425:2425) (2797:2797:2797))
        (PORT d[8] (2668:2668:2668) (3067:3067:3067))
        (PORT d[9] (2481:2481:2481) (2828:2828:2828))
        (PORT d[10] (3981:3981:3981) (4649:4649:4649))
        (PORT d[11] (1940:1940:1940) (2211:2211:2211))
        (PORT d[12] (2651:2651:2651) (3023:3023:3023))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1506:1506:1506))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1633:1633:1633) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (4133:4133:4133))
        (PORT d[1] (3674:3674:3674) (4264:4264:4264))
        (PORT d[2] (4465:4465:4465) (5115:5115:5115))
        (PORT d[3] (4184:4184:4184) (4799:4799:4799))
        (PORT d[4] (3831:3831:3831) (4319:4319:4319))
        (PORT d[5] (2048:2048:2048) (2408:2408:2408))
        (PORT d[6] (3713:3713:3713) (4261:4261:4261))
        (PORT d[7] (2723:2723:2723) (3198:3198:3198))
        (PORT d[8] (4271:4271:4271) (4857:4857:4857))
        (PORT d[9] (3974:3974:3974) (4602:4602:4602))
        (PORT d[10] (3737:3737:3737) (4330:4330:4330))
        (PORT d[11] (3734:3734:3734) (4243:4243:4243))
        (PORT d[12] (3524:3524:3524) (4042:4042:4042))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (1664:1664:1664) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1664:1664:1664) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1463:1463:1463))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3413:3413:3413))
        (PORT d[1] (3616:3616:3616) (4204:4204:4204))
        (PORT d[2] (2655:2655:2655) (3107:3107:3107))
        (PORT d[3] (2874:2874:2874) (3321:3321:3321))
        (PORT d[4] (2749:2749:2749) (3143:3143:3143))
        (PORT d[5] (3808:3808:3808) (4411:4411:4411))
        (PORT d[6] (1252:1252:1252) (1473:1473:1473))
        (PORT d[7] (2377:2377:2377) (2746:2746:2746))
        (PORT d[8] (2485:2485:2485) (2861:2861:2861))
        (PORT d[9] (2663:2663:2663) (3037:3037:3037))
        (PORT d[10] (1854:1854:1854) (2089:2089:2089))
        (PORT d[11] (3787:3787:3787) (4421:4421:4421))
        (PORT d[12] (2186:2186:2186) (2504:2504:2504))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1899:1899:1899))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2005:2005:2005) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (4342:4342:4342))
        (PORT d[1] (3859:3859:3859) (4478:4478:4478))
        (PORT d[2] (4660:4660:4660) (5339:5339:5339))
        (PORT d[3] (4364:4364:4364) (5001:5001:5001))
        (PORT d[4] (3776:3776:3776) (4250:4250:4250))
        (PORT d[5] (2375:2375:2375) (2787:2787:2787))
        (PORT d[6] (3674:3674:3674) (4211:4211:4211))
        (PORT d[7] (2902:2902:2902) (3398:3398:3398))
        (PORT d[8] (4311:4311:4311) (4907:4907:4907))
        (PORT d[9] (3947:3947:3947) (4572:4572:4572))
        (PORT d[10] (3915:3915:3915) (4532:4532:4532))
        (PORT d[11] (3743:3743:3743) (4254:4254:4254))
        (PORT d[12] (3341:3341:3341) (3834:3834:3834))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (1675:1675:1675) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (1675:1675:1675) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1262:1262:1262))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3602:3602:3602))
        (PORT d[1] (2494:2494:2494) (2882:2882:2882))
        (PORT d[2] (2080:2080:2080) (2417:2417:2417))
        (PORT d[3] (3370:3370:3370) (3901:3901:3901))
        (PORT d[4] (2149:2149:2149) (2502:2502:2502))
        (PORT d[5] (4185:4185:4185) (4839:4839:4839))
        (PORT d[6] (1433:1433:1433) (1681:1681:1681))
        (PORT d[7] (1473:1473:1473) (1709:1709:1709))
        (PORT d[8] (2464:2464:2464) (2834:2834:2834))
        (PORT d[9] (2538:2538:2538) (2921:2921:2921))
        (PORT d[10] (2491:2491:2491) (2812:2812:2812))
        (PORT d[11] (1334:1334:1334) (1537:1537:1537))
        (PORT d[12] (2893:2893:2893) (3310:3310:3310))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1003:1003:1003))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1224:1224:1224) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4953:4953:4953))
        (PORT d[1] (4435:4435:4435) (5137:5137:5137))
        (PORT d[2] (3537:3537:3537) (4016:4016:4016))
        (PORT d[3] (3764:3764:3764) (4298:4298:4298))
        (PORT d[4] (3273:3273:3273) (3685:3685:3685))
        (PORT d[5] (2623:2623:2623) (3080:3080:3080))
        (PORT d[6] (2941:2941:2941) (3353:3353:3353))
        (PORT d[7] (2584:2584:2584) (3055:3055:3055))
        (PORT d[8] (4365:4365:4365) (5031:5031:5031))
        (PORT d[9] (3799:3799:3799) (4399:4399:4399))
        (PORT d[10] (3557:3557:3557) (4110:4110:4110))
        (PORT d[11] (3813:3813:3813) (4341:4341:4341))
        (PORT d[12] (3716:3716:3716) (4267:4267:4267))
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT ena (1291:1291:1291) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT d[0] (1291:1291:1291) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1494:1494:1494))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3961:3961:3961))
        (PORT d[1] (2955:2955:2955) (3419:3419:3419))
        (PORT d[2] (2810:2810:2810) (3273:3273:3273))
        (PORT d[3] (3360:3360:3360) (3893:3893:3893))
        (PORT d[4] (2339:2339:2339) (2721:2721:2721))
        (PORT d[5] (3772:3772:3772) (4362:4362:4362))
        (PORT d[6] (4706:4706:4706) (5421:5421:5421))
        (PORT d[7] (2936:2936:2936) (3374:3374:3374))
        (PORT d[8] (2499:2499:2499) (2886:2886:2886))
        (PORT d[9] (3179:3179:3179) (3651:3651:3651))
        (PORT d[10] (4302:4302:4302) (5000:5000:5000))
        (PORT d[11] (2134:2134:2134) (2467:2467:2467))
        (PORT d[12] (3043:3043:3043) (3485:3485:3485))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2668:2668:2668))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2726:2726:2726) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (4235:4235:4235))
        (PORT d[1] (3914:3914:3914) (4539:4539:4539))
        (PORT d[2] (3740:3740:3740) (4259:4259:4259))
        (PORT d[3] (4027:4027:4027) (4610:4610:4610))
        (PORT d[4] (4456:4456:4456) (5042:5042:5042))
        (PORT d[5] (2098:2098:2098) (2462:2462:2462))
        (PORT d[6] (3694:3694:3694) (4230:4230:4230))
        (PORT d[7] (2238:2238:2238) (2564:2564:2564))
        (PORT d[8] (4778:4778:4778) (5506:5506:5506))
        (PORT d[9] (4242:4242:4242) (4932:4932:4932))
        (PORT d[10] (4260:4260:4260) (4913:4913:4913))
        (PORT d[11] (3905:3905:3905) (4440:4440:4440))
        (PORT d[12] (3772:3772:3772) (4338:4338:4338))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2755:2755:2755) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2755:2755:2755) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1236:1236:1236))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3565:3565:3565))
        (PORT d[1] (3813:3813:3813) (4427:4427:4427))
        (PORT d[2] (2841:2841:2841) (3320:3320:3320))
        (PORT d[3] (3141:3141:3141) (3635:3635:3635))
        (PORT d[4] (2126:2126:2126) (2464:2464:2464))
        (PORT d[5] (4133:4133:4133) (4781:4781:4781))
        (PORT d[6] (1383:1383:1383) (1615:1615:1615))
        (PORT d[7] (2722:2722:2722) (3123:3123:3123))
        (PORT d[8] (2298:2298:2298) (2652:2652:2652))
        (PORT d[9] (2849:2849:2849) (3249:3249:3249))
        (PORT d[10] (2303:2303:2303) (2599:2599:2599))
        (PORT d[11] (3967:3967:3967) (4624:4624:4624))
        (PORT d[12] (2548:2548:2548) (2924:2924:2924))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1446:1446:1446))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1594:1594:1594) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4562:4562:4562))
        (PORT d[1] (4058:4058:4058) (4701:4701:4701))
        (PORT d[2] (3520:3520:3520) (3995:3995:3995))
        (PORT d[3] (4569:4569:4569) (5234:5234:5234))
        (PORT d[4] (3656:3656:3656) (4118:4118:4118))
        (PORT d[5] (2244:2244:2244) (2636:2636:2636))
        (PORT d[6] (3662:3662:3662) (4188:4188:4188))
        (PORT d[7] (2907:2907:2907) (3416:3416:3416))
        (PORT d[8] (4343:4343:4343) (5010:5010:5010))
        (PORT d[9] (4124:4124:4124) (4768:4768:4768))
        (PORT d[10] (4266:4266:4266) (4933:4933:4933))
        (PORT d[11] (3443:3443:3443) (3917:3917:3917))
        (PORT d[12] (3374:3374:3374) (3875:3875:3875))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (1669:1669:1669) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (1669:1669:1669) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1128:1128:1128))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1762:1762:1762))
        (PORT d[1] (3423:3423:3423) (3972:3972:3972))
        (PORT d[2] (1554:1554:1554) (1803:1803:1803))
        (PORT d[3] (2901:2901:2901) (3350:3350:3350))
        (PORT d[4] (1332:1332:1332) (1533:1533:1533))
        (PORT d[5] (4260:4260:4260) (4912:4912:4912))
        (PORT d[6] (1718:1718:1718) (1991:1991:1991))
        (PORT d[7] (1400:1400:1400) (1598:1598:1598))
        (PORT d[8] (1803:1803:1803) (2062:2062:2062))
        (PORT d[9] (2527:2527:2527) (2873:2873:2873))
        (PORT d[10] (2439:2439:2439) (2768:2768:2768))
        (PORT d[11] (1826:1826:1826) (2132:2132:2132))
        (PORT d[12] (1430:1430:1430) (1640:1640:1640))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1680:1680:1680))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1810:1810:1810) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3689:3689:3689))
        (PORT d[1] (4247:4247:4247) (4919:4919:4919))
        (PORT d[2] (3203:3203:3203) (3628:3628:3628))
        (PORT d[3] (3393:3393:3393) (3864:3864:3864))
        (PORT d[4] (4396:4396:4396) (4991:4991:4991))
        (PORT d[5] (1896:1896:1896) (2221:2221:2221))
        (PORT d[6] (4262:4262:4262) (4840:4840:4840))
        (PORT d[7] (2797:2797:2797) (3300:3300:3300))
        (PORT d[8] (3413:3413:3413) (3890:3890:3890))
        (PORT d[9] (3553:3553:3553) (4083:4083:4083))
        (PORT d[10] (3328:3328:3328) (3847:3847:3847))
        (PORT d[11] (3429:3429:3429) (3896:3896:3896))
        (PORT d[12] (3691:3691:3691) (4216:4216:4216))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2024:2024:2024) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2024:2024:2024) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1205:1205:1205))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2588:2588:2588))
        (PORT d[1] (3135:3135:3135) (3652:3652:3652))
        (PORT d[2] (2438:2438:2438) (2853:2853:2853))
        (PORT d[3] (2921:2921:2921) (3372:3372:3372))
        (PORT d[4] (2071:2071:2071) (2384:2384:2384))
        (PORT d[5] (3711:3711:3711) (4285:4285:4285))
        (PORT d[6] (1687:1687:1687) (1950:1950:1950))
        (PORT d[7] (2677:2677:2677) (3081:3081:3081))
        (PORT d[8] (1921:1921:1921) (2192:2192:2192))
        (PORT d[9] (2385:2385:2385) (2699:2699:2699))
        (PORT d[10] (1976:1976:1976) (2254:2254:2254))
        (PORT d[11] (3387:3387:3387) (3950:3950:3950))
        (PORT d[12] (1932:1932:1932) (2200:2200:2200))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2014:2014:2014))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (2078:2078:2078) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3697:3697:3697))
        (PORT d[1] (3660:3660:3660) (4236:4236:4236))
        (PORT d[2] (3172:3172:3172) (3582:3582:3582))
        (PORT d[3] (4196:4196:4196) (4801:4801:4801))
        (PORT d[4] (4037:4037:4037) (4579:4579:4579))
        (PORT d[5] (2045:2045:2045) (2387:2387:2387))
        (PORT d[6] (3686:3686:3686) (4174:4174:4174))
        (PORT d[7] (2817:2817:2817) (3324:3324:3324))
        (PORT d[8] (3957:3957:3957) (4514:4514:4514))
        (PORT d[9] (3551:3551:3551) (4082:4082:4082))
        (PORT d[10] (3632:3632:3632) (4186:4186:4186))
        (PORT d[11] (3432:3432:3432) (3899:3899:3899))
        (PORT d[12] (3520:3520:3520) (4025:4025:4025))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT ena (2177:2177:2177) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (PORT d[0] (2177:2177:2177) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1461:1461:1461))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3820:3820:3820))
        (PORT d[1] (3137:3137:3137) (3626:3626:3626))
        (PORT d[2] (2975:2975:2975) (3460:3460:3460))
        (PORT d[3] (3526:3526:3526) (4068:4068:4068))
        (PORT d[4] (2416:2416:2416) (2797:2797:2797))
        (PORT d[5] (3194:3194:3194) (3690:3690:3690))
        (PORT d[6] (4738:4738:4738) (5461:5461:5461))
        (PORT d[7] (3105:3105:3105) (3570:3570:3570))
        (PORT d[8] (2506:2506:2506) (2889:2889:2889))
        (PORT d[9] (2606:2606:2606) (2994:2994:2994))
        (PORT d[10] (4310:4310:4310) (5009:5009:5009))
        (PORT d[11] (2298:2298:2298) (2651:2651:2651))
        (PORT d[12] (2928:2928:2928) (3358:3358:3358))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2268:2268:2268))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (2320:2320:2320) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (4257:4257:4257))
        (PORT d[1] (3780:3780:3780) (4391:4391:4391))
        (PORT d[2] (3741:3741:3741) (4248:4248:4248))
        (PORT d[3] (4374:4374:4374) (5005:5005:5005))
        (PORT d[4] (4464:4464:4464) (5050:5050:5050))
        (PORT d[5] (1902:1902:1902) (2243:2243:2243))
        (PORT d[6] (4236:4236:4236) (4857:4857:4857))
        (PORT d[7] (2579:2579:2579) (2948:2948:2948))
        (PORT d[8] (4402:4402:4402) (5065:5065:5065))
        (PORT d[9] (4223:4223:4223) (4913:4913:4913))
        (PORT d[10] (4461:4461:4461) (5149:5149:5149))
        (PORT d[11] (3925:3925:3925) (4467:4467:4467))
        (PORT d[12] (3960:3960:3960) (4560:4560:4560))
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT ena (2628:2628:2628) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT d[0] (2628:2628:2628) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1453:1453:1453))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (3195:3195:3195))
        (PORT d[1] (3275:3275:3275) (3811:3811:3811))
        (PORT d[2] (2446:2446:2446) (2866:2866:2866))
        (PORT d[3] (3235:3235:3235) (3728:3728:3728))
        (PORT d[4] (2400:2400:2400) (2740:2740:2740))
        (PORT d[5] (3437:3437:3437) (3984:3984:3984))
        (PORT d[6] (1268:1268:1268) (1498:1498:1498))
        (PORT d[7] (2598:2598:2598) (2993:2993:2993))
        (PORT d[8] (2687:2687:2687) (3094:3094:3094))
        (PORT d[9] (2639:2639:2639) (3013:3013:3013))
        (PORT d[10] (4183:4183:4183) (4875:4875:4875))
        (PORT d[11] (3854:3854:3854) (4491:4491:4491))
        (PORT d[12] (2510:2510:2510) (2862:2862:2862))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3743:3743:3743))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (3537:3537:3537) (4036:4036:4036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (4102:4102:4102))
        (PORT d[1] (3514:3514:3514) (4075:4075:4075))
        (PORT d[2] (4457:4457:4457) (5107:5107:5107))
        (PORT d[3] (4037:4037:4037) (4636:4636:4636))
        (PORT d[4] (3854:3854:3854) (4340:4340:4340))
        (PORT d[5] (2058:2058:2058) (2421:2421:2421))
        (PORT d[6] (3692:3692:3692) (4235:4235:4235))
        (PORT d[7] (2699:2699:2699) (3167:3167:3167))
        (PORT d[8] (4099:4099:4099) (4658:4658:4658))
        (PORT d[9] (3998:3998:3998) (4636:4636:4636))
        (PORT d[10] (3893:3893:3893) (4506:4506:4506))
        (PORT d[11] (3736:3736:3736) (4246:4246:4246))
        (PORT d[12] (3657:3657:3657) (4192:4192:4192))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT ena (1675:1675:1675) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (1675:1675:1675) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1464:1464:1464))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2977:2977:2977))
        (PORT d[1] (3117:3117:3117) (3634:3634:3634))
        (PORT d[2] (2451:2451:2451) (2863:2863:2863))
        (PORT d[3] (3001:3001:3001) (3456:3456:3456))
        (PORT d[4] (2300:2300:2300) (2631:2631:2631))
        (PORT d[5] (3545:3545:3545) (4095:4095:4095))
        (PORT d[6] (1409:1409:1409) (1654:1654:1654))
        (PORT d[7] (2604:2604:2604) (3000:3000:3000))
        (PORT d[8] (2688:2688:2688) (3095:3095:3095))
        (PORT d[9] (2472:2472:2472) (2821:2821:2821))
        (PORT d[10] (4172:4172:4172) (4862:4862:4862))
        (PORT d[11] (3422:3422:3422) (4004:4004:4004))
        (PORT d[12] (2523:2523:2523) (2882:2882:2882))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2851:2851:2851))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (2761:2761:2761) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3961:3961:3961))
        (PORT d[1] (3631:3631:3631) (4202:4202:4202))
        (PORT d[2] (4441:4441:4441) (5086:5086:5086))
        (PORT d[3] (4179:4179:4179) (4795:4795:4795))
        (PORT d[4] (3839:3839:3839) (4327:4327:4327))
        (PORT d[5] (2045:2045:2045) (2403:2403:2403))
        (PORT d[6] (3661:3661:3661) (4194:4194:4194))
        (PORT d[7] (2544:2544:2544) (2990:2990:2990))
        (PORT d[8] (3941:3941:3941) (4476:4476:4476))
        (PORT d[9] (3779:3779:3779) (4383:4383:4383))
        (PORT d[10] (3847:3847:3847) (4444:4444:4444))
        (PORT d[11] (3764:3764:3764) (4282:4282:4282))
        (PORT d[12] (3492:3492:3492) (4002:4002:4002))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT ena (1667:1667:1667) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (1667:1667:1667) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1449:1449:1449))
        (PORT clk (1349:1349:1349) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3578:3578:3578))
        (PORT d[1] (3630:3630:3630) (4218:4218:4218))
        (PORT d[2] (2778:2778:2778) (3243:3243:3243))
        (PORT d[3] (2972:2972:2972) (3440:3440:3440))
        (PORT d[4] (2914:2914:2914) (3327:3327:3327))
        (PORT d[5] (3826:3826:3826) (4433:4433:4433))
        (PORT d[6] (1646:1646:1646) (1929:1929:1929))
        (PORT d[7] (2539:2539:2539) (2917:2917:2917))
        (PORT d[8] (2469:2469:2469) (2843:2843:2843))
        (PORT d[9] (2841:2841:2841) (3245:3245:3245))
        (PORT d[10] (2141:2141:2141) (2418:2418:2418))
        (PORT d[11] (1656:1656:1656) (1895:1895:1895))
        (PORT d[12] (2365:2365:2365) (2713:2713:2713))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2787:2787:2787))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT d[0] (2754:2754:2754) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (4349:4349:4349))
        (PORT d[1] (3877:3877:3877) (4499:4499:4499))
        (PORT d[2] (4834:4834:4834) (5538:5538:5538))
        (PORT d[3] (4550:4550:4550) (5212:5212:5212))
        (PORT d[4] (3635:3635:3635) (4095:4095:4095))
        (PORT d[5] (2052:2052:2052) (2413:2413:2413))
        (PORT d[6] (3668:3668:3668) (4205:4205:4205))
        (PORT d[7] (2896:2896:2896) (3386:3386:3386))
        (PORT d[8] (4312:4312:4312) (4905:4905:4905))
        (PORT d[9] (3952:3952:3952) (4586:4586:4586))
        (PORT d[10] (4245:4245:4245) (4909:4909:4909))
        (PORT d[11] (3555:3555:3555) (4040:4040:4040))
        (PORT d[12] (3851:3851:3851) (4409:4409:4409))
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT ena (1647:1647:1647) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT d[0] (1647:1647:1647) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1466:1466:1466))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3805:3805:3805))
        (PORT d[1] (3119:3119:3119) (3605:3605:3605))
        (PORT d[2] (2805:2805:2805) (3271:3271:3271))
        (PORT d[3] (3351:3351:3351) (3878:3878:3878))
        (PORT d[4] (2276:2276:2276) (2643:2643:2643))
        (PORT d[5] (3760:3760:3760) (4344:4344:4344))
        (PORT d[6] (4718:4718:4718) (5434:5434:5434))
        (PORT d[7] (2947:2947:2947) (3392:3392:3392))
        (PORT d[8] (2512:2512:2512) (2901:2901:2901))
        (PORT d[9] (2624:2624:2624) (3025:3025:3025))
        (PORT d[10] (4304:4304:4304) (5002:5002:5002))
        (PORT d[11] (2134:2134:2134) (2467:2467:2467))
        (PORT d[12] (2940:2940:2940) (3376:3376:3376))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1596:1596:1596))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (1711:1711:1711) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (4241:4241:4241))
        (PORT d[1] (3779:3779:3779) (4395:4395:4395))
        (PORT d[2] (3731:3731:3731) (4246:4246:4246))
        (PORT d[3] (4358:4358:4358) (4985:4985:4985))
        (PORT d[4] (4453:4453:4453) (5035:5035:5035))
        (PORT d[5] (1912:1912:1912) (2255:2255:2255))
        (PORT d[6] (3682:3682:3682) (4218:4218:4218))
        (PORT d[7] (2583:2583:2583) (2955:2955:2955))
        (PORT d[8] (4924:4924:4924) (5665:5665:5665))
        (PORT d[9] (4405:4405:4405) (5123:5123:5123))
        (PORT d[10] (4444:4444:4444) (5128:5128:5128))
        (PORT d[11] (3815:3815:3815) (4353:4353:4353))
        (PORT d[12] (3785:3785:3785) (4358:4358:4358))
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT ena (2744:2744:2744) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT d[0] (2744:2744:2744) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1507:1507:1507))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3780:3780:3780))
        (PORT d[1] (2965:2965:2965) (3431:3431:3431))
        (PORT d[2] (2799:2799:2799) (3257:3257:3257))
        (PORT d[3] (3355:3355:3355) (3880:3880:3880))
        (PORT d[4] (2343:2343:2343) (2724:2724:2724))
        (PORT d[5] (3775:3775:3775) (4368:4368:4368))
        (PORT d[6] (1244:1244:1244) (1462:1462:1462))
        (PORT d[7] (2927:2927:2927) (3364:3364:3364))
        (PORT d[8] (2468:2468:2468) (2839:2839:2839))
        (PORT d[9] (2618:2618:2618) (3013:3013:3013))
        (PORT d[10] (4129:4129:4129) (4801:4801:4801))
        (PORT d[11] (1944:1944:1944) (2247:2247:2247))
        (PORT d[12] (2744:2744:2744) (3147:3147:3147))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2922:2922:2922))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (2838:2838:2838) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (4219:4219:4219))
        (PORT d[1] (3769:3769:3769) (4371:4371:4371))
        (PORT d[2] (3727:3727:3727) (4240:4240:4240))
        (PORT d[3] (4130:4130:4130) (4717:4717:4717))
        (PORT d[4] (4441:4441:4441) (5023:5023:5023))
        (PORT d[5] (1951:1951:1951) (2298:2298:2298))
        (PORT d[6] (4205:4205:4205) (4819:4819:4819))
        (PORT d[7] (2419:2419:2419) (2772:2772:2772))
        (PORT d[8] (4777:4777:4777) (5505:5505:5505))
        (PORT d[9] (4205:4205:4205) (4878:4878:4878))
        (PORT d[10] (4272:4272:4272) (4931:4931:4931))
        (PORT d[11] (3906:3906:3906) (4446:4446:4446))
        (PORT d[12] (3776:3776:3776) (4348:4348:4348))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2619:2619:2619) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2619:2619:2619) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1263:1263:1263))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3603:3603:3603))
        (PORT d[1] (2469:2469:2469) (2852:2852:2852))
        (PORT d[2] (2103:2103:2103) (2446:2446:2446))
        (PORT d[3] (3349:3349:3349) (3873:3873:3873))
        (PORT d[4] (2471:2471:2471) (2869:2869:2869))
        (PORT d[5] (1146:1146:1146) (1307:1307:1307))
        (PORT d[6] (1596:1596:1596) (1866:1866:1866))
        (PORT d[7] (1470:1470:1470) (1703:1703:1703))
        (PORT d[8] (2471:2471:2471) (2839:2839:2839))
        (PORT d[9] (2526:2526:2526) (2902:2902:2902))
        (PORT d[10] (1524:1524:1524) (1736:1736:1736))
        (PORT d[11] (1153:1153:1153) (1318:1318:1318))
        (PORT d[12] (1062:1062:1062) (1216:1216:1216))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1090:1090:1090))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (1296:1296:1296) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4985:4985:4985))
        (PORT d[1] (4432:4432:4432) (5130:5130:5130))
        (PORT d[2] (3538:3538:3538) (4011:4011:4011))
        (PORT d[3] (3762:3762:3762) (4294:4294:4294))
        (PORT d[4] (3301:3301:3301) (3722:3722:3722))
        (PORT d[5] (2597:2597:2597) (3042:3042:3042))
        (PORT d[6] (3133:3133:3133) (3585:3585:3585))
        (PORT d[7] (2744:2744:2744) (3238:3238:3238))
        (PORT d[8] (4218:4218:4218) (4856:4856:4856))
        (PORT d[9] (3964:3964:3964) (4587:4587:4587))
        (PORT d[10] (3569:3569:3569) (4128:4128:4128))
        (PORT d[11] (3809:3809:3809) (4331:4331:4331))
        (PORT d[12] (3714:3714:3714) (4262:4262:4262))
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT ena (1284:1284:1284) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT d[0] (1284:1284:1284) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1189:1189:1189))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3827:3827:3827))
        (PORT d[1] (2623:2623:2623) (3030:3030:3030))
        (PORT d[2] (2280:2280:2280) (2649:2649:2649))
        (PORT d[3] (2669:2669:2669) (3068:3068:3068))
        (PORT d[4] (2322:2322:2322) (2697:2697:2697))
        (PORT d[5] (1137:1137:1137) (1301:1301:1301))
        (PORT d[6] (1617:1617:1617) (1889:1889:1889))
        (PORT d[7] (1286:1286:1286) (1493:1493:1493))
        (PORT d[8] (825:825:825) (950:950:950))
        (PORT d[9] (2884:2884:2884) (3314:3314:3314))
        (PORT d[10] (2827:2827:2827) (3189:3189:3189))
        (PORT d[11] (1135:1135:1135) (1296:1296:1296))
        (PORT d[12] (888:888:888) (1020:1020:1020))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (888:888:888))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (1119:1119:1119) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (5163:5163:5163))
        (PORT d[1] (3029:3029:3029) (3513:3513:3513))
        (PORT d[2] (3523:3523:3523) (3995:3995:3995))
        (PORT d[3] (3949:3949:3949) (4510:4510:4510))
        (PORT d[4] (3476:3476:3476) (3919:3919:3919))
        (PORT d[5] (2772:2772:2772) (3240:3240:3240))
        (PORT d[6] (3156:3156:3156) (3606:3606:3606))
        (PORT d[7] (2542:2542:2542) (3000:3000:3000))
        (PORT d[8] (2170:2170:2170) (2540:2540:2540))
        (PORT d[9] (4149:4149:4149) (4800:4800:4800))
        (PORT d[10] (3456:3456:3456) (3977:3977:3977))
        (PORT d[11] (4003:4003:4003) (4558:4558:4558))
        (PORT d[12] (3894:3894:3894) (4471:4471:4471))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (1111:1111:1111) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (1111:1111:1111) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1476:1476:1476))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (5714:5714:5714))
        (PORT d[1] (2864:2864:2864) (3300:3300:3300))
        (PORT d[2] (3424:3424:3424) (3970:3970:3970))
        (PORT d[3] (3585:3585:3585) (4088:4088:4088))
        (PORT d[4] (2711:2711:2711) (3132:3132:3132))
        (PORT d[5] (3214:3214:3214) (3653:3653:3653))
        (PORT d[6] (3209:3209:3209) (3642:3642:3642))
        (PORT d[7] (4794:4794:4794) (5592:5592:5592))
        (PORT d[8] (2559:2559:2559) (2978:2978:2978))
        (PORT d[9] (4793:4793:4793) (5503:5503:5503))
        (PORT d[10] (2722:2722:2722) (3137:3137:3137))
        (PORT d[11] (2868:2868:2868) (3331:3331:3331))
        (PORT d[12] (2852:2852:2852) (3268:3268:3268))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3570:3570:3570))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (3492:3492:3492) (3863:3863:3863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2126:2126:2126))
        (PORT d[1] (1774:1774:1774) (2047:2047:2047))
        (PORT d[2] (1446:1446:1446) (1677:1677:1677))
        (PORT d[3] (1323:1323:1323) (1525:1525:1525))
        (PORT d[4] (1353:1353:1353) (1555:1555:1555))
        (PORT d[5] (1599:1599:1599) (1882:1882:1882))
        (PORT d[6] (1464:1464:1464) (1683:1683:1683))
        (PORT d[7] (2383:2383:2383) (2795:2795:2795))
        (PORT d[8] (1309:1309:1309) (1513:1513:1513))
        (PORT d[9] (1547:1547:1547) (1818:1818:1818))
        (PORT d[10] (1934:1934:1934) (2249:2249:2249))
        (PORT d[11] (1328:1328:1328) (1546:1546:1546))
        (PORT d[12] (1286:1286:1286) (1479:1479:1479))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT ena (2269:2269:2269) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2269:2269:2269) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1347:1347:1347))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (6118:6118:6118))
        (PORT d[1] (3426:3426:3426) (3948:3948:3948))
        (PORT d[2] (3610:3610:3610) (4187:4187:4187))
        (PORT d[3] (4121:4121:4121) (4700:4700:4700))
        (PORT d[4] (2910:2910:2910) (3360:3360:3360))
        (PORT d[5] (3700:3700:3700) (4196:4196:4196))
        (PORT d[6] (3162:3162:3162) (3581:3581:3581))
        (PORT d[7] (5144:5144:5144) (5987:5987:5987))
        (PORT d[8] (1586:1586:1586) (1876:1876:1876))
        (PORT d[9] (3546:3546:3546) (4077:4077:4077))
        (PORT d[10] (3121:3121:3121) (3597:3597:3597))
        (PORT d[11] (3409:3409:3409) (3946:3946:3946))
        (PORT d[12] (3227:3227:3227) (3694:3694:3694))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2212:2212:2212))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2246:2246:2246) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2141:2141:2141))
        (PORT d[1] (2168:2168:2168) (2524:2524:2524))
        (PORT d[2] (1868:1868:1868) (2153:2153:2153))
        (PORT d[3] (1679:1679:1679) (1928:1928:1928))
        (PORT d[4] (824:824:824) (954:954:954))
        (PORT d[5] (1518:1518:1518) (1777:1777:1777))
        (PORT d[6] (2105:2105:2105) (2399:2399:2399))
        (PORT d[7] (2717:2717:2717) (3193:3193:3193))
        (PORT d[8] (2211:2211:2211) (2555:2555:2555))
        (PORT d[9] (1878:1878:1878) (2209:2209:2209))
        (PORT d[10] (2314:2314:2314) (2674:2674:2674))
        (PORT d[11] (1813:1813:1813) (2094:2094:2094))
        (PORT d[12] (1503:1503:1503) (1731:1731:1731))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (3183:3183:3183) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (3183:3183:3183) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1346:1346:1346))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (6603:6603:6603))
        (PORT d[1] (3241:3241:3241) (3757:3757:3757))
        (PORT d[2] (2925:2925:2925) (3408:3408:3408))
        (PORT d[3] (2566:2566:2566) (2930:2930:2930))
        (PORT d[4] (3176:3176:3176) (3667:3667:3667))
        (PORT d[5] (2973:2973:2973) (3382:3382:3382))
        (PORT d[6] (2497:2497:2497) (2833:2833:2833))
        (PORT d[7] (5517:5517:5517) (6430:6430:6430))
        (PORT d[8] (1366:1366:1366) (1614:1614:1614))
        (PORT d[9] (3374:3374:3374) (3879:3879:3879))
        (PORT d[10] (2926:2926:2926) (3401:3401:3401))
        (PORT d[11] (2157:2157:2157) (2520:2520:2520))
        (PORT d[12] (3133:3133:3133) (3566:3566:3566))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2399:2399:2399))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (2425:2425:2425) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1623:1623:1623))
        (PORT d[1] (739:739:739) (868:868:868))
        (PORT d[2] (758:758:758) (887:887:887))
        (PORT d[3] (765:765:765) (890:890:890))
        (PORT d[4] (568:568:568) (667:667:667))
        (PORT d[5] (1457:1457:1457) (1689:1689:1689))
        (PORT d[6] (1355:1355:1355) (1554:1554:1554))
        (PORT d[7] (443:443:443) (532:532:532))
        (PORT d[8] (430:430:430) (525:525:525))
        (PORT d[9] (446:446:446) (538:538:538))
        (PORT d[10] (434:434:434) (522:522:522))
        (PORT d[11] (644:644:644) (745:745:745))
        (PORT d[12] (535:535:535) (629:629:629))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT ena (2240:2240:2240) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT d[0] (2240:2240:2240) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1559:1559:1559))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5227:5227:5227) (6100:6100:6100))
        (PORT d[1] (3435:3435:3435) (3959:3959:3959))
        (PORT d[2] (3773:3773:3773) (4370:4370:4370))
        (PORT d[3] (4117:4117:4117) (4694:4694:4694))
        (PORT d[4] (3084:3084:3084) (3560:3560:3560))
        (PORT d[5] (3848:3848:3848) (4358:4358:4358))
        (PORT d[6] (3169:3169:3169) (3589:3589:3589))
        (PORT d[7] (5150:5150:5150) (5994:5994:5994))
        (PORT d[8] (1719:1719:1719) (2018:2018:2018))
        (PORT d[9] (3934:3934:3934) (4524:4524:4524))
        (PORT d[10] (3145:3145:3145) (3631:3631:3631))
        (PORT d[11] (3404:3404:3404) (3935:3935:3935))
        (PORT d[12] (3241:3241:3241) (3711:3711:3711))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2072:2072:2072))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (2122:2122:2122) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1475:1475:1475))
        (PORT d[1] (1971:1971:1971) (2295:2295:2295))
        (PORT d[2] (1874:1874:1874) (2160:2160:2160))
        (PORT d[3] (1848:1848:1848) (2124:2124:2124))
        (PORT d[4] (999:999:999) (1153:1153:1153))
        (PORT d[5] (1362:1362:1362) (1598:1598:1598))
        (PORT d[6] (2112:2112:2112) (2408:2408:2408))
        (PORT d[7] (2699:2699:2699) (3170:3170:3170))
        (PORT d[8] (2207:2207:2207) (2553:2553:2553))
        (PORT d[9] (2026:2026:2026) (2376:2376:2376))
        (PORT d[10] (2312:2312:2312) (2673:2673:2673))
        (PORT d[11] (1528:1528:1528) (1783:1783:1783))
        (PORT d[12] (1666:1666:1666) (1917:1917:1917))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT ena (3178:3178:3178) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (3178:3178:3178) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1316:1316:1316))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (6311:6311:6311))
        (PORT d[1] (3622:3622:3622) (4173:4173:4173))
        (PORT d[2] (3793:3793:3793) (4394:4394:4394))
        (PORT d[3] (4281:4281:4281) (4876:4876:4876))
        (PORT d[4] (3084:3084:3084) (3558:3558:3558))
        (PORT d[5] (3869:3869:3869) (4386:4386:4386))
        (PORT d[6] (3341:3341:3341) (3782:3782:3782))
        (PORT d[7] (4413:4413:4413) (5155:5155:5155))
        (PORT d[8] (1411:1411:1411) (1677:1677:1677))
        (PORT d[9] (3731:3731:3731) (4287:4287:4287))
        (PORT d[10] (3303:3303:3303) (3802:3802:3802))
        (PORT d[11] (3583:3583:3583) (4143:4143:4143))
        (PORT d[12] (3416:3416:3416) (3909:3909:3909))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2587:2587:2587))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2602:2602:2602) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2586:2586:2586))
        (PORT d[1] (1995:1995:1995) (2333:2333:2333))
        (PORT d[2] (1886:1886:1886) (2194:2194:2194))
        (PORT d[3] (1738:1738:1738) (2020:2020:2020))
        (PORT d[4] (1021:1021:1021) (1180:1180:1180))
        (PORT d[5] (1340:1340:1340) (1574:1574:1574))
        (PORT d[6] (2278:2278:2278) (2594:2594:2594))
        (PORT d[7] (2540:2540:2540) (2993:2993:2993))
        (PORT d[8] (2014:2014:2014) (2331:2331:2331))
        (PORT d[9] (1671:1671:1671) (1970:1970:1970))
        (PORT d[10] (1980:1980:1980) (2299:2299:2299))
        (PORT d[11] (1553:1553:1553) (1815:1815:1815))
        (PORT d[12] (1688:1688:1688) (1944:1944:1944))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (3367:3367:3367) (3805:3805:3805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (3367:3367:3367) (3805:3805:3805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1377:1377:1377))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (5708:5708:5708))
        (PORT d[1] (3023:3023:3023) (3477:3477:3477))
        (PORT d[2] (3416:3416:3416) (3966:3966:3966))
        (PORT d[3] (3587:3587:3587) (4090:4090:4090))
        (PORT d[4] (2716:2716:2716) (3139:3139:3139))
        (PORT d[5] (3491:3491:3491) (3954:3954:3954))
        (PORT d[6] (3050:3050:3050) (3461:3461:3461))
        (PORT d[7] (4815:4815:4815) (5620:5620:5620))
        (PORT d[8] (2081:2081:2081) (2429:2429:2429))
        (PORT d[9] (4955:4955:4955) (5690:5690:5690))
        (PORT d[10] (2734:2734:2734) (3148:3148:3148))
        (PORT d[11] (3047:3047:3047) (3539:3539:3539))
        (PORT d[12] (2868:2868:2868) (3289:3289:3289))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (3203:3203:3203))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (3108:3108:3108) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2137:2137:2137))
        (PORT d[1] (1946:1946:1946) (2242:2242:2242))
        (PORT d[2] (1482:1482:1482) (1724:1724:1724))
        (PORT d[3] (1468:1468:1468) (1689:1689:1689))
        (PORT d[4] (1191:1191:1191) (1370:1370:1370))
        (PORT d[5] (1604:1604:1604) (1892:1892:1892))
        (PORT d[6] (1751:1751:1751) (1997:1997:1997))
        (PORT d[7] (2577:2577:2577) (3025:3025:3025))
        (PORT d[8] (1492:1492:1492) (1733:1733:1733))
        (PORT d[9] (1714:1714:1714) (2007:2007:2007))
        (PORT d[10] (1949:1949:1949) (2256:2256:2256))
        (PORT d[11] (1605:1605:1605) (1856:1856:1856))
        (PORT d[12] (1306:1306:1306) (1505:1505:1505))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (2806:2806:2806) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (2806:2806:2806) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1337:1337:1337))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (6610:6610:6610))
        (PORT d[1] (3063:3063:3063) (3551:3551:3551))
        (PORT d[2] (2905:2905:2905) (3382:3382:3382))
        (PORT d[3] (2559:2559:2559) (2922:2922:2922))
        (PORT d[4] (3016:3016:3016) (3485:3485:3485))
        (PORT d[5] (2960:2960:2960) (3366:3366:3366))
        (PORT d[6] (2497:2497:2497) (2832:2832:2832))
        (PORT d[7] (4439:4439:4439) (5186:5186:5186))
        (PORT d[8] (1513:1513:1513) (1775:1775:1775))
        (PORT d[9] (3361:3361:3361) (3860:3860:3860))
        (PORT d[10] (2928:2928:2928) (3406:3406:3406))
        (PORT d[11] (2168:2168:2168) (2532:2532:2532))
        (PORT d[12] (2979:2979:2979) (3397:3397:3397))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2795:2795:2795))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2817:2817:2817) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (409:409:409) (486:486:486))
        (PORT d[1] (404:404:404) (475:475:475))
        (PORT d[2] (752:752:752) (879:879:879))
        (PORT d[3] (763:763:763) (892:892:892))
        (PORT d[4] (426:426:426) (506:506:506))
        (PORT d[5] (1465:1465:1465) (1698:1698:1698))
        (PORT d[6] (415:415:415) (493:493:493))
        (PORT d[7] (420:420:420) (499:499:499))
        (PORT d[8] (403:403:403) (489:489:489))
        (PORT d[9] (421:421:421) (507:507:507))
        (PORT d[10] (687:687:687) (804:804:804))
        (PORT d[11] (627:627:627) (724:724:724))
        (PORT d[12] (524:524:524) (617:617:617))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2622:2622:2622) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2622:2622:2622) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1582:1582:1582))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (5690:5690:5690))
        (PORT d[1] (2850:2850:2850) (3277:3277:3277))
        (PORT d[2] (3418:3418:3418) (3963:3963:3963))
        (PORT d[3] (3446:3446:3446) (3931:3931:3931))
        (PORT d[4] (2731:2731:2731) (3155:3155:3155))
        (PORT d[5] (3220:3220:3220) (3655:3655:3655))
        (PORT d[6] (3203:3203:3203) (3632:3632:3632))
        (PORT d[7] (4620:4620:4620) (5393:5393:5393))
        (PORT d[8] (2399:2399:2399) (2796:2796:2796))
        (PORT d[9] (4949:4949:4949) (5691:5691:5691))
        (PORT d[10] (2544:2544:2544) (2931:2931:2931))
        (PORT d[11] (2862:2862:2862) (3328:3328:3328))
        (PORT d[12] (2869:2869:2869) (3286:3286:3286))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2592:2592:2592))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (2551:2551:2551) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1896:1896:1896))
        (PORT d[1] (1447:1447:1447) (1673:1673:1673))
        (PORT d[2] (1623:1623:1623) (1876:1876:1876))
        (PORT d[3] (1351:1351:1351) (1555:1555:1555))
        (PORT d[4] (1383:1383:1383) (1592:1592:1592))
        (PORT d[5] (1705:1705:1705) (1999:1999:1999))
        (PORT d[6] (1578:1578:1578) (1803:1803:1803))
        (PORT d[7] (2363:2363:2363) (2773:2773:2773))
        (PORT d[8] (1358:1358:1358) (1580:1580:1580))
        (PORT d[9] (1526:1526:1526) (1793:1793:1793))
        (PORT d[10] (1781:1781:1781) (2071:2071:2071))
        (PORT d[11] (1352:1352:1352) (1577:1577:1577))
        (PORT d[12] (1320:1320:1320) (1521:1521:1521))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (2626:2626:2626) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (2626:2626:2626) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1556:1556:1556))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (5832:5832:5832))
        (PORT d[1] (3078:3078:3078) (3528:3528:3528))
        (PORT d[2] (3265:3265:3265) (3787:3787:3787))
        (PORT d[3] (3390:3390:3390) (3861:3861:3861))
        (PORT d[4] (2856:2856:2856) (3290:3290:3290))
        (PORT d[5] (3401:3401:3401) (3859:3859:3859))
        (PORT d[6] (4082:4082:4082) (4698:4698:4698))
        (PORT d[7] (4444:4444:4444) (5190:5190:5190))
        (PORT d[8] (2393:2393:2393) (2795:2795:2795))
        (PORT d[9] (4607:4607:4607) (5295:5295:5295))
        (PORT d[10] (2522:2522:2522) (2906:2906:2906))
        (PORT d[11] (2674:2674:2674) (3112:3112:3112))
        (PORT d[12] (3037:3037:3037) (3472:3472:3472))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3264:3264:3264))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (3183:3183:3183) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2073:2073:2073))
        (PORT d[1] (1431:1431:1431) (1649:1649:1649))
        (PORT d[2] (1580:1580:1580) (1820:1820:1820))
        (PORT d[3] (1472:1472:1472) (1690:1690:1690))
        (PORT d[4] (1510:1510:1510) (1729:1729:1729))
        (PORT d[5] (1771:1771:1771) (2074:2074:2074))
        (PORT d[6] (1559:1559:1559) (1782:1782:1782))
        (PORT d[7] (2334:2334:2334) (2735:2735:2735))
        (PORT d[8] (1484:1484:1484) (1710:1710:1710))
        (PORT d[9] (1495:1495:1495) (1751:1751:1751))
        (PORT d[10] (1770:1770:1770) (2052:2052:2052))
        (PORT d[11] (1509:1509:1509) (1752:1752:1752))
        (PORT d[12] (1434:1434:1434) (1643:1643:1643))
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (PORT ena (2605:2605:2605) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (PORT d[0] (2605:2605:2605) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1412:1412:1412))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (5528:5528:5528))
        (PORT d[1] (3450:3450:3450) (3976:3976:3976))
        (PORT d[2] (3950:3950:3950) (4583:4583:4583))
        (PORT d[3] (4111:4111:4111) (4702:4702:4702))
        (PORT d[4] (3554:3554:3554) (4083:4083:4083))
        (PORT d[5] (4480:4480:4480) (5075:5075:5075))
        (PORT d[6] (3683:3683:3683) (4229:4229:4229))
        (PORT d[7] (4219:4219:4219) (4915:4915:4915))
        (PORT d[8] (2085:2085:2085) (2450:2450:2450))
        (PORT d[9] (4408:4408:4408) (5065:5065:5065))
        (PORT d[10] (2927:2927:2927) (3370:3370:3370))
        (PORT d[11] (3324:3324:3324) (3848:3848:3848))
        (PORT d[12] (3611:3611:3611) (4159:4159:4159))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2669:2669:2669))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2621:2621:2621) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1991:1991:1991))
        (PORT d[1] (1832:1832:1832) (2124:2124:2124))
        (PORT d[2] (2822:2822:2822) (3271:3271:3271))
        (PORT d[3] (1923:1923:1923) (2223:2223:2223))
        (PORT d[4] (2658:2658:2658) (3087:3087:3087))
        (PORT d[5] (1572:1572:1572) (1843:1843:1843))
        (PORT d[6] (2245:2245:2245) (2553:2553:2553))
        (PORT d[7] (2466:2466:2466) (2909:2909:2909))
        (PORT d[8] (2167:2167:2167) (2498:2498:2498))
        (PORT d[9] (2236:2236:2236) (2617:2617:2617))
        (PORT d[10] (5418:5418:5418) (6250:6250:6250))
        (PORT d[11] (1924:1924:1924) (2239:2239:2239))
        (PORT d[12] (2484:2484:2484) (2819:2819:2819))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (3173:3173:3173) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (3173:3173:3173) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1370:1370:1370))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5888:5888:5888))
        (PORT d[1] (2706:2706:2706) (3133:3133:3133))
        (PORT d[2] (3278:3278:3278) (3809:3809:3809))
        (PORT d[3] (3587:3587:3587) (4091:4091:4091))
        (PORT d[4] (2708:2708:2708) (3127:3127:3127))
        (PORT d[5] (3337:3337:3337) (3781:3781:3781))
        (PORT d[6] (4294:4294:4294) (4954:4954:4954))
        (PORT d[7] (4801:4801:4801) (5600:5600:5600))
        (PORT d[8] (1952:1952:1952) (2291:2291:2291))
        (PORT d[9] (3967:3967:3967) (4567:4567:4567))
        (PORT d[10] (2726:2726:2726) (3139:3139:3139))
        (PORT d[11] (2869:2869:2869) (3332:3332:3332))
        (PORT d[12] (2819:2819:2819) (3235:3235:3235))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2375:2375:2375))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2236:2236:2236) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2120:2120:2120))
        (PORT d[1] (1926:1926:1926) (2218:2218:2218))
        (PORT d[2] (1298:1298:1298) (1510:1510:1510))
        (PORT d[3] (1186:1186:1186) (1370:1370:1370))
        (PORT d[4] (1203:1203:1203) (1387:1387:1387))
        (PORT d[5] (1599:1599:1599) (1881:1881:1881))
        (PORT d[6] (1127:1127:1127) (1294:1294:1294))
        (PORT d[7] (2393:2393:2393) (2809:2809:2809))
        (PORT d[8] (1191:1191:1191) (1389:1389:1389))
        (PORT d[9] (1535:1535:1535) (1799:1799:1799))
        (PORT d[10] (1777:1777:1777) (2060:2060:2060))
        (PORT d[11] (1337:1337:1337) (1554:1554:1554))
        (PORT d[12] (1176:1176:1176) (1361:1361:1361))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (2810:2810:2810) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (2810:2810:2810) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1500:1500:1500))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5915:5915:5915))
        (PORT d[1] (3213:3213:3213) (3696:3696:3696))
        (PORT d[2] (3436:3436:3436) (3990:3990:3990))
        (PORT d[3] (3757:3757:3757) (4284:4284:4284))
        (PORT d[4] (2727:2727:2727) (3150:3150:3150))
        (PORT d[5] (3527:3527:3527) (4001:4001:4001))
        (PORT d[6] (2865:2865:2865) (3243:3243:3243))
        (PORT d[7] (4992:4992:4992) (5819:5819:5819))
        (PORT d[8] (1772:1772:1772) (2087:2087:2087))
        (PORT d[9] (3746:3746:3746) (4308:4308:4308))
        (PORT d[10] (2919:2919:2919) (3362:3362:3362))
        (PORT d[11] (3215:3215:3215) (3727:3727:3727))
        (PORT d[12] (3038:3038:3038) (3476:3476:3476))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3648:3648:3648))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (3479:3479:3479) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2344:2344:2344))
        (PORT d[1] (2109:2109:2109) (2424:2424:2424))
        (PORT d[2] (1509:1509:1509) (1758:1758:1758))
        (PORT d[3] (1501:1501:1501) (1730:1730:1730))
        (PORT d[4] (1019:1019:1019) (1176:1176:1176))
        (PORT d[5] (1567:1567:1567) (1842:1842:1842))
        (PORT d[6] (1925:1925:1925) (2193:2193:2193))
        (PORT d[7] (2884:2884:2884) (3379:3379:3379))
        (PORT d[8] (1344:1344:1344) (1557:1557:1557))
        (PORT d[9] (1891:1891:1891) (2209:2209:2209))
        (PORT d[10] (2232:2232:2232) (2582:2582:2582))
        (PORT d[11] (1642:1642:1642) (1904:1904:1904))
        (PORT d[12] (1330:1330:1330) (1533:1533:1533))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (2986:2986:2986) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (2986:2986:2986) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1539:1539:1539))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (6106:6106:6106))
        (PORT d[1] (3237:3237:3237) (3725:3725:3725))
        (PORT d[2] (3609:3609:3609) (4186:4186:4186))
        (PORT d[3] (3936:3936:3936) (4487:4487:4487))
        (PORT d[4] (3037:3037:3037) (3496:3496:3496))
        (PORT d[5] (3694:3694:3694) (4189:4189:4189))
        (PORT d[6] (3149:3149:3149) (3565:3565:3565))
        (PORT d[7] (4400:4400:4400) (5124:5124:5124))
        (PORT d[8] (1749:1749:1749) (2057:2057:2057))
        (PORT d[9] (3778:3778:3778) (4347:4347:4347))
        (PORT d[10] (3123:3123:3123) (3601:3601:3601))
        (PORT d[11] (3383:3383:3383) (3913:3913:3913))
        (PORT d[12] (3059:3059:3059) (3500:3500:3500))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2296:2296:2296))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2302:2302:2302) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1251:1251:1251))
        (PORT d[1] (2138:2138:2138) (2459:2459:2459))
        (PORT d[2] (1694:1694:1694) (1965:1965:1965))
        (PORT d[3] (1678:1678:1678) (1927:1927:1927))
        (PORT d[4] (987:987:987) (1138:1138:1138))
        (PORT d[5] (1582:1582:1582) (1860:1860:1860))
        (PORT d[6] (2092:2092:2092) (2386:2386:2386))
        (PORT d[7] (2695:2695:2695) (3160:3160:3160))
        (PORT d[8] (2185:2185:2185) (2522:2522:2522))
        (PORT d[9] (1895:1895:1895) (2209:2209:2209))
        (PORT d[10] (2334:2334:2334) (2701:2701:2701))
        (PORT d[11] (1547:1547:1547) (1806:1806:1806))
        (PORT d[12] (1512:1512:1512) (1747:1747:1747))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (3163:3163:3163) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (3163:3163:3163) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1627:1627:1627))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (5373:5373:5373))
        (PORT d[1] (3262:3262:3262) (3765:3765:3765))
        (PORT d[2] (3769:3769:3769) (4380:4380:4380))
        (PORT d[3] (3807:3807:3807) (4357:4357:4357))
        (PORT d[4] (3393:3393:3393) (3906:3906:3906))
        (PORT d[5] (4425:4425:4425) (5006:5006:5006))
        (PORT d[6] (3875:3875:3875) (4456:4456:4456))
        (PORT d[7] (4027:4027:4027) (4696:4696:4696))
        (PORT d[8] (1873:1873:1873) (2205:2205:2205))
        (PORT d[9] (4055:4055:4055) (4661:4661:4661))
        (PORT d[10] (2766:2766:2766) (3191:3191:3191))
        (PORT d[11] (2895:2895:2895) (3372:3372:3372))
        (PORT d[12] (3393:3393:3393) (3897:3897:3897))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2216:2216:2216))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2239:2239:2239) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1786:1786:1786))
        (PORT d[1] (2013:2013:2013) (2318:2318:2318))
        (PORT d[2] (2260:2260:2260) (2630:2630:2630))
        (PORT d[3] (1592:1592:1592) (1860:1860:1860))
        (PORT d[4] (2076:2076:2076) (2362:2362:2362))
        (PORT d[5] (1755:1755:1755) (2049:2049:2049))
        (PORT d[6] (2054:2054:2054) (2333:2333:2333))
        (PORT d[7] (2264:2264:2264) (2675:2675:2675))
        (PORT d[8] (2374:2374:2374) (2739:2739:2739))
        (PORT d[9] (2091:2091:2091) (2448:2448:2448))
        (PORT d[10] (2138:2138:2138) (2488:2488:2488))
        (PORT d[11] (1741:1741:1741) (2031:2031:2031))
        (PORT d[12] (2212:2212:2212) (2518:2518:2518))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2997:2997:2997) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2997:2997:2997) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1628:1628:1628))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (5397:5397:5397))
        (PORT d[1] (2918:2918:2918) (3378:3378:3378))
        (PORT d[2] (3401:3401:3401) (3954:3954:3954))
        (PORT d[3] (3265:3265:3265) (3735:3735:3735))
        (PORT d[4] (2904:2904:2904) (3361:3361:3361))
        (PORT d[5] (3615:3615:3615) (4083:4083:4083))
        (PORT d[6] (3889:3889:3889) (4469:4469:4469))
        (PORT d[7] (4014:4014:4014) (4673:4673:4673))
        (PORT d[8] (1735:1735:1735) (2054:2054:2054))
        (PORT d[9] (3761:3761:3761) (4324:4324:4324))
        (PORT d[10] (2380:2380:2380) (2743:2743:2743))
        (PORT d[11] (2507:2507:2507) (2924:2924:2924))
        (PORT d[12] (3020:3020:3020) (3467:3467:3467))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2442:2442:2442))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2424:2424:2424) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1795:1795:1795))
        (PORT d[1] (1626:1626:1626) (1876:1876:1876))
        (PORT d[2] (2268:2268:2268) (2648:2648:2648))
        (PORT d[3] (1902:1902:1902) (2203:2203:2203))
        (PORT d[4] (1724:1724:1724) (1971:1971:1971))
        (PORT d[5] (1556:1556:1556) (1827:1827:1827))
        (PORT d[6] (1687:1687:1687) (1909:1909:1909))
        (PORT d[7] (2259:2259:2259) (2663:2663:2663))
        (PORT d[8] (1664:1664:1664) (1942:1942:1942))
        (PORT d[9] (1881:1881:1881) (2187:2187:2187))
        (PORT d[10] (2002:2002:2002) (2328:2328:2328))
        (PORT d[11] (1537:1537:1537) (1798:1798:1798))
        (PORT d[12] (1724:1724:1724) (1960:1960:1960))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (2663:2663:2663) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (2663:2663:2663) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1510:1510:1510))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4870:4870:4870) (5689:5689:5689))
        (PORT d[1] (3089:3089:3089) (3540:3540:3540))
        (PORT d[2] (3531:3531:3531) (4081:4081:4081))
        (PORT d[3] (3436:3436:3436) (3915:3915:3915))
        (PORT d[4] (2743:2743:2743) (3171:3171:3171))
        (PORT d[5] (3377:3377:3377) (3830:3830:3830))
        (PORT d[6] (4111:4111:4111) (4740:4740:4740))
        (PORT d[7] (4610:4610:4610) (5383:5383:5383))
        (PORT d[8] (2393:2393:2393) (2790:2790:2790))
        (PORT d[9] (4760:4760:4760) (5464:5464:5464))
        (PORT d[10] (2536:2536:2536) (2922:2922:2922))
        (PORT d[11] (2292:2292:2292) (2663:2663:2663))
        (PORT d[12] (3037:3037:3037) (3474:3474:3474))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2070:2070:2070))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (2089:2089:2089) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2057:2057:2057))
        (PORT d[1] (1740:1740:1740) (2006:2006:2006))
        (PORT d[2] (1628:1628:1628) (1879:1879:1879))
        (PORT d[3] (1364:1364:1364) (1577:1577:1577))
        (PORT d[4] (1384:1384:1384) (1593:1593:1593))
        (PORT d[5] (1702:1702:1702) (1994:1994:1994))
        (PORT d[6] (1315:1315:1315) (1515:1515:1515))
        (PORT d[7] (2211:2211:2211) (2604:2604:2604))
        (PORT d[8] (1461:1461:1461) (1682:1682:1682))
        (PORT d[9] (1586:1586:1586) (1853:1853:1853))
        (PORT d[10] (1750:1750:1750) (2027:2027:2027))
        (PORT d[11] (1499:1499:1499) (1742:1742:1742))
        (PORT d[12] (1307:1307:1307) (1502:1502:1502))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT ena (2622:2622:2622) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT d[0] (2622:2622:2622) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1192:1192:1192))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (4053:4053:4053))
        (PORT d[1] (3421:3421:3421) (3957:3957:3957))
        (PORT d[2] (3286:3286:3286) (3822:3822:3822))
        (PORT d[3] (2899:2899:2899) (3307:3307:3307))
        (PORT d[4] (3361:3361:3361) (3860:3860:3860))
        (PORT d[5] (3350:3350:3350) (3818:3818:3818))
        (PORT d[6] (2874:2874:2874) (3272:3272:3272))
        (PORT d[7] (3337:3337:3337) (3857:3857:3857))
        (PORT d[8] (1318:1318:1318) (1557:1557:1557))
        (PORT d[9] (3170:3170:3170) (3648:3648:3648))
        (PORT d[10] (3292:3292:3292) (3823:3823:3823))
        (PORT d[11] (1749:1749:1749) (2036:2036:2036))
        (PORT d[12] (3355:3355:3355) (3828:3828:3828))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (3262:3262:3262))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (3214:3214:3214) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1500:1500:1500))
        (PORT d[1] (762:762:762) (893:893:893))
        (PORT d[2] (2025:2025:2025) (2322:2322:2322))
        (PORT d[3] (1447:1447:1447) (1666:1666:1666))
        (PORT d[4] (1678:1678:1678) (1940:1940:1940))
        (PORT d[5] (1080:1080:1080) (1251:1251:1251))
        (PORT d[6] (1179:1179:1179) (1354:1354:1354))
        (PORT d[7] (660:660:660) (784:784:784))
        (PORT d[8] (593:593:593) (707:707:707))
        (PORT d[9] (794:794:794) (940:940:940))
        (PORT d[10] (793:793:793) (927:927:927))
        (PORT d[11] (986:986:986) (1133:1133:1133))
        (PORT d[12] (779:779:779) (912:912:912))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (2588:2588:2588) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (2588:2588:2588) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1216:1216:1216))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5590:5590:5590) (6512:6512:6512))
        (PORT d[1] (3784:3784:3784) (4358:4358:4358))
        (PORT d[2] (3975:3975:3975) (4601:4601:4601))
        (PORT d[3] (4274:4274:4274) (4864:4864:4864))
        (PORT d[4] (3283:3283:3283) (3787:3787:3787))
        (PORT d[5] (4038:4038:4038) (4576:4576:4576))
        (PORT d[6] (3496:3496:3496) (4012:4012:4012))
        (PORT d[7] (4595:4595:4595) (5362:5362:5362))
        (PORT d[8] (1388:1388:1388) (1651:1651:1651))
        (PORT d[9] (3915:3915:3915) (4496:4496:4496))
        (PORT d[10] (2292:2292:2292) (2654:2654:2654))
        (PORT d[11] (3759:3759:3759) (4343:4343:4343))
        (PORT d[12] (3420:3420:3420) (3914:3914:3914))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2195:2195:2195))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2219:2219:2219) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2400:2400:2400))
        (PORT d[1] (1964:1964:1964) (2287:2287:2287))
        (PORT d[2] (1891:1891:1891) (2200:2200:2200))
        (PORT d[3] (2030:2030:2030) (2323:2323:2323))
        (PORT d[4] (1193:1193:1193) (1372:1372:1372))
        (PORT d[5] (1331:1331:1331) (1566:1566:1566))
        (PORT d[6] (5449:5449:5449) (6205:6205:6205))
        (PORT d[7] (2338:2338:2338) (2756:2756:2756))
        (PORT d[8] (1847:1847:1847) (2139:2139:2139))
        (PORT d[9] (1860:1860:1860) (2184:2184:2184))
        (PORT d[10] (4883:4883:4883) (5635:5635:5635))
        (PORT d[11] (5598:5598:5598) (6382:6382:6382))
        (PORT d[12] (1865:1865:1865) (2151:2151:2151))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (3543:3543:3543) (3995:3995:3995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (3543:3543:3543) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1205:1205:1205))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5915:5915:5915) (6879:6879:6879))
        (PORT d[1] (3970:3970:3970) (4574:4574:4574))
        (PORT d[2] (4331:4331:4331) (5007:5007:5007))
        (PORT d[3] (4644:4644:4644) (5288:5288:5288))
        (PORT d[4] (3672:3672:3672) (4234:4234:4234))
        (PORT d[5] (4391:4391:4391) (4973:4973:4973))
        (PORT d[6] (3862:3862:3862) (4428:4428:4428))
        (PORT d[7] (3166:3166:3166) (3664:3664:3664))
        (PORT d[8] (1589:1589:1589) (1878:1878:1878))
        (PORT d[9] (3531:3531:3531) (4057:4057:4057))
        (PORT d[10] (2661:2661:2661) (3077:3077:3077))
        (PORT d[11] (2193:2193:2193) (2565:2565:2565))
        (PORT d[12] (3788:3788:3788) (4332:4332:4332))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2696:2696:2696))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2682:2682:2682) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2138:2138:2138))
        (PORT d[1] (1950:1950:1950) (2265:2265:2265))
        (PORT d[2] (1905:1905:1905) (2209:2209:2209))
        (PORT d[3] (1734:1734:1734) (2019:2019:2019))
        (PORT d[4] (3182:3182:3182) (3689:3689:3689))
        (PORT d[5] (1361:1361:1361) (1605:1605:1605))
        (PORT d[6] (5106:5106:5106) (5821:5821:5821))
        (PORT d[7] (1984:1984:1984) (2343:2343:2343))
        (PORT d[8] (1468:1468:1468) (1699:1699:1699))
        (PORT d[9] (2274:2274:2274) (2672:2672:2672))
        (PORT d[10] (2298:2298:2298) (2665:2665:2665))
        (PORT d[11] (1708:1708:1708) (1983:1983:1983))
        (PORT d[12] (2216:2216:2216) (2546:2546:2546))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (3927:3927:3927) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (3927:3927:3927) (4444:4444:4444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1228:1228:1228))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5757:5757:5757) (6697:6697:6697))
        (PORT d[1] (3982:3982:3982) (4589:4589:4589))
        (PORT d[2] (4157:4157:4157) (4809:4809:4809))
        (PORT d[3] (4648:4648:4648) (5294:5294:5294))
        (PORT d[4] (3648:3648:3648) (4205:4205:4205))
        (PORT d[5] (4370:4370:4370) (4945:4945:4945))
        (PORT d[6] (3844:3844:3844) (4408:4408:4408))
        (PORT d[7] (4789:4789:4789) (5582:5582:5582))
        (PORT d[8] (1396:1396:1396) (1653:1653:1653))
        (PORT d[9] (3376:3376:3376) (3888:3888:3888))
        (PORT d[10] (2472:2472:2472) (2855:2855:2855))
        (PORT d[11] (3924:3924:3924) (4520:4520:4520))
        (PORT d[12] (3768:3768:3768) (4308:4308:4308))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2129:2129:2129))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2176:2176:2176) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2176:2176:2176))
        (PORT d[1] (1812:1812:1812) (2105:2105:2105))
        (PORT d[2] (1892:1892:1892) (2203:2203:2203))
        (PORT d[3] (1739:1739:1739) (2025:2025:2025))
        (PORT d[4] (1382:1382:1382) (1588:1588:1588))
        (PORT d[5] (1186:1186:1186) (1399:1399:1399))
        (PORT d[6] (5114:5114:5114) (5830:5830:5830))
        (PORT d[7] (2305:2305:2305) (2712:2712:2712))
        (PORT d[8] (1642:1642:1642) (1903:1903:1903))
        (PORT d[9] (2445:2445:2445) (2864:2864:2864))
        (PORT d[10] (4678:4678:4678) (5406:5406:5406))
        (PORT d[11] (5396:5396:5396) (6153:6153:6153))
        (PORT d[12] (2038:2038:2038) (2342:2342:2342))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (3744:3744:3744) (4236:4236:4236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (3744:3744:3744) (4236:4236:4236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (1099:1099:1099))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (4219:4219:4219))
        (PORT d[1] (3412:3412:3412) (3942:3942:3942))
        (PORT d[2] (3293:3293:3293) (3832:3832:3832))
        (PORT d[3] (2922:2922:2922) (3335:3335:3335))
        (PORT d[4] (3372:3372:3372) (3888:3888:3888))
        (PORT d[5] (3357:3357:3357) (3827:3827:3827))
        (PORT d[6] (2870:2870:2870) (3270:3270:3270))
        (PORT d[7] (5711:5711:5711) (6650:6650:6650))
        (PORT d[8] (1115:1115:1115) (1328:1328:1328))
        (PORT d[9] (3156:3156:3156) (3636:3636:3636))
        (PORT d[10] (3289:3289:3289) (3817:3817:3817))
        (PORT d[11] (1738:1738:1738) (2031:2031:2031))
        (PORT d[12] (1798:1798:1798) (2054:2054:2054))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2892:2892:2892))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (2844:2844:2844) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1474:1474:1474))
        (PORT d[1] (770:770:770) (899:899:899))
        (PORT d[2] (2017:2017:2017) (2313:2313:2313))
        (PORT d[3] (1257:1257:1257) (1449:1449:1449))
        (PORT d[4] (1666:1666:1666) (1924:1924:1924))
        (PORT d[5] (1073:1073:1073) (1243:1243:1243))
        (PORT d[6] (1176:1176:1176) (1352:1352:1352))
        (PORT d[7] (661:661:661) (785:785:785))
        (PORT d[8] (752:752:752) (885:885:885))
        (PORT d[9] (811:811:811) (959:959:959))
        (PORT d[10] (819:819:819) (962:962:962))
        (PORT d[11] (987:987:987) (1130:1130:1130))
        (PORT d[12] (789:789:789) (921:921:921))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (2606:2606:2606) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (2606:2606:2606) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1232:1232:1232))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (6492:6492:6492))
        (PORT d[1] (3802:3802:3802) (4380:4380:4380))
        (PORT d[2] (4137:4137:4137) (4785:4785:4785))
        (PORT d[3] (4467:4467:4467) (5088:5088:5088))
        (PORT d[4] (3458:3458:3458) (3986:3986:3986))
        (PORT d[5] (4195:4195:4195) (4749:4749:4749))
        (PORT d[6] (3662:3662:3662) (4201:4201:4201))
        (PORT d[7] (4603:4603:4603) (5371:5371:5371))
        (PORT d[8] (1386:1386:1386) (1647:1647:1647))
        (PORT d[9] (4094:4094:4094) (4703:4703:4703))
        (PORT d[10] (2290:2290:2290) (2646:2646:2646))
        (PORT d[11] (2384:2384:2384) (2781:2781:2781))
        (PORT d[12] (3597:3597:3597) (4114:4114:4114))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2988:2988:2988))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2928:2928:2928) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2398:2398:2398))
        (PORT d[1] (1766:1766:1766) (2064:2064:2064))
        (PORT d[2] (1874:1874:1874) (2181:2181:2181))
        (PORT d[3] (2344:2344:2344) (2697:2697:2697))
        (PORT d[4] (1362:1362:1362) (1565:1565:1565))
        (PORT d[5] (1096:1096:1096) (1297:1297:1297))
        (PORT d[6] (5291:5291:5291) (6032:6032:6032))
        (PORT d[7] (2341:2341:2341) (2765:2765:2765))
        (PORT d[8] (1811:1811:1811) (2093:2093:2093))
        (PORT d[9] (2615:2615:2615) (3054:3054:3054))
        (PORT d[10] (4876:4876:4876) (5632:5632:5632))
        (PORT d[11] (5581:5581:5581) (6363:6363:6363))
        (PORT d[12] (2198:2198:2198) (2528:2528:2528))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (3558:3558:3558) (4023:4023:4023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (3558:3558:3558) (4023:4023:4023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1239:1239:1239))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (6506:6506:6506))
        (PORT d[1] (3616:3616:3616) (4167:4167:4167))
        (PORT d[2] (3967:3967:3967) (4593:4593:4593))
        (PORT d[3] (4290:4290:4290) (4890:4890:4890))
        (PORT d[4] (3284:3284:3284) (3789:3789:3789))
        (PORT d[5] (4023:4023:4023) (4555:4555:4555))
        (PORT d[6] (3335:3335:3335) (3770:3770:3770))
        (PORT d[7] (4427:4427:4427) (5173:5173:5173))
        (PORT d[8] (1402:1402:1402) (1667:1667:1667))
        (PORT d[9] (3914:3914:3914) (4495:4495:4495))
        (PORT d[10] (2089:2089:2089) (2418:2418:2418))
        (PORT d[11] (3751:3751:3751) (4332:4332:4332))
        (PORT d[12] (3423:3423:3423) (3916:3916:3916))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2797:2797:2797))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2788:2788:2788) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2411:2411:2411))
        (PORT d[1] (1972:1972:1972) (2291:2291:2291))
        (PORT d[2] (1869:1869:1869) (2175:2175:2175))
        (PORT d[3] (1570:1570:1570) (1827:1827:1827))
        (PORT d[4] (1195:1195:1195) (1377:1377:1377))
        (PORT d[5] (1200:1200:1200) (1420:1420:1420))
        (PORT d[6] (2297:2297:2297) (2616:2616:2616))
        (PORT d[7] (2532:2532:2532) (2984:2984:2984))
        (PORT d[8] (1847:1847:1847) (2140:2140:2140))
        (PORT d[9] (1844:1844:1844) (2163:2163:2163))
        (PORT d[10] (4896:4896:4896) (5655:5655:5655))
        (PORT d[11] (1535:1535:1535) (1791:1791:1791))
        (PORT d[12] (1854:1854:1854) (2133:2133:2133))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (3536:3536:3536) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (3536:3536:3536) (3998:3998:3998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1492:1492:1492))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (5113:5113:5113))
        (PORT d[1] (3627:3627:3627) (4177:4177:4177))
        (PORT d[2] (4125:4125:4125) (4781:4781:4781))
        (PORT d[3] (4121:4121:4121) (4712:4712:4712))
        (PORT d[4] (3750:3750:3750) (4319:4319:4319))
        (PORT d[5] (4663:4663:4663) (5287:5287:5287))
        (PORT d[6] (3699:3699:3699) (4251:4251:4251))
        (PORT d[7] (4402:4402:4402) (5124:5124:5124))
        (PORT d[8] (2247:2247:2247) (2633:2633:2633))
        (PORT d[9] (4414:4414:4414) (5067:5067:5067))
        (PORT d[10] (3108:3108:3108) (3574:3574:3574))
        (PORT d[11] (3485:3485:3485) (4029:4029:4029))
        (PORT d[12] (3772:3772:3772) (4339:4339:4339))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2627:2627:2627))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2571:2571:2571) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (2022:2022:2022))
        (PORT d[1] (1676:1676:1676) (1952:1952:1952))
        (PORT d[2] (2813:2813:2813) (3264:3264:3264))
        (PORT d[3] (1611:1611:1611) (1886:1886:1886))
        (PORT d[4] (2472:2472:2472) (2875:2875:2875))
        (PORT d[5] (1395:1395:1395) (1638:1638:1638))
        (PORT d[6] (2435:2435:2435) (2771:2771:2771))
        (PORT d[7] (2638:2638:2638) (3103:3103:3103))
        (PORT d[8] (2361:2361:2361) (2722:2722:2722))
        (PORT d[9] (3019:3019:3019) (3515:3515:3515))
        (PORT d[10] (5100:5100:5100) (5896:5896:5896))
        (PORT d[11] (2359:2359:2359) (2727:2727:2727))
        (PORT d[12] (2575:2575:2575) (2928:2928:2928))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2864:2864:2864) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2864:2864:2864) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1079:1079:1079))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (4384:4384:4384))
        (PORT d[1] (2500:2500:2500) (2896:2896:2896))
        (PORT d[2] (3467:3467:3467) (4031:4031:4031))
        (PORT d[3] (3080:3080:3080) (3513:3513:3513))
        (PORT d[4] (3532:3532:3532) (4052:4052:4052))
        (PORT d[5] (3535:3535:3535) (4027:4027:4027))
        (PORT d[6] (3058:3058:3058) (3486:3486:3486))
        (PORT d[7] (3322:3322:3322) (3848:3848:3848))
        (PORT d[8] (1188:1188:1188) (1410:1410:1410))
        (PORT d[9] (3175:3175:3175) (3648:3648:3648))
        (PORT d[10] (2231:2231:2231) (2576:2576:2576))
        (PORT d[11] (2558:2558:2558) (2984:2984:2984))
        (PORT d[12] (2136:2136:2136) (2444:2444:2444))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3567:3567:3567))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (3466:3466:3466) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1259:1259:1259))
        (PORT d[1] (963:963:963) (1128:1128:1128))
        (PORT d[2] (1813:1813:1813) (2075:2075:2075))
        (PORT d[3] (1248:1248:1248) (1441:1441:1441))
        (PORT d[4] (1505:1505:1505) (1746:1746:1746))
        (PORT d[5] (1975:1975:1975) (2295:2295:2295))
        (PORT d[6] (1714:1714:1714) (1960:1960:1960))
        (PORT d[7] (847:847:847) (1002:1002:1002))
        (PORT d[8] (772:772:772) (907:907:907))
        (PORT d[9] (998:998:998) (1179:1179:1179))
        (PORT d[10] (980:980:980) (1140:1140:1140))
        (PORT d[11] (1166:1166:1166) (1338:1338:1338))
        (PORT d[12] (961:961:961) (1120:1120:1120))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT ena (2764:2764:2764) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (2764:2764:2764) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1514:1514:1514))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (5135:5135:5135))
        (PORT d[1] (3441:3441:3441) (3963:3963:3963))
        (PORT d[2] (3952:3952:3952) (4585:4585:4585))
        (PORT d[3] (3963:3963:3963) (4528:4528:4528))
        (PORT d[4] (3594:3594:3594) (4139:4139:4139))
        (PORT d[5] (4478:4478:4478) (5071:5071:5071))
        (PORT d[6] (3679:3679:3679) (4232:4232:4232))
        (PORT d[7] (4220:4220:4220) (4916:4916:4916))
        (PORT d[8] (2083:2083:2083) (2446:2446:2446))
        (PORT d[9] (4407:4407:4407) (5060:5060:5060))
        (PORT d[10] (3100:3100:3100) (3565:3565:3565))
        (PORT d[11] (3329:3329:3329) (3860:3860:3860))
        (PORT d[12] (3601:3601:3601) (4143:4143:4143))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2669:2669:2669))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (2629:2629:2629) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1825:1825:1825))
        (PORT d[1] (1822:1822:1822) (2111:2111:2111))
        (PORT d[2] (2831:2831:2831) (3284:3284:3284))
        (PORT d[3] (1940:1940:1940) (2246:2246:2246))
        (PORT d[4] (2494:2494:2494) (2900:2900:2900))
        (PORT d[5] (1556:1556:1556) (1823:1823:1823))
        (PORT d[6] (2425:2425:2425) (2765:2765:2765))
        (PORT d[7] (2465:2465:2465) (2908:2908:2908))
        (PORT d[8] (2177:2177:2177) (2513:2513:2513))
        (PORT d[9] (2090:2090:2090) (2449:2449:2449))
        (PORT d[10] (5276:5276:5276) (6097:6097:6097))
        (PORT d[11] (1924:1924:1924) (2239:2239:2239))
        (PORT d[12] (2398:2398:2398) (2730:2730:2730))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT ena (3174:3174:3174) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT d[0] (3174:3174:3174) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1389:1389:1389))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5752:5752:5752) (6691:6691:6691))
        (PORT d[1] (3964:3964:3964) (4566:4566:4566))
        (PORT d[2] (4157:4157:4157) (4808:4808:4808))
        (PORT d[3] (4442:4442:4442) (5052:5052:5052))
        (PORT d[4] (3477:3477:3477) (4009:4009:4009))
        (PORT d[5] (4357:4357:4357) (4931:4931:4931))
        (PORT d[6] (3670:3670:3670) (4210:4210:4210))
        (PORT d[7] (4772:4772:4772) (5561:5561:5561))
        (PORT d[8] (1408:1408:1408) (1672:1672:1672))
        (PORT d[9] (4089:4089:4089) (4693:4693:4693))
        (PORT d[10] (2471:2471:2471) (2859:2859:2859))
        (PORT d[11] (3929:3929:3929) (4528:4528:4528))
        (PORT d[12] (3605:3605:3605) (4123:4123:4123))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2447:2447:2447))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2437:2437:2437) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2192:2192:2192))
        (PORT d[1] (1793:1793:1793) (2081:2081:2081))
        (PORT d[2] (1894:1894:1894) (2205:2205:2205))
        (PORT d[3] (2503:2503:2503) (2879:2879:2879))
        (PORT d[4] (1370:1370:1370) (1572:1572:1572))
        (PORT d[5] (1180:1180:1180) (1396:1396:1396))
        (PORT d[6] (5283:5283:5283) (6023:6023:6023))
        (PORT d[7] (2164:2164:2164) (2557:2557:2557))
        (PORT d[8] (1637:1637:1637) (1892:1892:1892))
        (PORT d[9] (2462:2462:2462) (2885:2885:2885))
        (PORT d[10] (2151:2151:2151) (2499:2499:2499))
        (PORT d[11] (5393:5393:5393) (6148:6148:6148))
        (PORT d[12] (2044:2044:2044) (2348:2348:2348))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (3744:3744:3744) (4235:4235:4235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (3744:3744:3744) (4235:4235:4235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1465:1465:1465))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (5131:5131:5131))
        (PORT d[1] (3634:3634:3634) (4183:4183:4183))
        (PORT d[2] (4125:4125:4125) (4779:4779:4779))
        (PORT d[3] (4160:4160:4160) (4757:4757:4757))
        (PORT d[4] (3734:3734:3734) (4289:4289:4289))
        (PORT d[5] (4670:4670:4670) (5296:5296:5296))
        (PORT d[6] (3694:3694:3694) (4239:4239:4239))
        (PORT d[7] (4399:4399:4399) (5117:5117:5117))
        (PORT d[8] (2270:2270:2270) (2662:2662:2662))
        (PORT d[9] (3740:3740:3740) (4296:4296:4296))
        (PORT d[10] (3285:3285:3285) (3776:3776:3776))
        (PORT d[11] (3499:3499:3499) (4048:4048:4048))
        (PORT d[12] (3785:3785:3785) (4357:4357:4357))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3334:3334:3334))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (3219:3219:3219) (3641:3641:3641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1824:1824:1824))
        (PORT d[1] (1861:1861:1861) (2166:2166:2166))
        (PORT d[2] (2638:2638:2638) (3066:3066:3066))
        (PORT d[3] (1753:1753:1753) (2033:2033:2033))
        (PORT d[4] (2312:2312:2312) (2692:2692:2692))
        (PORT d[5] (1390:1390:1390) (1635:1635:1635))
        (PORT d[6] (2459:2459:2459) (2805:2805:2805))
        (PORT d[7] (2661:2661:2661) (3136:3136:3136))
        (PORT d[8] (2359:2359:2359) (2717:2717:2717))
        (PORT d[9] (3041:3041:3041) (3547:3547:3547))
        (PORT d[10] (5113:5113:5113) (5913:5913:5913))
        (PORT d[11] (6063:6063:6063) (6924:6924:6924))
        (PORT d[12] (2582:2582:2582) (2937:2937:2937))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT ena (2891:2891:2891) (3281:3281:3281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT d[0] (2891:2891:2891) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1422:1422:1422))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5762:5762:5762) (6705:6705:6705))
        (PORT d[1] (3802:3802:3802) (4381:4381:4381))
        (PORT d[2] (3975:3975:3975) (4602:4602:4602))
        (PORT d[3] (4471:4471:4471) (5095:5095:5095))
        (PORT d[4] (3454:3454:3454) (3982:3982:3982))
        (PORT d[5] (4043:4043:4043) (4580:4580:4580))
        (PORT d[6] (3483:3483:3483) (3993:3993:3993))
        (PORT d[7] (4613:4613:4613) (5383:5383:5383))
        (PORT d[8] (1371:1371:1371) (1631:1631:1631))
        (PORT d[9] (3371:3371:3371) (3878:3878:3878))
        (PORT d[10] (2293:2293:2293) (2650:2650:2650))
        (PORT d[11] (3756:3756:3756) (4337:4337:4337))
        (PORT d[12] (3584:3584:3584) (4099:4099:4099))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2351:2351:2351))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2356:2356:2356) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2414:2414:2414))
        (PORT d[1] (2075:2075:2075) (2408:2408:2408))
        (PORT d[2] (1897:1897:1897) (2209:2209:2209))
        (PORT d[3] (2031:2031:2031) (2323:2323:2323))
        (PORT d[4] (1204:1204:1204) (1388:1388:1388))
        (PORT d[5] (1154:1154:1154) (1361:1361:1361))
        (PORT d[6] (5443:5443:5443) (6198:6198:6198))
        (PORT d[7] (2337:2337:2337) (2755:2755:2755))
        (PORT d[8] (1828:1828:1828) (2116:2116:2116))
        (PORT d[9] (2616:2616:2616) (3054:3054:3054))
        (PORT d[10] (4889:4889:4889) (5647:5647:5647))
        (PORT d[11] (5579:5579:5579) (6357:6357:6357))
        (PORT d[12] (2024:2024:2024) (2328:2328:2328))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (3562:3562:3562) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (3562:3562:3562) (4019:4019:4019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (1023:1023:1023))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5919:5919:5919) (6881:6881:6881))
        (PORT d[1] (4158:4158:4158) (4786:4786:4786))
        (PORT d[2] (4498:4498:4498) (5196:5196:5196))
        (PORT d[3] (4823:4823:4823) (5490:5490:5490))
        (PORT d[4] (3841:3841:3841) (4422:4422:4422))
        (PORT d[5] (4557:4557:4557) (5158:5158:5158))
        (PORT d[6] (3687:3687:3687) (4227:4227:4227))
        (PORT d[7] (3148:3148:3148) (3645:3645:3645))
        (PORT d[8] (1767:1767:1767) (2085:2085:2085))
        (PORT d[9] (4435:4435:4435) (5085:5085:5085))
        (PORT d[10] (2666:2666:2666) (3078:3078:3078))
        (PORT d[11] (2201:2201:2201) (2560:2560:2560))
        (PORT d[12] (3965:3965:3965) (4533:4533:4533))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1728:1728:1728))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1830:1830:1830) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4668:4668:4668))
        (PORT d[1] (4991:4991:4991) (5757:5757:5757))
        (PORT d[2] (2100:2100:2100) (2442:2442:2442))
        (PORT d[3] (1890:1890:1890) (2188:2188:2188))
        (PORT d[4] (2996:2996:2996) (3478:3478:3478))
        (PORT d[5] (1361:1361:1361) (1597:1597:1597))
        (PORT d[6] (4917:4917:4917) (5601:5601:5601))
        (PORT d[7] (3389:3389:3389) (3980:3980:3980))
        (PORT d[8] (2495:2495:2495) (2936:2936:2936))
        (PORT d[9] (2085:2085:2085) (2453:2453:2453))
        (PORT d[10] (4343:4343:4343) (5024:5024:5024))
        (PORT d[11] (5080:5080:5080) (5795:5795:5795))
        (PORT d[12] (4748:4748:4748) (5501:5501:5501))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (4095:4095:4095) (4633:4633:4633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (4095:4095:4095) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1492:1492:1492))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (5142:5142:5142))
        (PORT d[1] (3624:3624:3624) (4171:4171:4171))
        (PORT d[2] (4290:4290:4290) (4967:4967:4967))
        (PORT d[3] (4144:4144:4144) (4734:4734:4734))
        (PORT d[4] (3764:3764:3764) (4328:4328:4328))
        (PORT d[5] (4694:4694:4694) (5330:5330:5330))
        (PORT d[6] (3707:3707:3707) (4259:4259:4259))
        (PORT d[7] (4399:4399:4399) (5118:5118:5118))
        (PORT d[8] (1598:1598:1598) (1887:1887:1887))
        (PORT d[9] (3572:3572:3572) (4105:4105:4105))
        (PORT d[10] (3306:3306:3306) (3805:3805:3805))
        (PORT d[11] (3499:3499:3499) (4050:4050:4050))
        (PORT d[12] (3783:3783:3783) (4352:4352:4352))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2315:2315:2315))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2323:2323:2323) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2055:2055:2055))
        (PORT d[1] (1863:1863:1863) (2166:2166:2166))
        (PORT d[2] (2648:2648:2648) (3080:3080:3080))
        (PORT d[3] (1766:1766:1766) (2051:2051:2051))
        (PORT d[4] (2311:2311:2311) (2691:2691:2691))
        (PORT d[5] (1374:1374:1374) (1615:1615:1615))
        (PORT d[6] (2614:2614:2614) (2981:2981:2981))
        (PORT d[7] (3154:3154:3154) (3684:3684:3684))
        (PORT d[8] (2360:2360:2360) (2718:2718:2718))
        (PORT d[9] (2847:2847:2847) (3326:3326:3326))
        (PORT d[10] (5093:5093:5093) (5888:5888:5888))
        (PORT d[11] (2371:2371:2371) (2741:2741:2741))
        (PORT d[12] (2583:2583:2583) (2937:2937:2937))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT ena (2900:2900:2900) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (2900:2900:2900) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1507:1507:1507))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (5163:5163:5163))
        (PORT d[1] (3573:3573:3573) (4097:4097:4097))
        (PORT d[2] (4118:4118:4118) (4771:4771:4771))
        (PORT d[3] (3988:3988:3988) (4561:4561:4561))
        (PORT d[4] (3584:3584:3584) (4125:4125:4125))
        (PORT d[5] (4502:4502:4502) (5106:5106:5106))
        (PORT d[6] (3687:3687:3687) (4236:4236:4236))
        (PORT d[7] (4367:4367:4367) (5078:5078:5078))
        (PORT d[8] (2107:2107:2107) (2480:2480:2480))
        (PORT d[9] (3781:3781:3781) (4347:4347:4347))
        (PORT d[10] (3120:3120:3120) (3592:3592:3592))
        (PORT d[11] (3479:3479:3479) (4022:4022:4022))
        (PORT d[12] (3783:3783:3783) (4350:4350:4350))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1938:1938:1938))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (1982:1982:1982) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2259:2259:2259))
        (PORT d[1] (1825:1825:1825) (2117:2117:2117))
        (PORT d[2] (2824:2824:2824) (3276:3276:3276))
        (PORT d[3] (1928:1928:1928) (2230:2230:2230))
        (PORT d[4] (2493:2493:2493) (2899:2899:2899))
        (PORT d[5] (1385:1385:1385) (1625:1625:1625))
        (PORT d[6] (2426:2426:2426) (2762:2762:2762))
        (PORT d[7] (3158:3158:3158) (3685:3685:3685))
        (PORT d[8] (2363:2363:2363) (2724:2724:2724))
        (PORT d[9] (2086:2086:2086) (2442:2442:2442))
        (PORT d[10] (2170:2170:2170) (2511:2511:2511))
        (PORT d[11] (2082:2082:2082) (2415:2415:2415))
        (PORT d[12] (2575:2575:2575) (2933:2933:2933))
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT ena (2690:2690:2690) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT d[0] (2690:2690:2690) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (958:958:958))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1053:1053:1053))
        (PORT d[1] (862:862:862) (988:988:988))
        (PORT d[2] (967:967:967) (1111:1111:1111))
        (PORT d[3] (2761:2761:2761) (3186:3186:3186))
        (PORT d[4] (3971:3971:3971) (4566:4566:4566))
        (PORT d[5] (1162:1162:1162) (1331:1331:1331))
        (PORT d[6] (4578:4578:4578) (5238:5238:5238))
        (PORT d[7] (1017:1017:1017) (1176:1176:1176))
        (PORT d[8] (2207:2207:2207) (2580:2580:2580))
        (PORT d[9] (4200:4200:4200) (4788:4788:4788))
        (PORT d[10] (818:818:818) (942:942:942))
        (PORT d[11] (703:703:703) (818:818:818))
        (PORT d[12] (1196:1196:1196) (1372:1372:1372))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (821:821:821))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1058:1058:1058) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (4069:4069:4069))
        (PORT d[1] (3013:3013:3013) (3499:3499:3499))
        (PORT d[2] (3935:3935:3935) (4475:4475:4475))
        (PORT d[3] (4495:4495:4495) (5136:5136:5136))
        (PORT d[4] (2572:2572:2572) (2896:2896:2896))
        (PORT d[5] (1650:1650:1650) (1945:1945:1945))
        (PORT d[6] (3362:3362:3362) (3850:3850:3850))
        (PORT d[7] (3122:3122:3122) (3671:3671:3671))
        (PORT d[8] (5085:5085:5085) (5842:5842:5842))
        (PORT d[9] (2113:2113:2113) (2467:2467:2467))
        (PORT d[10] (3920:3920:3920) (4526:4526:4526))
        (PORT d[11] (2503:2503:2503) (2906:2906:2906))
        (PORT d[12] (4413:4413:4413) (5058:5058:5058))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (1304:1304:1304) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (1304:1304:1304) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1321:1321:1321))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4759:4759:4759))
        (PORT d[1] (2832:2832:2832) (3289:3289:3289))
        (PORT d[2] (4766:4766:4766) (5510:5510:5510))
        (PORT d[3] (2951:2951:2951) (3402:3402:3402))
        (PORT d[4] (2477:2477:2477) (2875:2875:2875))
        (PORT d[5] (3980:3980:3980) (4559:4559:4559))
        (PORT d[6] (1100:1100:1100) (1296:1296:1296))
        (PORT d[7] (4019:4019:4019) (4582:4582:4582))
        (PORT d[8] (2597:2597:2597) (3020:3020:3020))
        (PORT d[9] (3327:3327:3327) (3811:3811:3811))
        (PORT d[10] (3733:3733:3733) (4330:4330:4330))
        (PORT d[11] (2332:2332:2332) (2690:2690:2690))
        (PORT d[12] (4648:4648:4648) (5330:5330:5330))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2192:2192:2192))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (2245:2245:2245) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (5135:5135:5135))
        (PORT d[1] (4640:4640:4640) (5363:5363:5363))
        (PORT d[2] (4471:4471:4471) (5097:5097:5097))
        (PORT d[3] (4944:4944:4944) (5660:5660:5660))
        (PORT d[4] (5221:5221:5221) (5923:5923:5923))
        (PORT d[5] (1703:1703:1703) (2008:2008:2008))
        (PORT d[6] (4408:4408:4408) (5035:5035:5035))
        (PORT d[7] (2741:2741:2741) (3140:3140:3140))
        (PORT d[8] (2603:2603:2603) (3021:3021:3021))
        (PORT d[9] (5151:5151:5151) (5974:5974:5974))
        (PORT d[10] (5202:5202:5202) (6013:6013:6013))
        (PORT d[11] (4642:4642:4642) (5284:5284:5284))
        (PORT d[12] (4647:4647:4647) (5331:5331:5331))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2538:2538:2538) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2538:2538:2538) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (932:932:932))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (4180:4180:4180))
        (PORT d[1] (1855:1855:1855) (2126:2126:2126))
        (PORT d[2] (2239:2239:2239) (2614:2614:2614))
        (PORT d[3] (2946:2946:2946) (3374:3374:3374))
        (PORT d[4] (2539:2539:2539) (2944:2944:2944))
        (PORT d[5] (3552:3552:3552) (4093:4093:4093))
        (PORT d[6] (2436:2436:2436) (2793:2793:2793))
        (PORT d[7] (3075:3075:3075) (3518:3518:3518))
        (PORT d[8] (1930:1930:1930) (2257:2257:2257))
        (PORT d[9] (1665:1665:1665) (1919:1919:1919))
        (PORT d[10] (3125:3125:3125) (3567:3567:3567))
        (PORT d[11] (3299:3299:3299) (3836:3836:3836))
        (PORT d[12] (1787:1787:1787) (2045:2045:2045))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1490:1490:1490))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1638:1638:1638) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2187:2187:2187))
        (PORT d[1] (1874:1874:1874) (2176:2176:2176))
        (PORT d[2] (2470:2470:2470) (2816:2816:2816))
        (PORT d[3] (2145:2145:2145) (2456:2456:2456))
        (PORT d[4] (3214:3214:3214) (3743:3743:3743))
        (PORT d[5] (3417:3417:3417) (3976:3976:3976))
        (PORT d[6] (1843:1843:1843) (2097:2097:2097))
        (PORT d[7] (3070:3070:3070) (3616:3616:3616))
        (PORT d[8] (1493:1493:1493) (1731:1731:1731))
        (PORT d[9] (1767:1767:1767) (2073:2073:2073))
        (PORT d[10] (1734:1734:1734) (2003:2003:2003))
        (PORT d[11] (2245:2245:2245) (2569:2569:2569))
        (PORT d[12] (1707:1707:1707) (1975:1975:1975))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (3482:3482:3482) (3921:3921:3921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (3482:3482:3482) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1302:1302:1302))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4763:4763:4763))
        (PORT d[1] (2663:2663:2663) (3099:3099:3099))
        (PORT d[2] (4594:4594:4594) (5316:5316:5316))
        (PORT d[3] (2946:2946:2946) (3395:3395:3395))
        (PORT d[4] (2910:2910:2910) (3359:3359:3359))
        (PORT d[5] (3986:3986:3986) (4569:4569:4569))
        (PORT d[6] (4601:4601:4601) (5254:5254:5254))
        (PORT d[7] (3972:3972:3972) (4545:4545:4545))
        (PORT d[8] (2589:2589:2589) (3011:3011:3011))
        (PORT d[9] (4220:4220:4220) (4828:4828:4828))
        (PORT d[10] (3564:3564:3564) (4140:4140:4140))
        (PORT d[11] (2499:2499:2499) (2887:2887:2887))
        (PORT d[12] (4462:4462:4462) (5114:5114:5114))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2628:2628:2628))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2593:2593:2593) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (5327:5327:5327))
        (PORT d[1] (4652:4652:4652) (5374:5374:5374))
        (PORT d[2] (4468:4468:4468) (5091:5091:5091))
        (PORT d[3] (5261:5261:5261) (6015:6015:6015))
        (PORT d[4] (5410:5410:5410) (6150:6150:6150))
        (PORT d[5] (1708:1708:1708) (2015:2015:2015))
        (PORT d[6] (4577:4577:4577) (5229:5229:5229))
        (PORT d[7] (2917:2917:2917) (3337:3337:3337))
        (PORT d[8] (5792:5792:5792) (6641:6641:6641))
        (PORT d[9] (5320:5320:5320) (6163:6163:6163))
        (PORT d[10] (5308:5308:5308) (6113:6113:6113))
        (PORT d[11] (4806:4806:4806) (5469:5469:5469))
        (PORT d[12] (2227:2227:2227) (2590:2590:2590))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2594:2594:2594) (2925:2925:2925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2594:2594:2594) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1022:1022:1022))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (826:826:826))
        (PORT d[1] (854:854:854) (982:982:982))
        (PORT d[2] (958:958:958) (1096:1096:1096))
        (PORT d[3] (2942:2942:2942) (3389:3389:3389))
        (PORT d[4] (672:672:672) (779:779:779))
        (PORT d[5] (1156:1156:1156) (1324:1324:1324))
        (PORT d[6] (893:893:893) (1056:1056:1056))
        (PORT d[7] (845:845:845) (978:978:978))
        (PORT d[8] (2193:2193:2193) (2563:2563:2563))
        (PORT d[9] (4198:4198:4198) (4787:4787:4787))
        (PORT d[10] (798:798:798) (914:914:914))
        (PORT d[11] (834:834:834) (958:958:958))
        (PORT d[12] (1209:1209:1209) (1395:1395:1395))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (843:843:843))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT d[0] (1077:1077:1077) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (4077:4077:4077))
        (PORT d[1] (3003:3003:3003) (3486:3486:3486))
        (PORT d[2] (3934:3934:3934) (4474:4474:4474))
        (PORT d[3] (4489:4489:4489) (5130:5130:5130))
        (PORT d[4] (2567:2567:2567) (2891:2891:2891))
        (PORT d[5] (1612:1612:1612) (1901:1901:1901))
        (PORT d[6] (2987:2987:2987) (3420:3420:3420))
        (PORT d[7] (2934:2934:2934) (3449:3449:3449))
        (PORT d[8] (4915:4915:4915) (5645:5645:5645))
        (PORT d[9] (2301:2301:2301) (2686:2686:2686))
        (PORT d[10] (3917:3917:3917) (4523:4523:4523))
        (PORT d[11] (2513:2513:2513) (2918:2918:2918))
        (PORT d[12] (4412:4412:4412) (5057:5057:5057))
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT ena (1301:1301:1301) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT d[0] (1301:1301:1301) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1235:1235:1235))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (5175:5175:5175))
        (PORT d[1] (2523:2523:2523) (2926:2926:2926))
        (PORT d[2] (4700:4700:4700) (5423:5423:5423))
        (PORT d[3] (4963:4963:4963) (5640:5640:5640))
        (PORT d[4] (3064:3064:3064) (3542:3542:3542))
        (PORT d[5] (3525:3525:3525) (4086:4086:4086))
        (PORT d[6] (3842:3842:3842) (4415:4415:4415))
        (PORT d[7] (2990:2990:2990) (3465:3465:3465))
        (PORT d[8] (1972:1972:1972) (2317:2317:2317))
        (PORT d[9] (4609:4609:4609) (5275:5275:5275))
        (PORT d[10] (3036:3036:3036) (3512:3512:3512))
        (PORT d[11] (2569:2569:2569) (2973:2973:2973))
        (PORT d[12] (4439:4439:4439) (5074:5074:5074))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2553:2553:2553))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2690:2690:2690) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4441:4441:4441))
        (PORT d[1] (4628:4628:4628) (5344:5344:5344))
        (PORT d[2] (2089:2089:2089) (2438:2438:2438))
        (PORT d[3] (3684:3684:3684) (4245:4245:4245))
        (PORT d[4] (2769:2769:2769) (3214:3214:3214))
        (PORT d[5] (1723:1723:1723) (2013:2013:2013))
        (PORT d[6] (4568:4568:4568) (5212:5212:5212))
        (PORT d[7] (3191:3191:3191) (3753:3753:3753))
        (PORT d[8] (2441:2441:2441) (2870:2870:2870))
        (PORT d[9] (4168:4168:4168) (4838:4838:4838))
        (PORT d[10] (4168:4168:4168) (4825:4825:4825))
        (PORT d[11] (4915:4915:4915) (5611:5611:5611))
        (PORT d[12] (4375:4375:4375) (5072:5072:5072))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (4311:4311:4311) (4885:4885:4885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (4311:4311:4311) (4885:4885:4885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (784:784:784))
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3864:3864:3864))
        (PORT d[1] (1007:1007:1007) (1165:1165:1165))
        (PORT d[2] (1014:1014:1014) (1179:1179:1179))
        (PORT d[3] (1315:1315:1315) (1508:1508:1508))
        (PORT d[4] (998:998:998) (1155:1155:1155))
        (PORT d[5] (1867:1867:1867) (2151:2151:2151))
        (PORT d[6] (2446:2446:2446) (2790:2790:2790))
        (PORT d[7] (1142:1142:1142) (1318:1318:1318))
        (PORT d[8] (1914:1914:1914) (2248:2248:2248))
        (PORT d[9] (966:966:966) (1113:1113:1113))
        (PORT d[10] (966:966:966) (1111:1111:1111))
        (PORT d[11] (1292:1292:1292) (1491:1491:1491))
        (PORT d[12] (959:959:959) (1108:1108:1108))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1179:1179:1179))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (PORT d[0] (1364:1364:1364) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2347:2347:2347))
        (PORT d[1] (2900:2900:2900) (3384:3384:3384))
        (PORT d[2] (1882:1882:1882) (2138:2138:2138))
        (PORT d[3] (3983:3983:3983) (4547:4547:4547))
        (PORT d[4] (3015:3015:3015) (3508:3508:3508))
        (PORT d[5] (2915:2915:2915) (3400:3400:3400))
        (PORT d[6] (4486:4486:4486) (5128:5128:5128))
        (PORT d[7] (3518:3518:3518) (4118:4118:4118))
        (PORT d[8] (4491:4491:4491) (5116:5116:5116))
        (PORT d[9] (4474:4474:4474) (5130:5130:5130))
        (PORT d[10] (4417:4417:4417) (5090:5090:5090))
        (PORT d[11] (4489:4489:4489) (5103:5103:5103))
        (PORT d[12] (4822:4822:4822) (5520:5520:5520))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT ena (1502:1502:1502) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (1502:1502:1502) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1047:1047:1047))
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (866:866:866))
        (PORT d[1] (874:874:874) (1008:1008:1008))
        (PORT d[2] (693:693:693) (807:807:807))
        (PORT d[3] (2780:2780:2780) (3211:3211:3211))
        (PORT d[4] (3980:3980:3980) (4577:4577:4577))
        (PORT d[5] (1163:1163:1163) (1331:1331:1331))
        (PORT d[6] (4578:4578:4578) (5238:5238:5238))
        (PORT d[7] (1041:1041:1041) (1204:1204:1204))
        (PORT d[8] (2010:2010:2010) (2353:2353:2353))
        (PORT d[9] (4199:4199:4199) (4788:4788:4788))
        (PORT d[10] (967:967:967) (1106:1106:1106))
        (PORT d[11] (1393:1393:1393) (1596:1596:1596))
        (PORT d[12] (1196:1196:1196) (1375:1375:1375))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1575:1575:1575))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d[0] (1705:1705:1705) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (4085:4085:4085))
        (PORT d[1] (3156:3156:3156) (3644:3644:3644))
        (PORT d[2] (4117:4117:4117) (4688:4688:4688))
        (PORT d[3] (4495:4495:4495) (5137:5137:5137))
        (PORT d[4] (2600:2600:2600) (2933:2933:2933))
        (PORT d[5] (1666:1666:1666) (1963:1963:1963))
        (PORT d[6] (3360:3360:3360) (3846:3846:3846))
        (PORT d[7] (3129:3129:3129) (3678:3678:3678))
        (PORT d[8] (5074:5074:5074) (5827:5827:5827))
        (PORT d[9] (2125:2125:2125) (2480:2480:2480))
        (PORT d[10] (4085:4085:4085) (4709:4709:4709))
        (PORT d[11] (2349:2349:2349) (2733:2733:2733))
        (PORT d[12] (2200:2200:2200) (2559:2559:2559))
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (PORT ena (1305:1305:1305) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (PORT d[0] (1305:1305:1305) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (640:640:640) (746:746:746))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3805:3805:3805))
        (PORT d[1] (2506:2506:2506) (2910:2910:2910))
        (PORT d[2] (2223:2223:2223) (2594:2594:2594))
        (PORT d[3] (3123:3123:3123) (3571:3571:3571))
        (PORT d[4] (2373:2373:2373) (2763:2763:2763))
        (PORT d[5] (4092:4092:4092) (4663:4663:4663))
        (PORT d[6] (2226:2226:2226) (2546:2546:2546))
        (PORT d[7] (3900:3900:3900) (4508:4508:4508))
        (PORT d[8] (1752:1752:1752) (2055:2055:2055))
        (PORT d[9] (1864:1864:1864) (2133:2133:2133))
        (PORT d[10] (3296:3296:3296) (3759:3759:3759))
        (PORT d[11] (3129:3129:3129) (3644:3644:3644))
        (PORT d[12] (2719:2719:2719) (3118:3118:3118))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2476:2476:2476))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (2450:2450:2450) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2433:2433:2433))
        (PORT d[1] (1686:1686:1686) (1961:1961:1961))
        (PORT d[2] (2846:2846:2846) (3244:3244:3244))
        (PORT d[3] (1445:1445:1445) (1667:1667:1667))
        (PORT d[4] (1691:1691:1691) (1951:1951:1951))
        (PORT d[5] (1797:1797:1797) (2108:2108:2108))
        (PORT d[6] (1904:1904:1904) (2181:2181:2181))
        (PORT d[7] (1441:1441:1441) (1695:1695:1695))
        (PORT d[8] (1318:1318:1318) (1534:1534:1534))
        (PORT d[9] (1578:1578:1578) (1854:1854:1854))
        (PORT d[10] (1548:1548:1548) (1791:1791:1791))
        (PORT d[11] (1708:1708:1708) (1956:1956:1956))
        (PORT d[12] (1535:1535:1535) (1779:1779:1779))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (3310:3310:3310) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (3310:3310:3310) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (578:578:578) (672:672:672))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1197:1197:1197))
        (PORT d[1] (792:792:792) (917:917:917))
        (PORT d[2] (827:827:827) (963:963:963))
        (PORT d[3] (1706:1706:1706) (1961:1961:1961))
        (PORT d[4] (976:976:976) (1127:1127:1127))
        (PORT d[5] (988:988:988) (1151:1151:1151))
        (PORT d[6] (770:770:770) (890:890:890))
        (PORT d[7] (949:949:949) (1101:1101:1101))
        (PORT d[8] (832:832:832) (965:965:965))
        (PORT d[9] (764:764:764) (884:884:884))
        (PORT d[10] (974:974:974) (1128:1128:1128))
        (PORT d[11] (1651:1651:1651) (1901:1901:1901))
        (PORT d[12] (1309:1309:1309) (1510:1510:1510))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (966:966:966))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (1183:1183:1183) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (4492:4492:4492))
        (PORT d[1] (4979:4979:4979) (5747:5747:5747))
        (PORT d[2] (3949:3949:3949) (4493:4493:4493))
        (PORT d[3] (3791:3791:3791) (4326:4326:4326))
        (PORT d[4] (2536:2536:2536) (2965:2965:2965))
        (PORT d[5] (2709:2709:2709) (3165:3165:3165))
        (PORT d[6] (4134:4134:4134) (4732:4732:4732))
        (PORT d[7] (3158:3158:3158) (3712:3712:3712))
        (PORT d[8] (4296:4296:4296) (4892:4892:4892))
        (PORT d[9] (2035:2035:2035) (2377:2377:2377))
        (PORT d[10] (4227:4227:4227) (4876:4876:4876))
        (PORT d[11] (4162:4162:4162) (4739:4739:4739))
        (PORT d[12] (2233:2233:2233) (2594:2594:2594))
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT ena (1119:1119:1119) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT d[0] (1119:1119:1119) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (501:501:501))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1135:1135:1135))
        (PORT d[1] (981:981:981) (1135:1135:1135))
        (PORT d[2] (1385:1385:1385) (1603:1603:1603))
        (PORT d[3] (1511:1511:1511) (1736:1736:1736))
        (PORT d[4] (992:992:992) (1152:1152:1152))
        (PORT d[5] (1878:1878:1878) (2163:2163:2163))
        (PORT d[6] (2428:2428:2428) (2763:2763:2763))
        (PORT d[7] (1141:1141:1141) (1320:1320:1320))
        (PORT d[8] (1938:1938:1938) (2281:2281:2281))
        (PORT d[9] (1517:1517:1517) (1732:1732:1732))
        (PORT d[10] (961:961:961) (1106:1106:1106))
        (PORT d[11] (1469:1469:1469) (1693:1693:1693))
        (PORT d[12] (1112:1112:1112) (1283:1283:1283))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1767:1767:1767))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1892:1892:1892) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2342:2342:2342))
        (PORT d[1] (2887:2887:2887) (3368:3368:3368))
        (PORT d[2] (4134:4134:4134) (4701:4701:4701))
        (PORT d[3] (3968:3968:3968) (4526:4526:4526))
        (PORT d[4] (3005:3005:3005) (3498:3498:3498))
        (PORT d[5] (2924:2924:2924) (3415:3415:3415))
        (PORT d[6] (4329:4329:4329) (4957:4957:4957))
        (PORT d[7] (3488:3488:3488) (4083:4083:4083))
        (PORT d[8] (4476:4476:4476) (5101:5101:5101))
        (PORT d[9] (1891:1891:1891) (2220:2220:2220))
        (PORT d[10] (2265:2265:2265) (2644:2644:2644))
        (PORT d[11] (4310:4310:4310) (4898:4898:4898))
        (PORT d[12] (2156:2156:2156) (2512:2512:2512))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (1321:1321:1321) (1429:1429:1429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1321:1321:1321) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1312:1312:1312))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4772:4772:4772))
        (PORT d[1] (2845:2845:2845) (3311:3311:3311))
        (PORT d[2] (4593:4593:4593) (5314:5314:5314))
        (PORT d[3] (3106:3106:3106) (3577:3577:3577))
        (PORT d[4] (2920:2920:2920) (3370:3370:3370))
        (PORT d[5] (3979:3979:3979) (4558:4558:4558))
        (PORT d[6] (1094:1094:1094) (1284:1284:1284))
        (PORT d[7] (3809:3809:3809) (4365:4365:4365))
        (PORT d[8] (2584:2584:2584) (2999:2999:2999))
        (PORT d[9] (3326:3326:3326) (3811:3811:3811))
        (PORT d[10] (3914:3914:3914) (4544:4544:4544))
        (PORT d[11] (2495:2495:2495) (2879:2879:2879))
        (PORT d[12] (4438:4438:4438) (5082:5082:5082))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2344:2344:2344))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2366:2366:2366) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4662:4662:4662) (5326:5326:5326))
        (PORT d[1] (4643:4643:4643) (5364:5364:5364))
        (PORT d[2] (4478:4478:4478) (5104:5104:5104))
        (PORT d[3] (4937:4937:4937) (5649:5649:5649))
        (PORT d[4] (5203:5203:5203) (5903:5903:5903))
        (PORT d[5] (1692:1692:1692) (1996:1996:1996))
        (PORT d[6] (4408:4408:4408) (5036:5036:5036))
        (PORT d[7] (2910:2910:2910) (3330:3330:3330))
        (PORT d[8] (5647:5647:5647) (6485:6485:6485))
        (PORT d[9] (5138:5138:5138) (5957:5957:5957))
        (PORT d[10] (5190:5190:5190) (5994:5994:5994))
        (PORT d[11] (4656:4656:4656) (5305:5305:5305))
        (PORT d[12] (4672:4672:4672) (5363:5363:5363))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2416:2416:2416) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2416:2416:2416) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1306:1306:1306))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (5094:5094:5094))
        (PORT d[1] (2843:2843:2843) (3306:3306:3306))
        (PORT d[2] (3543:3543:3543) (4103:4103:4103))
        (PORT d[3] (3068:3068:3068) (3530:3530:3530))
        (PORT d[4] (2995:2995:2995) (3460:3460:3460))
        (PORT d[5] (3939:3939:3939) (4542:4542:4542))
        (PORT d[6] (4777:4777:4777) (5459:5459:5459))
        (PORT d[7] (3645:3645:3645) (4179:4179:4179))
        (PORT d[8] (2739:2739:2739) (3174:3174:3174))
        (PORT d[9] (4386:4386:4386) (5009:5009:5009))
        (PORT d[10] (3739:3739:3739) (4336:4336:4336))
        (PORT d[11] (2344:2344:2344) (2708:2708:2708))
        (PORT d[12] (4648:4648:4648) (5330:5330:5330))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (3108:3108:3108))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (2983:2983:2983) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (5119:5119:5119))
        (PORT d[1] (4647:4647:4647) (5370:5370:5370))
        (PORT d[2] (4297:4297:4297) (4900:4900:4900))
        (PORT d[3] (4905:4905:4905) (5605:5605:5605))
        (PORT d[4] (5210:5210:5210) (5909:5909:5909))
        (PORT d[5] (1857:1857:1857) (2183:2183:2183))
        (PORT d[6] (4231:4231:4231) (4836:4836:4836))
        (PORT d[7] (2751:2751:2751) (3152:3152:3152))
        (PORT d[8] (2325:2325:2325) (2711:2711:2711))
        (PORT d[9] (5161:5161:5161) (5987:5987:5987))
        (PORT d[10] (4989:4989:4989) (5755:5755:5755))
        (PORT d[11] (4634:4634:4634) (5275:5275:5275))
        (PORT d[12] (4501:4501:4501) (5169:5169:5169))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (2551:2551:2551) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2551:2551:2551) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (904:904:904))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (4129:4129:4129))
        (PORT d[1] (2507:2507:2507) (2911:2911:2911))
        (PORT d[2] (2225:2225:2225) (2593:2593:2593))
        (PORT d[3] (3641:3641:3641) (4153:4153:4153))
        (PORT d[4] (4081:4081:4081) (4685:4685:4685))
        (PORT d[5] (4099:4099:4099) (4670:4670:4670))
        (PORT d[6] (2236:2236:2236) (2561:2561:2561))
        (PORT d[7] (3908:3908:3908) (4516:4516:4516))
        (PORT d[8] (1739:1739:1739) (2036:2036:2036))
        (PORT d[9] (1685:1685:1685) (1938:1938:1938))
        (PORT d[10] (3267:3267:3267) (3721:3721:3721))
        (PORT d[11] (3117:3117:3117) (3630:3630:3630))
        (PORT d[12] (1624:1624:1624) (1867:1867:1867))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2847:2847:2847))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (2810:2810:2810) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2417:2417:2417))
        (PORT d[1] (1687:1687:1687) (1960:1960:1960))
        (PORT d[2] (2844:2844:2844) (3235:3235:3235))
        (PORT d[3] (2320:2320:2320) (2657:2657:2657))
        (PORT d[4] (3243:3243:3243) (3779:3779:3779))
        (PORT d[5] (3426:3426:3426) (3984:3984:3984))
        (PORT d[6] (1897:1897:1897) (2172:2172:2172))
        (PORT d[7] (1432:1432:1432) (1682:1682:1682))
        (PORT d[8] (1491:1491:1491) (1726:1726:1726))
        (PORT d[9] (1573:1573:1573) (1843:1843:1843))
        (PORT d[10] (1574:1574:1574) (1826:1826:1826))
        (PORT d[11] (1712:1712:1712) (1953:1953:1953))
        (PORT d[12] (1535:1535:1535) (1775:1775:1775))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (3309:3309:3309) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (3309:3309:3309) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1208:1208:1208))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4734:4734:4734))
        (PORT d[1] (2665:2665:2665) (3098:3098:3098))
        (PORT d[2] (4575:4575:4575) (5292:5292:5292))
        (PORT d[3] (4556:4556:4556) (5262:5262:5262))
        (PORT d[4] (2640:2640:2640) (3054:3054:3054))
        (PORT d[5] (3812:3812:3812) (4369:4369:4369))
        (PORT d[6] (4601:4601:4601) (5253:5253:5253))
        (PORT d[7] (3867:3867:3867) (4416:4416:4416))
        (PORT d[8] (2563:2563:2563) (2976:2976:2976))
        (PORT d[9] (4228:4228:4228) (4835:4835:4835))
        (PORT d[10] (3544:3544:3544) (4117:4117:4117))
        (PORT d[11] (2316:2316:2316) (2674:2674:2674))
        (PORT d[12] (4475:4475:4475) (5134:5134:5134))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1400:1400:1400))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (1555:1555:1555) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (5338:5338:5338))
        (PORT d[1] (4806:4806:4806) (5547:5547:5547))
        (PORT d[2] (4462:4462:4462) (5084:5084:5084))
        (PORT d[3] (5081:5081:5081) (5805:5805:5805))
        (PORT d[4] (5407:5407:5407) (6143:6143:6143))
        (PORT d[5] (1704:1704:1704) (2001:2001:2001))
        (PORT d[6] (4592:4592:4592) (5248:5248:5248))
        (PORT d[7] (2928:2928:2928) (3351:3351:3351))
        (PORT d[8] (5817:5817:5817) (6678:6678:6678))
        (PORT d[9] (5340:5340:5340) (6190:6190:6190))
        (PORT d[10] (5314:5314:5314) (6120:6120:6120))
        (PORT d[11] (4818:4818:4818) (5486:5486:5486))
        (PORT d[12] (2396:2396:2396) (2781:2781:2781))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2593:2593:2593) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2593:2593:2593) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (791:791:791))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3857:3857:3857))
        (PORT d[1] (1189:1189:1189) (1380:1380:1380))
        (PORT d[2] (1183:1183:1183) (1374:1374:1374))
        (PORT d[3] (1336:1336:1336) (1540:1540:1540))
        (PORT d[4] (1510:1510:1510) (1737:1737:1737))
        (PORT d[5] (1698:1698:1698) (1960:1960:1960))
        (PORT d[6] (2435:2435:2435) (2776:2776:2776))
        (PORT d[7] (3073:3073:3073) (3490:3490:3490))
        (PORT d[8] (1738:1738:1738) (2049:2049:2049))
        (PORT d[9] (1340:1340:1340) (1531:1531:1531))
        (PORT d[10] (1140:1140:1140) (1308:1308:1308))
        (PORT d[11] (979:979:979) (1140:1140:1140))
        (PORT d[12] (1104:1104:1104) (1271:1271:1271))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1345:1345:1345))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (1512:1512:1512) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2693:2693:2693))
        (PORT d[1] (3091:3091:3091) (3604:3604:3604))
        (PORT d[2] (1703:1703:1703) (1934:1934:1934))
        (PORT d[3] (1916:1916:1916) (2184:2184:2184))
        (PORT d[4] (3022:3022:3022) (3522:3522:3522))
        (PORT d[5] (3094:3094:3094) (3610:3610:3610))
        (PORT d[6] (4503:4503:4503) (5147:5147:5147))
        (PORT d[7] (3528:3528:3528) (4133:4133:4133))
        (PORT d[8] (4661:4661:4661) (5313:5313:5313))
        (PORT d[9] (2067:2067:2067) (2421:2421:2421))
        (PORT d[10] (4426:4426:4426) (5099:5099:5099))
        (PORT d[11] (4524:4524:4524) (5148:5148:5148))
        (PORT d[12] (4981:4981:4981) (5703:5703:5703))
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT ena (1509:1509:1509) (1643:1643:1643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT d[0] (1509:1509:1509) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1251:1251:1251))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (4063:4063:4063))
        (PORT d[1] (2499:2499:2499) (2897:2897:2897))
        (PORT d[2] (3476:3476:3476) (4041:4041:4041))
        (PORT d[3] (3103:3103:3103) (3542:3542:3542))
        (PORT d[4] (3548:3548:3548) (4085:4085:4085))
        (PORT d[5] (3543:3543:3543) (4036:4036:4036))
        (PORT d[6] (3043:3043:3043) (3465:3465:3465))
        (PORT d[7] (3341:3341:3341) (3870:3870:3870))
        (PORT d[8] (1175:1175:1175) (1391:1391:1391))
        (PORT d[9] (3166:3166:3166) (3636:3636:3636))
        (PORT d[10] (2226:2226:2226) (2566:2566:2566))
        (PORT d[11] (2555:2555:2555) (2980:2980:2980))
        (PORT d[12] (2134:2134:2134) (2440:2440:2440))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3238:3238:3238))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (3197:3197:3197) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (3015:3015:3015))
        (PORT d[1] (1120:1120:1120) (1304:1304:1304))
        (PORT d[2] (1827:1827:1827) (2096:2096:2096))
        (PORT d[3] (1072:1072:1072) (1238:1238:1238))
        (PORT d[4] (1493:1493:1493) (1730:1730:1730))
        (PORT d[5] (1833:1833:1833) (2132:2132:2132))
        (PORT d[6] (1708:1708:1708) (1952:1952:1952))
        (PORT d[7] (837:837:837) (990:990:990))
        (PORT d[8] (1090:1090:1090) (1269:1269:1269))
        (PORT d[9] (985:985:985) (1159:1159:1159))
        (PORT d[10] (1006:1006:1006) (1175:1175:1175))
        (PORT d[11] (1167:1167:1167) (1335:1335:1335))
        (PORT d[12] (972:972:972) (1129:1129:1129))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2782:2782:2782) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2782:2782:2782) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1281:1281:1281))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (6805:6805:6805))
        (PORT d[1] (3426:3426:3426) (3961:3961:3961))
        (PORT d[2] (3112:3112:3112) (3622:3622:3622))
        (PORT d[3] (2748:2748:2748) (3137:3137:3137))
        (PORT d[4] (3365:3365:3365) (3884:3884:3884))
        (PORT d[5] (3170:3170:3170) (3610:3610:3610))
        (PORT d[6] (2866:2866:2866) (3263:3263:3263))
        (PORT d[7] (5533:5533:5533) (6451:6451:6451))
        (PORT d[8] (1185:1185:1185) (1407:1407:1407))
        (PORT d[9] (3194:3194:3194) (3676:3676:3676))
        (PORT d[10] (3109:3109:3109) (3611:3611:3611))
        (PORT d[11] (2188:2188:2188) (2559:2559:2559))
        (PORT d[12] (3333:3333:3333) (3800:3800:3800))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2286:2286:2286))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (2286:2286:2286) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1677:1677:1677))
        (PORT d[1] (964:964:964) (1131:1131:1131))
        (PORT d[2] (2166:2166:2166) (2475:2475:2475))
        (PORT d[3] (1432:1432:1432) (1644:1644:1644))
        (PORT d[4] (796:796:796) (940:940:940))
        (PORT d[5] (1246:1246:1246) (1441:1441:1441))
        (PORT d[6] (1187:1187:1187) (1364:1364:1364))
        (PORT d[7] (826:826:826) (974:974:974))
        (PORT d[8] (591:591:591) (701:701:701))
        (PORT d[9] (642:642:642) (769:769:769))
        (PORT d[10] (639:639:639) (756:756:756))
        (PORT d[11] (823:823:823) (950:950:950))
        (PORT d[12] (601:601:601) (708:708:708))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2792:2792:2792) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2792:2792:2792) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1656:1656:1656))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (5141:5141:5141))
        (PORT d[1] (3934:3934:3934) (4508:4508:4508))
        (PORT d[2] (4292:4292:4292) (4968:4968:4968))
        (PORT d[3] (4170:4170:4170) (4767:4767:4767))
        (PORT d[4] (3756:3756:3756) (4318:4318:4318))
        (PORT d[5] (4854:4854:4854) (5509:5509:5509))
        (PORT d[6] (3872:3872:3872) (4449:4449:4449))
        (PORT d[7] (3794:3794:3794) (4417:4417:4417))
        (PORT d[8] (2292:2292:2292) (2691:2691:2691))
        (PORT d[9] (3776:3776:3776) (4348:4348:4348))
        (PORT d[10] (3294:3294:3294) (3786:3786:3786))
        (PORT d[11] (3653:3653:3653) (4219:4219:4219))
        (PORT d[12] (3968:3968:3968) (4572:4572:4572))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2359:2359:2359))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2364:2364:2364) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (2038:2038:2038))
        (PORT d[1] (1881:1881:1881) (2190:2190:2190))
        (PORT d[2] (5794:5794:5794) (6611:6611:6611))
        (PORT d[3] (5630:5630:5630) (6456:6456:6456))
        (PORT d[4] (2463:2463:2463) (2867:2867:2867))
        (PORT d[5] (1358:1358:1358) (1601:1601:1601))
        (PORT d[6] (2615:2615:2615) (2977:2977:2977))
        (PORT d[7] (2986:2986:2986) (3491:3491:3491))
        (PORT d[8] (2528:2528:2528) (2911:2911:2911))
        (PORT d[9] (2849:2849:2849) (3330:3330:3330))
        (PORT d[10] (5097:5097:5097) (5897:5897:5897))
        (PORT d[11] (2378:2378:2378) (2749:2749:2749))
        (PORT d[12] (5014:5014:5014) (5799:5799:5799))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT ena (2889:2889:2889) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (2889:2889:2889) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1162:1162:1162))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (4234:4234:4234))
        (PORT d[1] (2498:2498:2498) (2891:2891:2891))
        (PORT d[2] (3293:3293:3293) (3830:3830:3830))
        (PORT d[3] (2929:2929:2929) (3343:3343:3343))
        (PORT d[4] (3542:3542:3542) (4087:4087:4087))
        (PORT d[5] (3371:3371:3371) (3847:3847:3847))
        (PORT d[6] (3053:3053:3053) (3483:3483:3483))
        (PORT d[7] (3174:3174:3174) (3681:3681:3681))
        (PORT d[8] (1154:1154:1154) (1367:1367:1367))
        (PORT d[9] (3158:3158:3158) (3631:3631:3631))
        (PORT d[10] (3287:3287:3287) (3812:3812:3812))
        (PORT d[11] (2370:2370:2370) (2771:2771:2771))
        (PORT d[12] (1953:1953:1953) (2228:2228:2228))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2009:2009:2009))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (2065:2065:2065) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1462:1462:1462))
        (PORT d[1] (965:965:965) (1134:1134:1134))
        (PORT d[2] (1982:1982:1982) (2268:2268:2268))
        (PORT d[3] (2171:2171:2171) (2492:2492:2492))
        (PORT d[4] (1660:1660:1660) (1917:1917:1917))
        (PORT d[5] (1073:1073:1073) (1247:1247:1247))
        (PORT d[6] (1003:1003:1003) (1152:1152:1152))
        (PORT d[7] (828:828:828) (976:976:976))
        (PORT d[8] (777:777:777) (918:918:918))
        (PORT d[9] (826:826:826) (979:979:979))
        (PORT d[10] (826:826:826) (970:970:970))
        (PORT d[11] (996:996:996) (1145:1145:1145))
        (PORT d[12] (786:786:786) (916:916:916))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT ena (2595:2595:2595) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (2595:2595:2595) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1210:1210:1210))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4585:4585:4585))
        (PORT d[1] (2503:2503:2503) (2902:2902:2902))
        (PORT d[2] (3663:3663:3663) (4254:4254:4254))
        (PORT d[3] (3261:3261:3261) (3720:3720:3720))
        (PORT d[4] (3864:3864:3864) (4443:4443:4443))
        (PORT d[5] (3719:3719:3719) (4237:4237:4237))
        (PORT d[6] (1858:1858:1858) (2131:2131:2131))
        (PORT d[7] (3513:3513:3513) (4066:4066:4066))
        (PORT d[8] (1372:1372:1372) (1620:1620:1620))
        (PORT d[9] (3351:3351:3351) (3848:3848:3848))
        (PORT d[10] (2404:2404:2404) (2773:2773:2773))
        (PORT d[11] (2751:2751:2751) (3209:3209:3209))
        (PORT d[12] (2332:2332:2332) (2670:2670:2670))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2918:2918:2918))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (2868:2868:2868) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2844:2844:2844))
        (PORT d[1] (1294:1294:1294) (1506:1506:1506))
        (PORT d[2] (1645:1645:1645) (1888:1888:1888))
        (PORT d[3] (1086:1086:1086) (1256:1256:1256))
        (PORT d[4] (1301:1301:1301) (1509:1509:1509))
        (PORT d[5] (1814:1814:1814) (2114:2114:2114))
        (PORT d[6] (1517:1517:1517) (1733:1733:1733))
        (PORT d[7] (1037:1037:1037) (1222:1222:1222))
        (PORT d[8] (962:962:962) (1125:1125:1125))
        (PORT d[9] (1162:1162:1162) (1362:1362:1362))
        (PORT d[10] (1166:1166:1166) (1352:1352:1352))
        (PORT d[11] (1528:1528:1528) (1752:1752:1752))
        (PORT d[12] (1157:1157:1157) (1346:1346:1346))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT ena (2934:2934:2934) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (2934:2934:2934) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (1017:1017:1017))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3998:3998:3998))
        (PORT d[1] (2682:2682:2682) (3103:3103:3103))
        (PORT d[2] (2267:2267:2267) (2651:2651:2651))
        (PORT d[3] (3447:3447:3447) (3932:3932:3932))
        (PORT d[4] (4085:4085:4085) (4700:4700:4700))
        (PORT d[5] (3903:3903:3903) (4446:4446:4446))
        (PORT d[6] (2037:2037:2037) (2330:2330:2330))
        (PORT d[7] (3703:3703:3703) (4283:4283:4283))
        (PORT d[8] (1556:1556:1556) (1830:1830:1830))
        (PORT d[9] (1669:1669:1669) (1909:1909:1909))
        (PORT d[10] (2571:2571:2571) (2957:2957:2957))
        (PORT d[11] (2930:2930:2930) (3411:3411:3411))
        (PORT d[12] (2524:2524:2524) (2894:2894:2894))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3003:3003:3003))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (2925:2925:2925) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2649:2649:2649))
        (PORT d[1] (1494:1494:1494) (1739:1739:1739))
        (PORT d[2] (3047:3047:3047) (3476:3476:3476))
        (PORT d[3] (1650:1650:1650) (1906:1906:1906))
        (PORT d[4] (1508:1508:1508) (1744:1744:1744))
        (PORT d[5] (1756:1756:1756) (2060:2060:2060))
        (PORT d[6] (2093:2093:2093) (2395:2395:2395))
        (PORT d[7] (1242:1242:1242) (1466:1466:1466))
        (PORT d[8] (1139:1139:1139) (1331:1331:1331))
        (PORT d[9] (1381:1381:1381) (1622:1622:1622))
        (PORT d[10] (1356:1356:1356) (1570:1570:1570))
        (PORT d[11] (1523:1523:1523) (1742:1742:1742))
        (PORT d[12] (1344:1344:1344) (1561:1561:1561))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (3126:3126:3126) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d[0] (3126:3126:3126) (3524:3524:3524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1664:1664:1664))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (5511:5511:5511))
        (PORT d[1] (3403:3403:3403) (3910:3910:3910))
        (PORT d[2] (3944:3944:3944) (4576:4576:4576))
        (PORT d[3] (3808:3808:3808) (4357:4357:4357))
        (PORT d[4] (3413:3413:3413) (3933:3933:3933))
        (PORT d[5] (4309:4309:4309) (4881:4881:4881))
        (PORT d[6] (3703:3703:3703) (4254:4254:4254))
        (PORT d[7] (4185:4185:4185) (4872:4872:4872))
        (PORT d[8] (1895:1895:1895) (2231:2231:2231))
        (PORT d[9] (4238:4238:4238) (4867:4867:4867))
        (PORT d[10] (2934:2934:2934) (3379:3379:3379))
        (PORT d[11] (3304:3304:3304) (3823:3823:3823))
        (PORT d[12] (3600:3600:3600) (4143:4143:4143))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3323:3323:3323))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (3255:3255:3255) (3616:3616:3616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (2010:2010:2010))
        (PORT d[1] (2014:2014:2014) (2329:2329:2329))
        (PORT d[2] (2062:2062:2062) (2395:2395:2395))
        (PORT d[3] (1765:1765:1765) (2052:2052:2052))
        (PORT d[4] (2229:2229:2229) (2530:2530:2530))
        (PORT d[5] (1578:1578:1578) (1847:1847:1847))
        (PORT d[6] (2236:2236:2236) (2542:2542:2542))
        (PORT d[7] (2457:2457:2457) (2899:2899:2899))
        (PORT d[8] (2171:2171:2171) (2503:2503:2503))
        (PORT d[9] (2087:2087:2087) (2448:2448:2448))
        (PORT d[10] (2319:2319:2319) (2693:2693:2693))
        (PORT d[11] (1906:1906:1906) (2217:2217:2217))
        (PORT d[12] (2393:2393:2393) (2727:2727:2727))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2991:2991:2991) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2991:2991:2991) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1691:1691:1691))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (5375:5375:5375))
        (PORT d[1] (3269:3269:3269) (3772:3772:3772))
        (PORT d[2] (3765:3765:3765) (4370:4370:4370))
        (PORT d[3] (3929:3929:3929) (4495:4495:4495))
        (PORT d[4] (3405:3405:3405) (3921:3921:3921))
        (PORT d[5] (4287:4287:4287) (4851:4851:4851))
        (PORT d[6] (3882:3882:3882) (4462:4462:4462))
        (PORT d[7] (4034:4034:4034) (4704:4704:4704))
        (PORT d[8] (1897:1897:1897) (2235:2235:2235))
        (PORT d[9] (4231:4231:4231) (4863:4863:4863))
        (PORT d[10] (2754:2754:2754) (3173:3173:3173))
        (PORT d[11] (3140:3140:3140) (3640:3640:3640))
        (PORT d[12] (3419:3419:3419) (3932:3932:3932))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2605:2605:2605))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (2569:2569:2569) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1794:1794:1794))
        (PORT d[1] (2021:2021:2021) (2336:2336:2336))
        (PORT d[2] (2057:2057:2057) (2397:2397:2397))
        (PORT d[3] (1756:1756:1756) (2044:2044:2044))
        (PORT d[4] (2076:2076:2076) (2363:2363:2363))
        (PORT d[5] (1751:1751:1751) (2047:2047:2047))
        (PORT d[6] (2055:2055:2055) (2334:2334:2334))
        (PORT d[7] (2273:2273:2273) (2685:2685:2685))
        (PORT d[8] (2376:2376:2376) (2743:2743:2743))
        (PORT d[9] (2212:2212:2212) (2553:2553:2553))
        (PORT d[10] (2311:2311:2311) (2687:2687:2687))
        (PORT d[11] (1737:1737:1737) (2021:2021:2021))
        (PORT d[12] (2220:2220:2220) (2527:2527:2527))
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT ena (2995:2995:2995) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT d[0] (2995:2995:2995) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1265:1265:1265))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (6812:6812:6812))
        (PORT d[1] (3239:3239:3239) (3750:3750:3750))
        (PORT d[2] (3112:3112:3112) (3623:3623:3623))
        (PORT d[3] (2740:2740:2740) (3129:3129:3129))
        (PORT d[4] (3196:3196:3196) (3690:3690:3690))
        (PORT d[5] (3175:3175:3175) (3621:3621:3621))
        (PORT d[6] (2686:2686:2686) (3056:3056:3056))
        (PORT d[7] (5549:5549:5549) (6469:6469:6469))
        (PORT d[8] (1186:1186:1186) (1408:1408:1408))
        (PORT d[9] (3181:3181:3181) (3657:3657:3657))
        (PORT d[10] (3111:3111:3111) (3616:3616:3616))
        (PORT d[11] (2191:2191:2191) (2563:2563:2563))
        (PORT d[12] (3167:3167:3167) (3610:3610:3610))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3538:3538:3538))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (3278:3278:3278) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1713:1713:1713))
        (PORT d[1] (588:588:588) (692:692:692))
        (PORT d[2] (921:921:921) (1066:1066:1066))
        (PORT d[3] (594:594:594) (707:707:707))
        (PORT d[4] (596:596:596) (708:708:708))
        (PORT d[5] (1260:1260:1260) (1456:1456:1456))
        (PORT d[6] (664:664:664) (769:769:769))
        (PORT d[7] (464:464:464) (553:553:553))
        (PORT d[8] (597:597:597) (713:713:713))
        (PORT d[9] (597:597:597) (707:707:707))
        (PORT d[10] (632:632:632) (748:748:748))
        (PORT d[11] (806:806:806) (930:930:930))
        (PORT d[12] (604:604:604) (713:713:713))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2933:2933:2933) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2933:2933:2933) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1681:1681:1681))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (5366:5366:5366))
        (PORT d[1] (3259:3259:3259) (3759:3759:3759))
        (PORT d[2] (3777:3777:3777) (4389:4389:4389))
        (PORT d[3] (3786:3786:3786) (4328:4328:4328))
        (PORT d[4] (3422:3422:3422) (3946:3946:3946))
        (PORT d[5] (4285:4285:4285) (4847:4847:4847))
        (PORT d[6] (3895:3895:3895) (4481:4481:4481))
        (PORT d[7] (4035:4035:4035) (4705:4705:4705))
        (PORT d[8] (1895:1895:1895) (2230:2230:2230))
        (PORT d[9] (4230:4230:4230) (4859:4859:4859))
        (PORT d[10] (2916:2916:2916) (3357:3357:3357))
        (PORT d[11] (3154:3154:3154) (3661:3661:3661))
        (PORT d[12] (3420:3420:3420) (3933:3933:3933))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2862:2862:2862))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (2809:2809:2809) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1795:1795:1795))
        (PORT d[1] (2010:2010:2010) (2322:2322:2322))
        (PORT d[2] (2054:2054:2054) (2396:2396:2396))
        (PORT d[3] (1769:1769:1769) (2060:2060:2060))
        (PORT d[4] (2244:2244:2244) (2542:2542:2542))
        (PORT d[5] (1736:1736:1736) (2028:2028:2028))
        (PORT d[6] (2235:2235:2235) (2546:2546:2546))
        (PORT d[7] (2298:2298:2298) (2720:2720:2720))
        (PORT d[8] (2003:2003:2003) (2315:2315:2315))
        (PORT d[9] (2085:2085:2085) (2443:2443:2443))
        (PORT d[10] (2313:2313:2313) (2686:2686:2686))
        (PORT d[11] (1750:1750:1750) (2042:2042:2042))
        (PORT d[12] (2221:2221:2221) (2528:2528:2528))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT ena (3013:3013:3013) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT d[0] (3013:3013:3013) (3396:3396:3396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1319:1319:1319))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (6305:6305:6305))
        (PORT d[1] (3604:3604:3604) (4150:4150:4150))
        (PORT d[2] (3793:3793:3793) (4393:4393:4393))
        (PORT d[3] (4105:4105:4105) (4676:4676:4676))
        (PORT d[4] (3102:3102:3102) (3582:3582:3582))
        (PORT d[5] (3868:3868:3868) (4386:4386:4386))
        (PORT d[6] (3330:3330:3330) (3769:3769:3769))
        (PORT d[7] (4251:4251:4251) (4966:4966:4966))
        (PORT d[8] (1555:1555:1555) (1838:1838:1838))
        (PORT d[9] (3731:3731:3731) (4286:4286:4286))
        (PORT d[10] (3306:3306:3306) (3808:3808:3808))
        (PORT d[11] (3561:3561:3561) (4117:4117:4117))
        (PORT d[12] (3251:3251:3251) (3721:3721:3721))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2409:2409:2409))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (2413:2413:2413) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1955:1955:1955))
        (PORT d[1] (1991:1991:1991) (2326:2326:2326))
        (PORT d[2] (1881:1881:1881) (2179:2179:2179))
        (PORT d[3] (1891:1891:1891) (2190:2190:2190))
        (PORT d[4] (1010:1010:1010) (1163:1163:1163))
        (PORT d[5] (1366:1366:1366) (1609:1609:1609))
        (PORT d[6] (2269:2269:2269) (2582:2582:2582))
        (PORT d[7] (2509:2509:2509) (2951:2951:2951))
        (PORT d[8] (2032:2032:2032) (2355:2355:2355))
        (PORT d[9] (1846:1846:1846) (2170:2170:2170))
        (PORT d[10] (2121:2121:2121) (2453:2453:2453))
        (PORT d[11] (1539:1539:1539) (1795:1795:1795))
        (PORT d[12] (1688:1688:1688) (1943:1943:1943))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT ena (3348:3348:3348) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (3348:3348:3348) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1315:1315:1315))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (6294:6294:6294))
        (PORT d[1] (3622:3622:3622) (4172:4172:4172))
        (PORT d[2] (3955:3955:3955) (4578:4578:4578))
        (PORT d[3] (4290:4290:4290) (4889:4889:4889))
        (PORT d[4] (3264:3264:3264) (3764:3764:3764))
        (PORT d[5] (4018:4018:4018) (4550:4550:4550))
        (PORT d[6] (3474:3474:3474) (3987:3987:3987))
        (PORT d[7] (4413:4413:4413) (5152:5152:5152))
        (PORT d[8] (1397:1397:1397) (1656:1656:1656))
        (PORT d[9] (3920:3920:3920) (4507:4507:4507))
        (PORT d[10] (3326:3326:3326) (3836:3836:3836))
        (PORT d[11] (2362:2362:2362) (2747:2747:2747))
        (PORT d[12] (3423:3423:3423) (3916:3916:3916))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2905:2905:2905))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2842:2842:2842) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2601:2601:2601))
        (PORT d[1] (1803:1803:1803) (2107:2107:2107))
        (PORT d[2] (1859:1859:1859) (2157:2157:2157))
        (PORT d[3] (1704:1704:1704) (1978:1978:1978))
        (PORT d[4] (1182:1182:1182) (1362:1362:1362))
        (PORT d[5] (1178:1178:1178) (1388:1388:1388))
        (PORT d[6] (5599:5599:5599) (6372:6372:6372))
        (PORT d[7] (2526:2526:2526) (2973:2973:2973))
        (PORT d[8] (2000:2000:2000) (2315:2315:2315))
        (PORT d[9] (1832:1832:1832) (2151:2151:2151))
        (PORT d[10] (1991:1991:1991) (2311:2311:2311))
        (PORT d[11] (1520:1520:1520) (1771:1771:1771))
        (PORT d[12] (1843:1843:1843) (2120:2120:2120))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (3368:3368:3368) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (3368:3368:3368) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1664:1664:1664))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (5172:5172:5172))
        (PORT d[1] (3806:3806:3806) (4379:4379:4379))
        (PORT d[2] (4297:4297:4297) (4975:4975:4975))
        (PORT d[3] (4299:4299:4299) (4914:4914:4914))
        (PORT d[4] (3931:3931:3931) (4525:4525:4525))
        (PORT d[5] (4862:4862:4862) (5517:5517:5517))
        (PORT d[6] (3885:3885:3885) (4466:4466:4466))
        (PORT d[7] (3818:3818:3818) (4448:4448:4448))
        (PORT d[8] (2428:2428:2428) (2840:2840:2840))
        (PORT d[9] (3768:3768:3768) (4332:4332:4332))
        (PORT d[10] (3623:3623:3623) (4164:4164:4164))
        (PORT d[11] (3660:3660:3660) (4227:4227:4227))
        (PORT d[12] (3974:3974:3974) (4576:4576:4576))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2562:2562:2562))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (2527:2527:2527) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2029:2029:2029))
        (PORT d[1] (1860:1860:1860) (2161:2161:2161))
        (PORT d[2] (5805:5805:5805) (6626:6626:6626))
        (PORT d[3] (5650:5650:5650) (6487:6487:6487))
        (PORT d[4] (2291:2291:2291) (2669:2669:2669))
        (PORT d[5] (1362:1362:1362) (1599:1599:1599))
        (PORT d[6] (2623:2623:2623) (2986:2986:2986))
        (PORT d[7] (2998:2998:2998) (3510:3510:3510))
        (PORT d[8] (2552:2552:2552) (2941:2941:2941))
        (PORT d[9] (2845:2845:2845) (3322:3322:3322))
        (PORT d[10] (4927:4927:4927) (5700:5700:5700))
        (PORT d[11] (2392:2392:2392) (2769:2769:2769))
        (PORT d[12] (2748:2748:2748) (3125:3125:3125))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (3060:3060:3060) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (3060:3060:3060) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1532:1532:1532))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (5119:5119:5119))
        (PORT d[1] (2790:2790:2790) (3252:3252:3252))
        (PORT d[2] (4464:4464:4464) (5159:5159:5159))
        (PORT d[3] (4500:4500:4500) (5146:5146:5146))
        (PORT d[4] (4084:4084:4084) (4693:4693:4693))
        (PORT d[5] (5048:5048:5048) (5734:5734:5734))
        (PORT d[6] (4058:4058:4058) (4662:4662:4662))
        (PORT d[7] (3837:3837:3837) (4472:4472:4472))
        (PORT d[8] (2607:2607:2607) (3039:3039:3039))
        (PORT d[9] (3973:3973:3973) (4575:4575:4575))
        (PORT d[10] (3645:3645:3645) (4183:4183:4183))
        (PORT d[11] (3846:3846:3846) (4437:4437:4437))
        (PORT d[12] (4154:4154:4154) (4784:4784:4784))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2222:2222:2222))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (2242:2242:2242) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2715:2715:2715))
        (PORT d[1] (2039:2039:2039) (2361:2361:2361))
        (PORT d[2] (5635:5635:5635) (6436:6436:6436))
        (PORT d[3] (5476:5476:5476) (6295:6295:6295))
        (PORT d[4] (1929:1929:1929) (2247:2247:2247))
        (PORT d[5] (2612:2612:2612) (3050:3050:3050))
        (PORT d[6] (2800:2800:2800) (3186:3186:3186))
        (PORT d[7] (3132:3132:3132) (3665:3665:3665))
        (PORT d[8] (5760:5760:5760) (6610:6610:6610))
        (PORT d[9] (2688:2688:2688) (3149:3149:3149))
        (PORT d[10] (4741:4741:4741) (5488:5488:5488))
        (PORT d[11] (5886:5886:5886) (6733:6733:6733))
        (PORT d[12] (4826:4826:4826) (5586:5586:5586))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (3257:3257:3257) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (3257:3257:3257) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1268:1268:1268))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (6964:6964:6964))
        (PORT d[1] (3416:3416:3416) (3949:3949:3949))
        (PORT d[2] (3106:3106:3106) (3617:3617:3617))
        (PORT d[3] (2760:2760:2760) (3153:3153:3153))
        (PORT d[4] (3365:3365:3365) (3880:3880:3880))
        (PORT d[5] (3184:3184:3184) (3630:3630:3630))
        (PORT d[6] (2876:2876:2876) (3277:3277:3277))
        (PORT d[7] (5705:5705:5705) (6644:6644:6644))
        (PORT d[8] (1165:1165:1165) (1380:1380:1380))
        (PORT d[9] (3185:3185:3185) (3666:3666:3666))
        (PORT d[10] (1879:1879:1879) (2171:2171:2171))
        (PORT d[11] (1747:1747:1747) (2030:2030:2030))
        (PORT d[12] (3341:3341:3341) (3808:3808:3808))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1854:1854:1854))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1928:1928:1928) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1678:1678:1678))
        (PORT d[1] (947:947:947) (1109:1109:1109))
        (PORT d[2] (2016:2016:2016) (2309:2309:2309))
        (PORT d[3] (749:749:749) (867:867:867))
        (PORT d[4] (767:767:767) (898:898:898))
        (PORT d[5] (1094:1094:1094) (1272:1272:1272))
        (PORT d[6] (829:829:829) (953:953:953))
        (PORT d[7] (825:825:825) (976:976:976))
        (PORT d[8] (592:592:592) (706:706:706))
        (PORT d[9] (643:643:643) (770:770:770))
        (PORT d[10] (627:627:627) (738:738:738))
        (PORT d[11] (974:974:974) (1120:1120:1120))
        (PORT d[12] (615:615:615) (728:728:728))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (2422:2422:2422) (2721:2721:2721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2422:2422:2422) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1185:1185:1185))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (4392:4392:4392))
        (PORT d[1] (2324:2324:2324) (2700:2700:2700))
        (PORT d[2] (3476:3476:3476) (4040:4040:4040))
        (PORT d[3] (3110:3110:3110) (3550:3550:3550))
        (PORT d[4] (3715:3715:3715) (4279:4279:4279))
        (PORT d[5] (3557:3557:3557) (4056:4056:4056))
        (PORT d[6] (1673:1673:1673) (1910:1910:1910))
        (PORT d[7] (3341:3341:3341) (3871:3871:3871))
        (PORT d[8] (1338:1338:1338) (1577:1577:1577))
        (PORT d[9] (3356:3356:3356) (3858:3858:3858))
        (PORT d[10] (2227:2227:2227) (2567:2567:2567))
        (PORT d[11] (2556:2556:2556) (2981:2981:2981))
        (PORT d[12] (2132:2132:2132) (2435:2435:2435))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1230:1230:1230))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (1376:1376:1376) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (3028:3028:3028))
        (PORT d[1] (1128:1128:1128) (1316:1316:1316))
        (PORT d[2] (1792:1792:1792) (2050:2050:2050))
        (PORT d[3] (2001:2001:2001) (2303:2303:2303))
        (PORT d[4] (1486:1486:1486) (1722:1722:1722))
        (PORT d[5] (1845:1845:1845) (2152:2152:2152))
        (PORT d[6] (1525:1525:1525) (1742:1742:1742))
        (PORT d[7] (1008:1008:1008) (1187:1187:1187))
        (PORT d[8] (965:965:965) (1134:1134:1134))
        (PORT d[9] (1003:1003:1003) (1181:1181:1181))
        (PORT d[10] (1014:1014:1014) (1184:1184:1184))
        (PORT d[11] (1525:1525:1525) (1746:1746:1746))
        (PORT d[12] (969:969:969) (1124:1124:1124))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2771:2771:2771) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2771:2771:2771) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1419:1419:1419))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (4630:4630:4630))
        (PORT d[1] (2542:2542:2542) (2956:2956:2956))
        (PORT d[2] (3189:3189:3189) (3709:3709:3709))
        (PORT d[3] (4382:4382:4382) (5095:5095:5095))
        (PORT d[4] (3282:3282:3282) (3804:3804:3804))
        (PORT d[5] (5999:5999:5999) (6832:6832:6832))
        (PORT d[6] (5177:5177:5177) (5951:5951:5951))
        (PORT d[7] (3606:3606:3606) (4193:4193:4193))
        (PORT d[8] (3117:3117:3117) (3598:3598:3598))
        (PORT d[9] (3020:3020:3020) (3477:3477:3477))
        (PORT d[10] (4023:4023:4023) (4577:4577:4577))
        (PORT d[11] (2629:2629:2629) (3073:3073:3073))
        (PORT d[12] (4074:4074:4074) (4702:4702:4702))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3270:3270:3270))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (3201:3201:3201) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (4754:4754:4754))
        (PORT d[1] (4470:4470:4470) (5171:5171:5171))
        (PORT d[2] (4740:4740:4740) (5419:5419:5419))
        (PORT d[3] (4575:4575:4575) (5269:5269:5269))
        (PORT d[4] (2832:2832:2832) (3289:3289:3289))
        (PORT d[5] (2674:2674:2674) (3127:3127:3127))
        (PORT d[6] (4880:4880:4880) (5543:5543:5543))
        (PORT d[7] (2602:2602:2602) (3062:3062:3062))
        (PORT d[8] (4668:4668:4668) (5352:5352:5352))
        (PORT d[9] (4899:4899:4899) (5676:5676:5676))
        (PORT d[10] (3829:3829:3829) (4444:4444:4444))
        (PORT d[11] (4808:4808:4808) (5497:5497:5497))
        (PORT d[12] (3925:3925:3925) (4562:4562:4562))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (2876:2876:2876) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (2876:2876:2876) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1370:1370:1370))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4849:4849:4849))
        (PORT d[1] (2742:2742:2742) (3183:3183:3183))
        (PORT d[2] (3386:3386:3386) (3934:3934:3934))
        (PORT d[3] (4562:4562:4562) (5299:5299:5299))
        (PORT d[4] (3008:3008:3008) (3498:3498:3498))
        (PORT d[5] (5811:5811:5811) (6619:6619:6619))
        (PORT d[6] (4788:4788:4788) (5494:5494:5494))
        (PORT d[7] (3217:3217:3217) (3729:3729:3729))
        (PORT d[8] (2622:2622:2622) (3058:3058:3058))
        (PORT d[9] (3201:3201:3201) (3683:3683:3683))
        (PORT d[10] (4182:4182:4182) (4751:4751:4751))
        (PORT d[11] (2979:2979:2979) (3471:3471:3471))
        (PORT d[12] (4405:4405:4405) (5073:5073:5073))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2432:2432:2432))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT d[0] (2412:2412:2412) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4960:4960:4960))
        (PORT d[1] (4669:4669:4669) (5398:5398:5398))
        (PORT d[2] (4910:4910:4910) (5609:5609:5609))
        (PORT d[3] (4768:4768:4768) (5494:5494:5494))
        (PORT d[4] (2260:2260:2260) (2631:2631:2631))
        (PORT d[5] (1922:1922:1922) (2265:2265:2265))
        (PORT d[6] (5085:5085:5085) (5777:5777:5777))
        (PORT d[7] (2607:2607:2607) (3061:3061:3061))
        (PORT d[8] (5020:5020:5020) (5759:5759:5759))
        (PORT d[9] (5285:5285:5285) (6122:6122:6122))
        (PORT d[10] (4176:4176:4176) (4838:4838:4838))
        (PORT d[11] (5143:5143:5143) (5879:5879:5879))
        (PORT d[12] (4111:4111:4111) (4775:4775:4775))
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT ena (3172:3172:3172) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT d[0] (3172:3172:3172) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1174:1174:1174))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (5133:5133:5133))
        (PORT d[1] (2295:2295:2295) (2673:2673:2673))
        (PORT d[2] (2253:2253:2253) (2636:2636:2636))
        (PORT d[3] (4182:4182:4182) (4863:4863:4863))
        (PORT d[4] (2559:2559:2559) (2969:2969:2969))
        (PORT d[5] (3205:3205:3205) (3708:3708:3708))
        (PORT d[6] (1526:1526:1526) (1812:1812:1812))
        (PORT d[7] (3085:3085:3085) (3571:3571:3571))
        (PORT d[8] (2325:2325:2325) (2691:2691:2691))
        (PORT d[9] (2815:2815:2815) (3245:3245:3245))
        (PORT d[10] (3456:3456:3456) (3945:3945:3945))
        (PORT d[11] (2368:2368:2368) (2765:2765:2765))
        (PORT d[12] (4109:4109:4109) (4728:4728:4728))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2802:2802:2802))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (2785:2785:2785) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3829:3829:3829))
        (PORT d[1] (4078:4078:4078) (4713:4713:4713))
        (PORT d[2] (4147:4147:4147) (4734:4734:4734))
        (PORT d[3] (3262:3262:3262) (3766:3766:3766))
        (PORT d[4] (3111:3111:3111) (3610:3610:3610))
        (PORT d[5] (3428:3428:3428) (3985:3985:3985))
        (PORT d[6] (4026:4026:4026) (4588:4588:4588))
        (PORT d[7] (3290:3290:3290) (3840:3840:3840))
        (PORT d[8] (2664:2664:2664) (3121:3121:3121))
        (PORT d[9] (4025:4025:4025) (4662:4662:4662))
        (PORT d[10] (3583:3583:3583) (4145:4145:4145))
        (PORT d[11] (4357:4357:4357) (4974:4974:4974))
        (PORT d[12] (3825:3825:3825) (4442:4442:4442))
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT ena (2666:2666:2666) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT d[0] (2666:2666:2666) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1136:1136:1136))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (5357:5357:5357))
        (PORT d[1] (2863:2863:2863) (3313:3313:3313))
        (PORT d[2] (2620:2620:2620) (3068:3068:3068))
        (PORT d[3] (4365:4365:4365) (5070:5070:5070))
        (PORT d[4] (2877:2877:2877) (3329:3329:3329))
        (PORT d[5] (3516:3516:3516) (4073:4073:4073))
        (PORT d[6] (4183:4183:4183) (4806:4806:4806))
        (PORT d[7] (3310:3310:3310) (3835:3835:3835))
        (PORT d[8] (2333:2333:2333) (2739:2739:2739))
        (PORT d[9] (3173:3173:3173) (3652:3652:3652))
        (PORT d[10] (3824:3824:3824) (4366:4366:4366))
        (PORT d[11] (2384:2384:2384) (2790:2790:2790))
        (PORT d[12] (4496:4496:4496) (5182:5182:5182))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2478:2478:2478))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2457:2457:2457) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (4035:4035:4035))
        (PORT d[1] (4434:4434:4434) (5120:5120:5120))
        (PORT d[2] (4493:4493:4493) (5128:5128:5128))
        (PORT d[3] (3489:3489:3489) (4023:4023:4023))
        (PORT d[4] (2482:2482:2482) (2889:2889:2889))
        (PORT d[5] (3619:3619:3619) (4203:4203:4203))
        (PORT d[6] (4371:4371:4371) (4981:4981:4981))
        (PORT d[7] (3483:3483:3483) (4057:4057:4057))
        (PORT d[8] (2462:2462:2462) (2886:2886:2886))
        (PORT d[9] (3973:3973:3973) (4609:4609:4609))
        (PORT d[10] (3938:3938:3938) (4554:4554:4554))
        (PORT d[11] (4540:4540:4540) (5182:5182:5182))
        (PORT d[12] (4198:4198:4198) (4875:4875:4875))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (3035:3035:3035) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (3035:3035:3035) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1292:1292:1292))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3422:3422:3422))
        (PORT d[1] (1487:1487:1487) (1714:1714:1714))
        (PORT d[2] (2035:2035:2035) (2375:2375:2375))
        (PORT d[3] (2777:2777:2777) (3192:3192:3192))
        (PORT d[4] (3177:3177:3177) (3662:3662:3662))
        (PORT d[5] (3188:3188:3188) (3684:3684:3684))
        (PORT d[6] (2804:2804:2804) (3213:3213:3213))
        (PORT d[7] (2721:2721:2721) (3115:3115:3115))
        (PORT d[8] (3053:3053:3053) (3482:3482:3482))
        (PORT d[9] (1306:1306:1306) (1496:1496:1496))
        (PORT d[10] (2748:2748:2748) (3131:3131:3131))
        (PORT d[11] (1766:1766:1766) (2047:2047:2047))
        (PORT d[12] (2645:2645:2645) (3053:3053:3053))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3221:3221:3221))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (3132:3132:3132) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3372:3372:3372))
        (PORT d[1] (2099:2099:2099) (2444:2444:2444))
        (PORT d[2] (2281:2281:2281) (2594:2594:2594))
        (PORT d[3] (1975:1975:1975) (2266:2266:2266))
        (PORT d[4] (4987:4987:4987) (5675:5675:5675))
        (PORT d[5] (2917:2917:2917) (3409:3409:3409))
        (PORT d[6] (2420:2420:2420) (2763:2763:2763))
        (PORT d[7] (2416:2416:2416) (2864:2864:2864))
        (PORT d[8] (1851:1851:1851) (2134:2134:2134))
        (PORT d[9] (2101:2101:2101) (2449:2449:2449))
        (PORT d[10] (1947:1947:1947) (2250:2250:2250))
        (PORT d[11] (2210:2210:2210) (2519:2519:2519))
        (PORT d[12] (1910:1910:1910) (2208:2208:2208))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (3143:3143:3143) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (3143:3143:3143) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1371:1371:1371))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4843:4843:4843))
        (PORT d[1] (2747:2747:2747) (3189:3189:3189))
        (PORT d[2] (3561:3561:3561) (4136:4136:4136))
        (PORT d[3] (4555:4555:4555) (5288:5288:5288))
        (PORT d[4] (2990:2990:2990) (3476:3476:3476))
        (PORT d[5] (3021:3021:3021) (3493:3493:3493))
        (PORT d[6] (4778:4778:4778) (5484:5484:5484))
        (PORT d[7] (3223:3223:3223) (3736:3736:3736))
        (PORT d[8] (2376:2376:2376) (2786:2786:2786))
        (PORT d[9] (3383:3383:3383) (3897:3897:3897))
        (PORT d[10] (4305:4305:4305) (4884:4884:4884))
        (PORT d[11] (2986:2986:2986) (3478:3478:3478))
        (PORT d[12] (4425:4425:4425) (5101:5101:5101))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2880:2880:2880))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (2844:2844:2844) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4984:4984:4984))
        (PORT d[1] (4658:4658:4658) (5383:5383:5383))
        (PORT d[2] (4893:4893:4893) (5582:5582:5582))
        (PORT d[3] (4760:4760:4760) (5481:5481:5481))
        (PORT d[4] (2260:2260:2260) (2630:2630:2630))
        (PORT d[5] (1923:1923:1923) (2266:2266:2266))
        (PORT d[6] (5076:5076:5076) (5764:5764:5764))
        (PORT d[7] (2421:2421:2421) (2847:2847:2847))
        (PORT d[8] (5033:5033:5033) (5774:5774:5774))
        (PORT d[9] (5273:5273:5273) (6104:6104:6104))
        (PORT d[10] (4326:4326:4326) (5001:5001:5001))
        (PORT d[11] (5133:5133:5133) (5860:5860:5860))
        (PORT d[12] (4275:4275:4275) (4961:4961:4961))
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT ena (3188:3188:3188) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT d[0] (3188:3188:3188) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1378:1378:1378))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (5325:5325:5325))
        (PORT d[1] (2514:2514:2514) (2914:2914:2914))
        (PORT d[2] (2417:2417:2417) (2838:2838:2838))
        (PORT d[3] (4357:4357:4357) (5062:5062:5062))
        (PORT d[4] (2704:2704:2704) (3135:3135:3135))
        (PORT d[5] (3371:3371:3371) (3913:3913:3913))
        (PORT d[6] (4204:4204:4204) (4828:4828:4828))
        (PORT d[7] (3289:3289:3289) (3807:3807:3807))
        (PORT d[8] (2355:2355:2355) (2716:2716:2716))
        (PORT d[9] (3005:3005:3005) (3462:3462:3462))
        (PORT d[10] (3654:3654:3654) (4180:4180:4180))
        (PORT d[11] (2402:2402:2402) (2811:2811:2811))
        (PORT d[12] (4505:4505:4505) (5148:5148:5148))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2928:2928:2928))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (2902:2902:2902) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (4025:4025:4025))
        (PORT d[1] (4254:4254:4254) (4903:4903:4903))
        (PORT d[2] (4327:4327:4327) (4939:4939:4939))
        (PORT d[3] (3341:3341:3341) (3860:3860:3860))
        (PORT d[4] (2444:2444:2444) (2846:2846:2846))
        (PORT d[5] (3611:3611:3611) (4194:4194:4194))
        (PORT d[6] (4207:4207:4207) (4795:4795:4795))
        (PORT d[7] (2639:2639:2639) (3118:3118:3118))
        (PORT d[8] (2474:2474:2474) (2901:2901:2901))
        (PORT d[9] (3804:3804:3804) (4419:4419:4419))
        (PORT d[10] (3770:3770:3770) (4360:4360:4360))
        (PORT d[11] (4560:4560:4560) (5209:5209:5209))
        (PORT d[12] (4009:4009:4009) (4651:4651:4651))
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT ena (3027:3027:3027) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT d[0] (3027:3027:3027) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1412:1412:1412))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4587:4587:4587))
        (PORT d[1] (2544:2544:2544) (2969:2969:2969))
        (PORT d[2] (3189:3189:3189) (3710:3710:3710))
        (PORT d[3] (4335:4335:4335) (5021:5021:5021))
        (PORT d[4] (3121:3121:3121) (3625:3625:3625))
        (PORT d[5] (6000:6000:6000) (6833:6833:6833))
        (PORT d[6] (5022:5022:5022) (5781:5781:5781))
        (PORT d[7] (3587:3587:3587) (4168:4168:4168))
        (PORT d[8] (3116:3116:3116) (3597:3597:3597))
        (PORT d[9] (3002:3002:3002) (3455:3455:3455))
        (PORT d[10] (3969:3969:3969) (4510:4510:4510))
        (PORT d[11] (2617:2617:2617) (3057:3057:3057))
        (PORT d[12] (4054:4054:4054) (4671:4671:4671))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2825:2825:2825))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (2754:2754:2754) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4561:4561:4561))
        (PORT d[1] (4445:4445:4445) (5139:5139:5139))
        (PORT d[2] (4732:4732:4732) (5409:5409:5409))
        (PORT d[3] (4565:4565:4565) (5252:5252:5252))
        (PORT d[4] (2666:2666:2666) (3099:3099:3099))
        (PORT d[5] (2664:2664:2664) (3114:3114:3114))
        (PORT d[6] (4696:4696:4696) (5328:5328:5328))
        (PORT d[7] (2623:2623:2623) (3089:3089:3089))
        (PORT d[8] (4677:4677:4677) (5364:5364:5364))
        (PORT d[9] (4910:4910:4910) (5693:5693:5693))
        (PORT d[10] (3842:3842:3842) (4463:4463:4463))
        (PORT d[11] (4789:4789:4789) (5471:5471:5471))
        (PORT d[12] (3902:3902:3902) (4533:4533:4533))
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT ena (2715:2715:2715) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT d[0] (2715:2715:2715) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1404:1404:1404))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4655:4655:4655))
        (PORT d[1] (2573:2573:2573) (2994:2994:2994))
        (PORT d[2] (3378:3378:3378) (3925:3925:3925))
        (PORT d[3] (4556:4556:4556) (5292:5292:5292))
        (PORT d[4] (3303:3303:3303) (3829:3829:3829))
        (PORT d[5] (5833:5833:5833) (6649:6649:6649))
        (PORT d[6] (5189:5189:5189) (5966:5966:5966))
        (PORT d[7] (3041:3041:3041) (3529:3529:3529))
        (PORT d[8] (3300:3300:3300) (3802:3802:3802))
        (PORT d[9] (3193:3193:3193) (3673:3673:3673))
        (PORT d[10] (4140:4140:4140) (4702:4702:4702))
        (PORT d[11] (2781:2781:2781) (3243:3243:3243))
        (PORT d[12] (4250:4250:4250) (4900:4900:4900))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2701:2701:2701))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (2643:2643:2643) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4777:4777:4777))
        (PORT d[1] (4636:4636:4636) (5357:5357:5357))
        (PORT d[2] (4912:4912:4912) (5613:5613:5613))
        (PORT d[3] (4760:4760:4760) (5484:5484:5484))
        (PORT d[4] (2851:2851:2851) (3310:3310:3310))
        (PORT d[5] (1901:1901:1901) (2239:2239:2239))
        (PORT d[6] (4891:4891:4891) (5552:5552:5552))
        (PORT d[7] (2750:2750:2750) (3232:3232:3232))
        (PORT d[8] (4857:4857:4857) (5570:5570:5570))
        (PORT d[9] (5087:5087:5087) (5893:5893:5893))
        (PORT d[10] (4018:4018:4018) (4664:4664:4664))
        (PORT d[11] (4972:4972:4972) (5679:5679:5679))
        (PORT d[12] (4081:4081:4081) (4737:4737:4737))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (3045:3045:3045) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (3045:3045:3045) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1423:1423:1423))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (4639:4639:4639))
        (PORT d[1] (2572:2572:2572) (2993:2993:2993))
        (PORT d[2] (3365:3365:3365) (3909:3909:3909))
        (PORT d[3] (4382:4382:4382) (5092:5092:5092))
        (PORT d[4] (3291:3291:3291) (3812:3812:3812))
        (PORT d[5] (6135:6135:6135) (6989:6989:6989))
        (PORT d[6] (5206:5206:5206) (5987:5987:5987))
        (PORT d[7] (3041:3041:3041) (3529:3529:3529))
        (PORT d[8] (3306:3306:3306) (3814:3814:3814))
        (PORT d[9] (3189:3189:3189) (3671:3671:3671))
        (PORT d[10] (3993:3993:3993) (4537:4537:4537))
        (PORT d[11] (2801:2801:2801) (3271:3271:3271))
        (PORT d[12] (4249:4249:4249) (4899:4899:4899))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3567:3567:3567))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (3436:3436:3436) (3848:3848:3848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4776:4776:4776))
        (PORT d[1] (4468:4468:4468) (5165:5165:5165))
        (PORT d[2] (4878:4878:4878) (5567:5567:5567))
        (PORT d[3] (4584:4584:4584) (5281:5281:5281))
        (PORT d[4] (2851:2851:2851) (3309:3309:3309))
        (PORT d[5] (1735:1735:1735) (2047:2047:2047))
        (PORT d[6] (4900:4900:4900) (5564:5564:5564))
        (PORT d[7] (2586:2586:2586) (3036:3036:3036))
        (PORT d[8] (4852:4852:4852) (5568:5568:5568))
        (PORT d[9] (5099:5099:5099) (5911:5911:5911))
        (PORT d[10] (4018:4018:4018) (4663:4663:4663))
        (PORT d[11] (4959:4959:4959) (5664:5664:5664))
        (PORT d[12] (4079:4079:4079) (4735:4735:4735))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (2904:2904:2904) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (2904:2904:2904) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1352:1352:1352))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (5366:5366:5366))
        (PORT d[1] (2508:2508:2508) (2905:2905:2905))
        (PORT d[2] (2429:2429:2429) (2834:2834:2834))
        (PORT d[3] (4202:4202:4202) (4892:4892:4892))
        (PORT d[4] (2709:2709:2709) (3137:3137:3137))
        (PORT d[5] (3350:3350:3350) (3884:3884:3884))
        (PORT d[6] (4215:4215:4215) (4842:4842:4842))
        (PORT d[7] (3121:3121:3121) (3618:3618:3618))
        (PORT d[8] (2354:2354:2354) (2715:2715:2715))
        (PORT d[9] (3007:3007:3007) (3467:3467:3467))
        (PORT d[10] (3630:3630:3630) (4146:4146:4146))
        (PORT d[11] (2390:2390:2390) (2792:2792:2792))
        (PORT d[12] (4306:4306:4306) (4960:4960:4960))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1967:1967:1967))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (1909:1909:1909) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3836:3836:3836))
        (PORT d[1] (4237:4237:4237) (4891:4891:4891))
        (PORT d[2] (4326:4326:4326) (4937:4937:4937))
        (PORT d[3] (3476:3476:3476) (4004:4004:4004))
        (PORT d[4] (3299:3299:3299) (3824:3824:3824))
        (PORT d[5] (3585:3585:3585) (4159:4159:4159))
        (PORT d[6] (4193:4193:4193) (4775:4775:4775))
        (PORT d[7] (3466:3466:3466) (4040:4040:4040))
        (PORT d[8] (4622:4622:4622) (5283:5283:5283))
        (PORT d[9] (3773:3773:3773) (4376:4376:4376))
        (PORT d[10] (3775:3775:3775) (4371:4371:4371))
        (PORT d[11] (4541:4541:4541) (5184:5184:5184))
        (PORT d[12] (4002:4002:4002) (4643:4643:4643))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT ena (2863:2863:2863) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (2863:2863:2863) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1182:1182:1182))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (5176:5176:5176))
        (PORT d[1] (2344:2344:2344) (2729:2729:2729))
        (PORT d[2] (2422:2422:2422) (2826:2826:2826))
        (PORT d[3] (4199:4199:4199) (4884:4884:4884))
        (PORT d[4] (2574:2574:2574) (2989:2989:2989))
        (PORT d[5] (3174:3174:3174) (3680:3680:3680))
        (PORT d[6] (1520:1520:1520) (1800:1800:1800))
        (PORT d[7] (3102:3102:3102) (3594:3594:3594))
        (PORT d[8] (2344:2344:2344) (2708:2708:2708))
        (PORT d[9] (2972:2972:2972) (3423:3423:3423))
        (PORT d[10] (3470:3470:3470) (3965:3965:3965))
        (PORT d[11] (2400:2400:2400) (2807:2807:2807))
        (PORT d[12] (4309:4309:4309) (4968:4968:4968))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (3103:3103:3103))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (PORT d[0] (3009:3009:3009) (3396:3396:3396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3836:3836:3836))
        (PORT d[1] (4072:4072:4072) (4702:4702:4702))
        (PORT d[2] (4151:4151:4151) (4744:4744:4744))
        (PORT d[3] (3320:3320:3320) (3835:3835:3835))
        (PORT d[4] (3286:3286:3286) (3821:3821:3821))
        (PORT d[5] (3423:3423:3423) (3974:3974:3974))
        (PORT d[6] (4173:4173:4173) (4753:4753:4753))
        (PORT d[7] (2816:2816:2816) (3319:3319:3319))
        (PORT d[8] (2661:2661:2661) (3115:3115:3115))
        (PORT d[9] (3594:3594:3594) (4166:4166:4166))
        (PORT d[10] (3584:3584:3584) (4146:4146:4146))
        (PORT d[11] (4363:4363:4363) (4980:4980:4980))
        (PORT d[12] (3826:3826:3826) (4442:4442:4442))
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT ena (2832:2832:2832) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT d[0] (2832:2832:2832) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1145:1145:1145))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (5166:5166:5166))
        (PORT d[1] (2726:2726:2726) (3170:3170:3170))
        (PORT d[2] (2252:2252:2252) (2635:2635:2635))
        (PORT d[3] (4022:4022:4022) (4684:4684:4684))
        (PORT d[4] (2550:2550:2550) (2952:2952:2952))
        (PORT d[5] (3217:3217:3217) (3720:3720:3720))
        (PORT d[6] (1510:1510:1510) (1791:1791:1791))
        (PORT d[7] (2922:2922:2922) (3381:3381:3381))
        (PORT d[8] (2322:2322:2322) (2676:2676:2676))
        (PORT d[9] (2815:2815:2815) (3244:3244:3244))
        (PORT d[10] (3438:3438:3438) (3922:3922:3922))
        (PORT d[11] (2266:2266:2266) (2637:2637:2637))
        (PORT d[12] (4108:4108:4108) (4727:4727:4727))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2216:2216:2216))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2234:2234:2234) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3647:3647:3647))
        (PORT d[1] (4056:4056:4056) (4684:4684:4684))
        (PORT d[2] (4145:4145:4145) (4731:4731:4731))
        (PORT d[3] (3321:3321:3321) (3834:3834:3834))
        (PORT d[4] (3122:3122:3122) (3625:3625:3625))
        (PORT d[5] (3402:3402:3402) (3951:3951:3951))
        (PORT d[6] (4012:4012:4012) (4568:4568:4568))
        (PORT d[7] (3291:3291:3291) (3845:3845:3845))
        (PORT d[8] (4452:4452:4452) (5094:5094:5094))
        (PORT d[9] (4024:4024:4024) (4662:4662:4662))
        (PORT d[10] (3588:3588:3588) (4156:4156:4156))
        (PORT d[11] (4358:4358:4358) (4974:4974:4974))
        (PORT d[12] (3818:3818:3818) (4434:4434:4434))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2677:2677:2677) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2677:2677:2677) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1420:1420:1420))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4630:4630:4630))
        (PORT d[1] (2565:2565:2565) (2985:2985:2985))
        (PORT d[2] (3196:3196:3196) (3718:3718:3718))
        (PORT d[3] (4534:4534:4534) (5262:5262:5262))
        (PORT d[4] (3294:3294:3294) (3819:3819:3819))
        (PORT d[5] (6001:6001:6001) (6837:6837:6837))
        (PORT d[6] (5187:5187:5187) (5963:5963:5963))
        (PORT d[7] (3741:3741:3741) (4339:4339:4339))
        (PORT d[8] (3294:3294:3294) (3800:3800:3800))
        (PORT d[9] (3011:3011:3011) (3465:3465:3465))
        (PORT d[10] (4011:4011:4011) (4558:4558:4558))
        (PORT d[11] (2630:2630:2630) (3074:3074:3074))
        (PORT d[12] (4242:4242:4242) (4892:4892:4892))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (3304:3304:3304))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (3203:3203:3203) (3609:3609:3609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4751:4751:4751))
        (PORT d[1] (4478:4478:4478) (5180:5180:5180))
        (PORT d[2] (2508:2508:2508) (2930:2930:2930))
        (PORT d[3] (4582:4582:4582) (5275:5275:5275))
        (PORT d[4] (2850:2850:2850) (3301:3301:3301))
        (PORT d[5] (2662:2662:2662) (3108:3108:3108))
        (PORT d[6] (4881:4881:4881) (5540:5540:5540))
        (PORT d[7] (2421:2421:2421) (2851:2851:2851))
        (PORT d[8] (4837:4837:4837) (5548:5548:5548))
        (PORT d[9] (5053:5053:5053) (5850:5850:5850))
        (PORT d[10] (3998:3998:3998) (4636:4636:4636))
        (PORT d[11] (4792:4792:4792) (5477:5477:5477))
        (PORT d[12] (3935:3935:3935) (4575:4575:4575))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (2887:2887:2887) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (2887:2887:2887) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1367:1367:1367))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4836:4836:4836))
        (PORT d[1] (2730:2730:2730) (3170:3170:3170))
        (PORT d[2] (3358:3358:3358) (3895:3895:3895))
        (PORT d[3] (4549:4549:4549) (5281:5281:5281))
        (PORT d[4] (2999:2999:2999) (3485:3485:3485))
        (PORT d[5] (5809:5809:5809) (6615:6615:6615))
        (PORT d[6] (4780:4780:4780) (5482:5482:5482))
        (PORT d[7] (3191:3191:3191) (3694:3694:3694))
        (PORT d[8] (3300:3300:3300) (3802:3802:3802))
        (PORT d[9] (3211:3211:3211) (3696:3696:3696))
        (PORT d[10] (4205:4205:4205) (4783:4783:4783))
        (PORT d[11] (2808:2808:2808) (3279:3279:3279))
        (PORT d[12] (4244:4244:4244) (4894:4894:4894))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2976:2976:2976))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2728:2728:2728) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4964:4964:4964))
        (PORT d[1] (4661:4661:4661) (5389:5389:5389))
        (PORT d[2] (4895:4895:4895) (5587:5587:5587))
        (PORT d[3] (4752:4752:4752) (5471:5471:5471))
        (PORT d[4] (2108:2108:2108) (2452:2452:2452))
        (PORT d[5] (1730:1730:1730) (2038:2038:2038))
        (PORT d[6] (5081:5081:5081) (5775:5775:5775))
        (PORT d[7] (2607:2607:2607) (3060:3060:3060))
        (PORT d[8] (4848:4848:4848) (5558:5558:5558))
        (PORT d[9] (5086:5086:5086) (5890:5890:5890))
        (PORT d[10] (4006:4006:4006) (4646:4646:4646))
        (PORT d[11] (4992:4992:4992) (5707:5707:5707))
        (PORT d[12] (4102:4102:4102) (4763:4763:4763))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (3173:3173:3173) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (3173:3173:3173) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1384:1384:1384))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (4610:4610:4610))
        (PORT d[1] (2545:2545:2545) (2960:2960:2960))
        (PORT d[2] (3008:3008:3008) (3499:3499:3499))
        (PORT d[3] (4191:4191:4191) (4872:4872:4872))
        (PORT d[4] (3126:3126:3126) (3621:3621:3621))
        (PORT d[5] (3206:3206:3206) (3706:3706:3706))
        (PORT d[6] (5024:5024:5024) (5781:5781:5781))
        (PORT d[7] (3019:3019:3019) (3499:3499:3499))
        (PORT d[8] (3132:3132:3132) (3622:3622:3622))
        (PORT d[9] (2999:2999:2999) (3453:3453:3453))
        (PORT d[10] (3815:3815:3815) (4332:4332:4332))
        (PORT d[11] (2602:2602:2602) (3039:3039:3039))
        (PORT d[12] (4053:4053:4053) (4673:4673:4673))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2454:2454:2454))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2442:2442:2442) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4560:4560:4560))
        (PORT d[1] (4277:4277:4277) (4946:4946:4946))
        (PORT d[2] (4550:4550:4550) (5200:5200:5200))
        (PORT d[3] (4401:4401:4401) (5071:5071:5071))
        (PORT d[4] (2666:2666:2666) (3101:3101:3101))
        (PORT d[5] (2476:2476:2476) (2900:2900:2900))
        (PORT d[6] (4705:4705:4705) (5339:5339:5339))
        (PORT d[7] (2437:2437:2437) (2868:2868:2868))
        (PORT d[8] (4672:4672:4672) (5362:5362:5362))
        (PORT d[9] (4922:4922:4922) (5712:5712:5712))
        (PORT d[10] (3824:3824:3824) (4436:4436:4436))
        (PORT d[11] (4777:4777:4777) (5458:5458:5458))
        (PORT d[12] (3752:3752:3752) (4367:4367:4367))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT ena (2862:2862:2862) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT d[0] (2862:2862:2862) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1325:1325:1325))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4859:4859:4859))
        (PORT d[1] (2784:2784:2784) (3242:3242:3242))
        (PORT d[2] (3562:3562:3562) (4135:4135:4135))
        (PORT d[3] (5044:5044:5044) (5758:5758:5758))
        (PORT d[4] (2811:2811:2811) (3261:3261:3261))
        (PORT d[5] (5647:5647:5647) (6436:6436:6436))
        (PORT d[6] (4598:4598:4598) (5277:5277:5277))
        (PORT d[7] (3357:3357:3357) (3882:3882:3882))
        (PORT d[8] (2352:2352:2352) (2751:2751:2751))
        (PORT d[9] (3383:3383:3383) (3893:3893:3893))
        (PORT d[10] (4196:4196:4196) (4806:4806:4806))
        (PORT d[11] (3158:3158:3158) (3671:3671:3671))
        (PORT d[12] (4564:4564:4564) (5253:5253:5253))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3337:3337:3337))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (3240:3240:3240) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4984:4984:4984))
        (PORT d[1] (4837:4837:4837) (5590:5590:5590))
        (PORT d[2] (5092:5092:5092) (5818:5818:5818))
        (PORT d[3] (4936:4936:4936) (5683:5683:5683))
        (PORT d[4] (2115:2115:2115) (2466:2466:2466))
        (PORT d[5] (2089:2089:2089) (2455:2455:2455))
        (PORT d[6] (5074:5074:5074) (5763:5763:5763))
        (PORT d[7] (2607:2607:2607) (3072:3072:3072))
        (PORT d[8] (5028:5028:5028) (5764:5764:5764))
        (PORT d[9] (5258:5258:5258) (6092:6092:6092))
        (PORT d[10] (4335:4335:4335) (5013:5013:5013))
        (PORT d[11] (5141:5141:5141) (5871:5871:5871))
        (PORT d[12] (4275:4275:4275) (4957:4957:4957))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (3806:3806:3806) (4316:4316:4316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (3806:3806:3806) (4316:4316:4316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1202:1202:1202))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (5350:5350:5350))
        (PORT d[1] (2707:2707:2707) (3139:3139:3139))
        (PORT d[2] (2415:2415:2415) (2832:2832:2832))
        (PORT d[3] (5136:5136:5136) (5838:5838:5838))
        (PORT d[4] (3051:3051:3051) (3521:3521:3521))
        (PORT d[5] (3548:3548:3548) (4114:4114:4114))
        (PORT d[6] (3843:3843:3843) (4416:4416:4416))
        (PORT d[7] (3342:3342:3342) (3867:3867:3867))
        (PORT d[8] (1961:1961:1961) (2305:2305:2305))
        (PORT d[9] (3894:3894:3894) (4467:4467:4467))
        (PORT d[10] (3049:3049:3049) (3528:3528:3528))
        (PORT d[11] (2726:2726:2726) (3149:3149:3149))
        (PORT d[12] (4677:4677:4677) (5386:5386:5386))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2007:2007:2007))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (PORT d[0] (2054:2054:2054) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (4249:4249:4249))
        (PORT d[1] (4616:4616:4616) (5327:5327:5327))
        (PORT d[2] (4668:4668:4668) (5322:5322:5322))
        (PORT d[3] (3657:3657:3657) (4210:4210:4210))
        (PORT d[4] (2609:2609:2609) (3031:3031:3031))
        (PORT d[5] (3802:3802:3802) (4412:4412:4412))
        (PORT d[6] (4545:4545:4545) (5178:5178:5178))
        (PORT d[7] (3022:3022:3022) (3561:3561:3561))
        (PORT d[8] (2441:2441:2441) (2862:2862:2862))
        (PORT d[9] (4151:4151:4151) (4816:4816:4816))
        (PORT d[10] (4132:4132:4132) (4782:4782:4782))
        (PORT d[11] (4897:4897:4897) (5594:5594:5594))
        (PORT d[12] (4356:4356:4356) (5047:5047:5047))
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (PORT ena (4485:4485:4485) (5073:5073:5073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (PORT d[0] (4485:4485:4485) (5073:5073:5073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1359:1359:1359))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (5272:5272:5272))
        (PORT d[1] (2746:2746:2746) (3195:3195:3195))
        (PORT d[2] (3923:3923:3923) (4545:4545:4545))
        (PORT d[3] (4706:4706:4706) (5378:5378:5378))
        (PORT d[4] (2771:2771:2771) (3216:3216:3216))
        (PORT d[5] (5436:5436:5436) (6191:6191:6191))
        (PORT d[6] (4228:4228:4228) (4849:4849:4849))
        (PORT d[7] (3795:3795:3795) (4420:4420:4420))
        (PORT d[8] (1984:1984:1984) (2335:2335:2335))
        (PORT d[9] (4141:4141:4141) (4761:4761:4761))
        (PORT d[10] (4008:4008:4008) (4598:4598:4598))
        (PORT d[11] (2586:2586:2586) (3011:3011:3011))
        (PORT d[12] (4408:4408:4408) (5065:5065:5065))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2917:2917:2917))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (2883:2883:2883) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2497:2497:2497))
        (PORT d[1] (5053:5053:5053) (5837:5837:5837))
        (PORT d[2] (5454:5454:5454) (6231:6231:6231))
        (PORT d[3] (1816:1816:1816) (2123:2123:2123))
        (PORT d[4] (1880:1880:1880) (2186:2186:2186))
        (PORT d[5] (2446:2446:2446) (2871:2871:2871))
        (PORT d[6] (5599:5599:5599) (6360:6360:6360))
        (PORT d[7] (2611:2611:2611) (3067:3067:3067))
        (PORT d[8] (5420:5420:5420) (6221:6221:6221))
        (PORT d[9] (2311:2311:2311) (2706:2706:2706))
        (PORT d[10] (4580:4580:4580) (5310:5310:5310))
        (PORT d[11] (5550:5550:5550) (6347:6347:6347))
        (PORT d[12] (4646:4646:4646) (5387:5387:5387))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (3429:3429:3429) (3886:3886:3886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (3429:3429:3429) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1073:1073:1073))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4780:4780:4780))
        (PORT d[1] (2689:2689:2689) (3111:3111:3111))
        (PORT d[2] (2250:2250:2250) (2632:2632:2632))
        (PORT d[3] (3479:3479:3479) (3972:3972:3972))
        (PORT d[4] (4088:4088:4088) (4700:4700:4700))
        (PORT d[5] (3924:3924:3924) (4475:4475:4475))
        (PORT d[6] (2026:2026:2026) (2318:2318:2318))
        (PORT d[7] (3722:3722:3722) (4307:4307:4307))
        (PORT d[8] (1710:1710:1710) (2002:2002:2002))
        (PORT d[9] (1865:1865:1865) (2140:2140:2140))
        (PORT d[10] (2746:2746:2746) (3156:3156:3156))
        (PORT d[11] (2926:2926:2926) (3404:3404:3404))
        (PORT d[12] (2702:2702:2702) (3097:3097:3097))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2252:2252:2252))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d[0] (2267:2267:2267) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2638:2638:2638))
        (PORT d[1] (1506:1506:1506) (1753:1753:1753))
        (PORT d[2] (3019:3019:3019) (3439:3439:3439))
        (PORT d[3] (1642:1642:1642) (1898:1898:1898))
        (PORT d[4] (1686:1686:1686) (1948:1948:1948))
        (PORT d[5] (1643:1643:1643) (1938:1938:1938))
        (PORT d[6] (1511:1511:1511) (1723:1723:1723))
        (PORT d[7] (1411:1411:1411) (1659:1659:1659))
        (PORT d[8] (1315:1315:1315) (1529:1529:1529))
        (PORT d[9] (1386:1386:1386) (1625:1625:1625))
        (PORT d[10] (1393:1393:1393) (1617:1617:1617))
        (PORT d[11] (1534:1534:1534) (1754:1754:1754))
        (PORT d[12] (1344:1344:1344) (1554:1554:1554))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT ena (3151:3151:3151) (3553:3553:3553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT d[0] (3151:3151:3151) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (1053:1053:1053))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3987:3987:3987))
        (PORT d[1] (2498:2498:2498) (2902:2902:2902))
        (PORT d[2] (2215:2215:2215) (2580:2580:2580))
        (PORT d[3] (3494:3494:3494) (3992:3992:3992))
        (PORT d[4] (4096:4096:4096) (4710:4710:4710))
        (PORT d[5] (4081:4081:4081) (4650:4650:4650))
        (PORT d[6] (2240:2240:2240) (2571:2571:2571))
        (PORT d[7] (3888:3888:3888) (4494:4494:4494))
        (PORT d[8] (1730:1730:1730) (2026:2026:2026))
        (PORT d[9] (1873:1873:1873) (2146:2146:2146))
        (PORT d[10] (2775:2775:2775) (3192:3192:3192))
        (PORT d[11] (3128:3128:3128) (3643:3643:3643))
        (PORT d[12] (2718:2718:2718) (3117:3117:3117))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1420:1420:1420))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1588:1588:1588) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2628:2628:2628))
        (PORT d[1] (1531:1531:1531) (1790:1790:1790))
        (PORT d[2] (2858:2858:2858) (3261:3261:3261))
        (PORT d[3] (1442:1442:1442) (1656:1656:1656))
        (PORT d[4] (1527:1527:1527) (1764:1764:1764))
        (PORT d[5] (1647:1647:1647) (1944:1944:1944))
        (PORT d[6] (1895:1895:1895) (2168:2168:2168))
        (PORT d[7] (1422:1422:1422) (1672:1672:1672))
        (PORT d[8] (1318:1318:1318) (1533:1533:1533))
        (PORT d[9] (1359:1359:1359) (1587:1587:1587))
        (PORT d[10] (1383:1383:1383) (1602:1602:1602))
        (PORT d[11] (1696:1696:1696) (1941:1941:1941))
        (PORT d[12] (1361:1361:1361) (1579:1579:1579))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (3144:3144:3144) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (3144:3144:3144) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1285:1285:1285))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4435:4435:4435) (5175:5175:5175))
        (PORT d[1] (2698:2698:2698) (3131:3131:3131))
        (PORT d[2] (4690:4690:4690) (5412:5412:5412))
        (PORT d[3] (4995:4995:4995) (5680:5680:5680))
        (PORT d[4] (3241:3241:3241) (3741:3741:3741))
        (PORT d[5] (3715:3715:3715) (4295:4295:4295))
        (PORT d[6] (3827:3827:3827) (4402:4402:4402))
        (PORT d[7] (3173:3173:3173) (3676:3676:3676))
        (PORT d[8] (1960:1960:1960) (2305:2305:2305))
        (PORT d[9] (4613:4613:4613) (5284:5284:5284))
        (PORT d[10] (2862:2862:2862) (3309:3309:3309))
        (PORT d[11] (2557:2557:2557) (2964:2964:2964))
        (PORT d[12] (4157:4157:4157) (4754:4754:4754))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2784:2784:2784))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2742:2742:2742) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4456:4456:4456))
        (PORT d[1] (4806:4806:4806) (5543:5543:5543))
        (PORT d[2] (2080:2080:2080) (2424:2424:2424))
        (PORT d[3] (3850:3850:3850) (4431:4431:4431))
        (PORT d[4] (2809:2809:2809) (3263:3263:3263))
        (PORT d[5] (3983:3983:3983) (4620:4620:4620))
        (PORT d[6] (4708:4708:4708) (5359:5359:5359))
        (PORT d[7] (3212:3212:3212) (3776:3776:3776))
        (PORT d[8] (2472:2472:2472) (2898:2898:2898))
        (PORT d[9] (4164:4164:4164) (4830:4830:4830))
        (PORT d[10] (4160:4160:4160) (4815:4815:4815))
        (PORT d[11] (4908:4908:4908) (5601:5601:5601))
        (PORT d[12] (4563:4563:4563) (5290:5290:5290))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (4288:4288:4288) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (4288:4288:4288) (4855:4855:4855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1353:1353:1353))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4928:4928:4928))
        (PORT d[1] (2754:2754:2754) (3210:3210:3210))
        (PORT d[2] (4790:4790:4790) (5523:5523:5523))
        (PORT d[3] (4715:4715:4715) (5387:5387:5387))
        (PORT d[4] (2766:2766:2766) (3211:3211:3211))
        (PORT d[5] (5468:5468:5468) (6234:6234:6234))
        (PORT d[6] (4406:4406:4406) (5059:5059:5059))
        (PORT d[7] (3553:3553:3553) (4104:4104:4104))
        (PORT d[8] (2148:2148:2148) (2518:2518:2518))
        (PORT d[9] (3582:3582:3582) (4123:4123:4123))
        (PORT d[10] (4003:4003:4003) (4587:4587:4587))
        (PORT d[11] (2771:2771:2771) (3227:3227:3227))
        (PORT d[12] (4569:4569:4569) (5240:5240:5240))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2454:2454:2454))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT d[0] (2468:2468:2468) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2517:2517:2517))
        (PORT d[1] (5053:5053:5053) (5842:5842:5842))
        (PORT d[2] (5273:5273:5273) (6018:6018:6018))
        (PORT d[3] (5113:5113:5113) (5878:5878:5878))
        (PORT d[4] (2252:2252:2252) (2620:2620:2620))
        (PORT d[5] (2289:2289:2289) (2685:2685:2685))
        (PORT d[6] (5467:5467:5467) (6220:6220:6220))
        (PORT d[7] (2450:2450:2450) (2888:2888:2888))
        (PORT d[8] (5424:5424:5424) (6231:6231:6231))
        (PORT d[9] (2315:2315:2315) (2709:2709:2709))
        (PORT d[10] (4550:4550:4550) (5265:5265:5265))
        (PORT d[11] (5520:5520:5520) (6312:6312:6312))
        (PORT d[12] (4488:4488:4488) (5209:5209:5209))
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT ena (3636:3636:3636) (4120:4120:4120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT d[0] (3636:3636:3636) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1330:1330:1330))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4213:4213:4213) (4908:4908:4908))
        (PORT d[1] (2759:2759:2759) (3212:3212:3212))
        (PORT d[2] (3768:3768:3768) (4366:4366:4366))
        (PORT d[3] (4870:4870:4870) (5564:5564:5564))
        (PORT d[4] (2611:2611:2611) (3039:3039:3039))
        (PORT d[5] (5459:5459:5459) (6220:6220:6220))
        (PORT d[6] (4426:4426:4426) (5082:5082:5082))
        (PORT d[7] (3399:3399:3399) (3936:3936:3936))
        (PORT d[8] (2161:2161:2161) (2533:2533:2533))
        (PORT d[9] (3578:3578:3578) (4118:4118:4118))
        (PORT d[10] (4025:4025:4025) (4615:4615:4615))
        (PORT d[11] (2782:2782:2782) (3239:3239:3239))
        (PORT d[12] (4578:4578:4578) (5251:5251:5251))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2402:2402:2402))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2376:2376:2376) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2314:2314:2314))
        (PORT d[1] (5032:5032:5032) (5814:5814:5814))
        (PORT d[2] (5281:5281:5281) (6030:6030:6030))
        (PORT d[3] (5110:5110:5110) (5878:5878:5878))
        (PORT d[4] (2253:2253:2253) (2619:2619:2619))
        (PORT d[5] (1522:1522:1522) (1791:1791:1791))
        (PORT d[6] (5420:5420:5420) (6157:6157:6157))
        (PORT d[7] (2781:2781:2781) (3265:3265:3265))
        (PORT d[8] (5219:5219:5219) (5986:5986:5986))
        (PORT d[9] (5424:5424:5424) (6279:6279:6279))
        (PORT d[10] (4371:4371:4371) (5061:5061:5061))
        (PORT d[11] (5356:5356:5356) (6123:6123:6123))
        (PORT d[12] (4464:4464:4464) (5176:5176:5176))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (3624:3624:3624) (4111:4111:4111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (3624:3624:3624) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1265:1265:1265))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (5132:5132:5132))
        (PORT d[1] (2690:2690:2690) (3125:3125:3125))
        (PORT d[2] (4700:4700:4700) (5423:5423:5423))
        (PORT d[3] (4962:4962:4962) (5639:5639:5639))
        (PORT d[4] (3064:3064:3064) (3543:3543:3543))
        (PORT d[5] (3361:3361:3361) (3900:3900:3900))
        (PORT d[6] (3838:3838:3838) (4412:4412:4412))
        (PORT d[7] (3190:3190:3190) (3701:3701:3701))
        (PORT d[8] (1984:1984:1984) (2336:2336:2336))
        (PORT d[9] (3353:3353:3353) (3854:3854:3854))
        (PORT d[10] (3041:3041:3041) (3518:3518:3518))
        (PORT d[11] (2715:2715:2715) (3137:3137:3137))
        (PORT d[12] (4161:4161:4161) (4759:4759:4759))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2345:2345:2345))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2355:2355:2355) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4455:4455:4455))
        (PORT d[1] (4794:4794:4794) (5531:5531:5531))
        (PORT d[2] (4685:4685:4685) (5345:5345:5345))
        (PORT d[3] (1903:1903:1903) (2205:2205:2205))
        (PORT d[4] (2795:2795:2795) (3247:3247:3247))
        (PORT d[5] (3966:3966:3966) (4596:4596:4596))
        (PORT d[6] (4710:4710:4710) (5365:5365:5365))
        (PORT d[7] (3177:3177:3177) (3735:3735:3735))
        (PORT d[8] (2441:2441:2441) (2863:2863:2863))
        (PORT d[9] (4169:4169:4169) (4838:4838:4838))
        (PORT d[10] (4146:4146:4146) (4794:4794:4794))
        (PORT d[11] (4903:4903:4903) (5594:5594:5594))
        (PORT d[12] (4376:4376:4376) (5072:5072:5072))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (4311:4311:4311) (4884:4884:4884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (4311:4311:4311) (4884:4884:4884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1064:1064:1064))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (4012:4012:4012))
        (PORT d[1] (2303:2303:2303) (2677:2677:2677))
        (PORT d[2] (2250:2250:2250) (2629:2629:2629))
        (PORT d[3] (3472:3472:3472) (3964:3964:3964))
        (PORT d[4] (3905:3905:3905) (4489:4489:4489))
        (PORT d[5] (3910:3910:3910) (4455:4455:4455))
        (PORT d[6] (2048:2048:2048) (2344:2344:2344))
        (PORT d[7] (3711:3711:3711) (4292:4292:4292))
        (PORT d[8] (1544:1544:1544) (1811:1811:1811))
        (PORT d[9] (1680:1680:1680) (1924:1924:1924))
        (PORT d[10] (2587:2587:2587) (2975:2975:2975))
        (PORT d[11] (2936:2936:2936) (3425:3425:3425))
        (PORT d[12] (1299:1299:1299) (1487:1487:1487))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1442:1442:1442))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d[0] (1570:1570:1570) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2655:2655:2655))
        (PORT d[1] (1508:1508:1508) (1755:1755:1755))
        (PORT d[2] (3037:3037:3037) (3462:3462:3462))
        (PORT d[3] (1417:1417:1417) (1627:1627:1627))
        (PORT d[4] (1667:1667:1667) (1921:1921:1921))
        (PORT d[5] (1621:1621:1621) (1908:1908:1908))
        (PORT d[6] (2086:2086:2086) (2387:2387:2387))
        (PORT d[7] (1233:1233:1233) (1454:1454:1454))
        (PORT d[8] (1322:1322:1322) (1542:1542:1542))
        (PORT d[9] (1375:1375:1375) (1611:1611:1611))
        (PORT d[10] (1385:1385:1385) (1609:1609:1609))
        (PORT d[11] (1525:1525:1525) (1739:1739:1739))
        (PORT d[12] (1350:1350:1350) (1566:1566:1566))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT ena (3132:3132:3132) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT d[0] (3132:3132:3132) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1216:1216:1216))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (5305:5305:5305))
        (PORT d[1] (2843:2843:2843) (3291:3291:3291))
        (PORT d[2] (2592:2592:2592) (3037:3037:3037))
        (PORT d[3] (5132:5132:5132) (5829:5829:5829))
        (PORT d[4] (2888:2888:2888) (3343:3343:3343))
        (PORT d[5] (3546:3546:3546) (4110:4110:4110))
        (PORT d[6] (4031:4031:4031) (4635:4635:4635))
        (PORT d[7] (3362:3362:3362) (3893:3893:3893))
        (PORT d[8] (2163:2163:2163) (2545:2545:2545))
        (PORT d[9] (3181:3181:3181) (3662:3662:3662))
        (PORT d[10] (3209:3209:3209) (3706:3706:3706))
        (PORT d[11] (2363:2363:2363) (2761:2761:2761))
        (PORT d[12] (4335:4335:4335) (4957:4957:4957))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1810:1810:1810))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (1872:1872:1872) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (4225:4225:4225))
        (PORT d[1] (4443:4443:4443) (5129:5129:5129))
        (PORT d[2] (4514:4514:4514) (5152:5152:5152))
        (PORT d[3] (3517:3517:3517) (4059:4059:4059))
        (PORT d[4] (2312:2312:2312) (2690:2690:2690))
        (PORT d[5] (3794:3794:3794) (4403:4403:4403))
        (PORT d[6] (4394:4394:4394) (5011:5011:5011))
        (PORT d[7] (2836:2836:2836) (3344:3344:3344))
        (PORT d[8] (2469:2469:2469) (2894:2894:2894))
        (PORT d[9] (3994:3994:3994) (4637:4637:4637))
        (PORT d[10] (3961:3961:3961) (4582:4582:4582))
        (PORT d[11] (4734:4734:4734) (5408:5408:5408))
        (PORT d[12] (4195:4195:4195) (4866:4866:4866))
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (PORT ena (4488:4488:4488) (5083:5083:5083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (PORT d[0] (4488:4488:4488) (5083:5083:5083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1245:1245:1245))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (5166:5166:5166))
        (PORT d[1] (2714:2714:2714) (3148:3148:3148))
        (PORT d[2] (2592:2592:2592) (3035:3035:3035))
        (PORT d[3] (5131:5131:5131) (5828:5828:5828))
        (PORT d[4] (3045:3045:3045) (3515:3515:3515))
        (PORT d[5] (3556:3556:3556) (4122:4122:4122))
        (PORT d[6] (4023:4023:4023) (4626:4626:4626))
        (PORT d[7] (3349:3349:3349) (3874:3874:3874))
        (PORT d[8] (2142:2142:2142) (2517:2517:2517))
        (PORT d[9] (3336:3336:3336) (3836:3836:3836))
        (PORT d[10] (3045:3045:3045) (3518:3518:3518))
        (PORT d[11] (2737:2737:2737) (3161:3161:3161))
        (PORT d[12] (4334:4334:4334) (4956:4956:4956))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1789:1789:1789))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1903:1903:1903) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (4246:4246:4246))
        (PORT d[1] (4421:4421:4421) (5097:5097:5097))
        (PORT d[2] (4516:4516:4516) (5155:5155:5155))
        (PORT d[3] (3777:3777:3777) (4344:4344:4344))
        (PORT d[4] (2598:2598:2598) (3016:3016:3016))
        (PORT d[5] (3788:3788:3788) (4392:4392:4392))
        (PORT d[6] (4534:4534:4534) (5166:5166:5166))
        (PORT d[7] (3028:3028:3028) (3573:3573:3573))
        (PORT d[8] (2470:2470:2470) (2899:2899:2899))
        (PORT d[9] (3985:3985:3985) (4628:4628:4628))
        (PORT d[10] (3962:3962:3962) (4583:4583:4583))
        (PORT d[11] (4727:4727:4727) (5399:5399:5399))
        (PORT d[12] (4366:4366:4366) (5064:5064:5064))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (4487:4487:4487) (5083:5083:5083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (4487:4487:4487) (5083:5083:5083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1358:1358:1358))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4889:4889:4889))
        (PORT d[1] (2783:2783:2783) (3242:3242:3242))
        (PORT d[2] (3763:3763:3763) (4365:4365:4365))
        (PORT d[3] (4697:4697:4697) (5361:5361:5361))
        (PORT d[4] (2625:2625:2625) (3062:3062:3062))
        (PORT d[5] (5444:5444:5444) (6200:6200:6200))
        (PORT d[6] (4242:4242:4242) (4869:4869:4869))
        (PORT d[7] (3576:3576:3576) (4134:4134:4134))
        (PORT d[8] (2131:2131:2131) (2499:2499:2499))
        (PORT d[9] (4136:4136:4136) (4754:4754:4754))
        (PORT d[10] (4008:4008:4008) (4594:4594:4594))
        (PORT d[11] (2609:2609:2609) (3046:3046:3046))
        (PORT d[12] (4555:4555:4555) (5226:5226:5226))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3552:3552:3552))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (3400:3400:3400) (3845:3845:3845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2518:2518:2518))
        (PORT d[1] (5067:5067:5067) (5849:5849:5849))
        (PORT d[2] (5279:5279:5279) (6031:6031:6031))
        (PORT d[3] (5290:5290:5290) (6083:6083:6083))
        (PORT d[4] (1903:1903:1903) (2213:2213:2213))
        (PORT d[5] (2280:2280:2280) (2672:2672:2672))
        (PORT d[6] (5457:5457:5457) (6207:6207:6207))
        (PORT d[7] (2612:2612:2612) (3072:3072:3072))
        (PORT d[8] (5430:5430:5430) (6233:6233:6233))
        (PORT d[9] (2307:2307:2307) (2702:2702:2702))
        (PORT d[10] (4558:4558:4558) (5279:5279:5279))
        (PORT d[11] (5529:5529:5529) (6318:6318:6318))
        (PORT d[12] (4621:4621:4621) (5355:5355:5355))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (3624:3624:3624) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d[0] (3624:3624:3624) (4114:4114:4114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1188:1188:1188))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (4290:4290:4290))
        (PORT d[1] (2110:2110:2110) (2448:2448:2448))
        (PORT d[2] (2238:2238:2238) (2614:2614:2614))
        (PORT d[3] (3116:3116:3116) (3565:3565:3565))
        (PORT d[4] (2515:2515:2515) (2914:2914:2914))
        (PORT d[5] (3532:3532:3532) (4067:4067:4067))
        (PORT d[6] (2414:2414:2414) (2763:2763:2763))
        (PORT d[7] (3086:3086:3086) (3530:3530:3530))
        (PORT d[8] (1911:1911:1911) (2231:2231:2231))
        (PORT d[9] (1676:1676:1676) (1929:1929:1929))
        (PORT d[10] (3112:3112:3112) (3548:3548:3548))
        (PORT d[11] (3298:3298:3298) (3835:3835:3835))
        (PORT d[12] (2890:2890:2890) (3311:3311:3311))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1695:1695:1695))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT d[0] (1839:1839:1839) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2406:2406:2406))
        (PORT d[1] (1717:1717:1717) (2004:2004:2004))
        (PORT d[2] (2644:2644:2644) (3014:3014:3014))
        (PORT d[3] (1609:1609:1609) (1844:1844:1844))
        (PORT d[4] (3231:3231:3231) (3763:3763:3763))
        (PORT d[5] (1819:1819:1819) (2138:2138:2138))
        (PORT d[6] (1717:1717:1717) (1965:1965:1965))
        (PORT d[7] (2874:2874:2874) (3394:3394:3394))
        (PORT d[8] (1493:1493:1493) (1730:1730:1730))
        (PORT d[9] (1744:1744:1744) (2040:2040:2040))
        (PORT d[10] (1570:1570:1570) (1816:1816:1816))
        (PORT d[11] (1868:1868:1868) (2137:2137:2137))
        (PORT d[12] (1546:1546:1546) (1790:1790:1790))
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (PORT ena (3316:3316:3316) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (PORT d[0] (3316:3316:3316) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1277:1277:1277))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6088:6088:6088) (7071:7071:7071))
        (PORT d[1] (2704:2704:2704) (3137:3137:3137))
        (PORT d[2] (4516:4516:4516) (5216:5216:5216))
        (PORT d[3] (4780:4780:4780) (5431:5431:5431))
        (PORT d[4] (3858:3858:3858) (4444:4444:4444))
        (PORT d[5] (3372:3372:3372) (3908:3908:3908))
        (PORT d[6] (3679:3679:3679) (4222:4222:4222))
        (PORT d[7] (3151:3151:3151) (3651:3651:3651))
        (PORT d[8] (1791:1791:1791) (2112:2112:2112))
        (PORT d[9] (3707:3707:3707) (4256:4256:4256))
        (PORT d[10] (2863:2863:2863) (3313:3313:3313))
        (PORT d[11] (2373:2373:2373) (2751:2751:2751))
        (PORT d[12] (3973:3973:3973) (4542:4542:4542))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2604:2604:2604))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2554:2554:2554) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4656:4656:4656))
        (PORT d[1] (4823:4823:4823) (5571:5571:5571))
        (PORT d[2] (2085:2085:2085) (2429:2429:2429))
        (PORT d[3] (1739:1739:1739) (2018:2018:2018))
        (PORT d[4] (1682:1682:1682) (1958:1958:1958))
        (PORT d[5] (4145:4145:4145) (4801:4801:4801))
        (PORT d[6] (4897:4897:4897) (5578:5578:5578))
        (PORT d[7] (3206:3206:3206) (3768:3768:3768))
        (PORT d[8] (2621:2621:2621) (3080:3080:3080))
        (PORT d[9] (2050:2050:2050) (2408:2408:2408))
        (PORT d[10] (4334:4334:4334) (5015:5015:5015))
        (PORT d[11] (1727:1727:1727) (2016:2016:2016))
        (PORT d[12] (4720:4720:4720) (5469:5469:5469))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (4108:4108:4108) (4640:4640:4640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (4108:4108:4108) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1266:1266:1266))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (5171:5171:5171))
        (PORT d[1] (2703:2703:2703) (3136:3136:3136))
        (PORT d[2] (2563:2563:2563) (2989:2989:2989))
        (PORT d[3] (4994:4994:4994) (5679:5679:5679))
        (PORT d[4] (3247:3247:3247) (3747:3747:3747))
        (PORT d[5] (4719:4719:4719) (5340:5340:5340))
        (PORT d[6] (3674:3674:3674) (4221:4221:4221))
        (PORT d[7] (3166:3166:3166) (3668:3668:3668))
        (PORT d[8] (1778:1778:1778) (2093:2093:2093))
        (PORT d[9] (4610:4610:4610) (5283:5283:5283))
        (PORT d[10] (2831:2831:2831) (3264:3264:3264))
        (PORT d[11] (2380:2380:2380) (2758:2758:2758))
        (PORT d[12] (4420:4420:4420) (5055:5055:5055))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1740:1740:1740))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1832:1832:1832) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4641:4641:4641))
        (PORT d[1] (4811:4811:4811) (5541:5541:5541))
        (PORT d[2] (2074:2074:2074) (2416:2416:2416))
        (PORT d[3] (3839:3839:3839) (4413:4413:4413))
        (PORT d[4] (2809:2809:2809) (3264:3264:3264))
        (PORT d[5] (4124:4124:4124) (4773:4773:4773))
        (PORT d[6] (4746:4746:4746) (5413:5413:5413))
        (PORT d[7] (3205:3205:3205) (3767:3767:3767))
        (PORT d[8] (2496:2496:2496) (2933:2933:2933))
        (PORT d[9] (1878:1878:1878) (2207:2207:2207))
        (PORT d[10] (4318:4318:4318) (4993:4993:4993))
        (PORT d[11] (5075:5075:5075) (5795:5795:5795))
        (PORT d[12] (4579:4579:4579) (5313:5313:5313))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (4272:4272:4272) (4836:4836:4836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (4272:4272:4272) (4836:4836:4836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (854:854:854))
        (PORT datab (337:337:337) (411:411:411))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1533:1533:1533))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1472:1472:1472))
        (PORT datab (463:463:463) (548:548:548))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (305:305:305))
        (PORT datab (459:459:459) (534:534:534))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (293:293:293))
        (PORT datab (1287:1287:1287) (1490:1490:1490))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (410:410:410))
        (PORT datab (1237:1237:1237) (1446:1446:1446))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1645:1645:1645))
        (PORT datab (329:329:329) (395:395:395))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (PORT datab (1169:1169:1169) (1342:1342:1342))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (414:414:414))
        (PORT datab (1380:1380:1380) (1588:1588:1588))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1550:1550:1550))
        (PORT datab (382:382:382) (461:461:461))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (292:292:292))
        (PORT datab (850:850:850) (988:988:988))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (861:861:861))
        (PORT datab (352:352:352) (420:420:420))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1349:1349:1349))
        (PORT datab (369:369:369) (449:449:449))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1349:1349:1349))
        (PORT datab (358:358:358) (431:431:431))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (432:432:432))
        (PORT datad (1139:1139:1139) (1325:1325:1325))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (266:266:266))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (278:278:278))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (267:267:267))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (283:283:283))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (519:519:519) (583:583:583))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (475:475:475))
        (PORT datab (305:305:305) (354:354:354))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (508:508:508))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (570:570:570))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (601:601:601))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (585:585:585))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (492:492:492))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (555:555:555))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (353:353:353) (415:415:415))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (428:428:428))
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (452:452:452))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (472:472:472))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (464:464:464))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (605:605:605))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (514:514:514) (574:574:574))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (393:393:393) (443:443:443))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (617:617:617))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (505:505:505) (565:565:565))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (497:497:497) (551:551:551))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (493:493:493) (549:549:549))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (562:562:562))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (392:392:392) (445:445:445))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (400:400:400) (457:457:457))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (624:624:624) (705:705:705))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (978:978:978) (1106:1106:1106))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (500:500:500) (566:566:566))
        (PORT clrn (754:754:754) (674:674:674))
        (PORT sload (2833:2833:2833) (3197:3197:3197))
        (PORT ena (1169:1169:1169) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (451:451:451))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (212:212:212) (264:264:264))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (425:425:425))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datac (426:426:426) (491:491:491))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (266:266:266))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (591:591:591))
        (PORT datab (1266:1266:1266) (1490:1490:1490))
        (PORT datac (3516:3516:3516) (4054:4054:4054))
        (PORT datad (344:344:344) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (604:604:604))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3515:3515:3515) (4053:4053:4053))
        (PORT datad (499:499:499) (568:568:568))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1124:1124:1124) (1269:1269:1269))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1053:1053:1053) (1203:1203:1203))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3523:3523:3523))
        (PORT datab (678:678:678) (773:773:773))
        (PORT datac (1844:1844:1844) (2175:2175:2175))
        (PORT datad (848:848:848) (979:979:979))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3069:3069:3069) (3525:3525:3525))
        (PORT datab (553:553:553) (618:618:618))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (839:839:839) (949:949:949))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3517:3517:3517))
        (PORT datab (1866:1866:1866) (2203:2203:2203))
        (PORT datac (503:503:503) (580:580:580))
        (PORT datad (856:856:856) (962:962:962))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3064:3064:3064) (3518:3518:3518))
        (PORT datab (817:817:817) (915:915:915))
        (PORT datac (996:996:996) (1129:1129:1129))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (2688:2688:2688) (3127:3127:3127))
        (PORT datac (2684:2684:2684) (3080:3080:3080))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (996:996:996))
        (PORT datab (1946:1946:1946) (2317:2317:2317))
        (PORT datac (2006:2006:2006) (2282:2282:2282))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3065:3065:3065) (3519:3519:3519))
        (PORT datab (1865:1865:1865) (2201:2201:2201))
        (PORT datac (848:848:848) (952:952:952))
        (PORT datad (835:835:835) (938:938:938))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (514:514:514) (577:577:577))
        (PORT datac (2681:2681:2681) (3077:3077:3077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3523:3523:3523))
        (PORT datab (689:689:689) (774:774:774))
        (PORT datac (1845:1845:1845) (2176:2176:2176))
        (PORT datad (352:352:352) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (674:674:674) (773:773:773))
        (PORT datac (1849:1849:1849) (2181:2181:2181))
        (PORT datad (499:499:499) (569:569:569))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2701:2701:2701) (3097:3097:3097))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3048:3048:3048) (3496:3496:3496))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2675:2675:2675) (3107:3107:3107))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1054:1054:1054))
        (PORT datab (3113:3113:3113) (3577:3577:3577))
        (PORT datac (1965:1965:1965) (2356:2356:2356))
        (PORT datad (622:622:622) (708:708:708))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1403:1403:1403))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (3095:3095:3095) (3552:3552:3552))
        (PORT datad (685:685:685) (773:773:773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2395:2395:2395))
        (PORT datab (1097:1097:1097) (1218:1218:1218))
        (PORT datac (3100:3100:3100) (3558:3558:3558))
        (PORT datad (1186:1186:1186) (1367:1367:1367))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (859:859:859))
        (PORT datab (3116:3116:3116) (3580:3580:3580))
        (PORT datac (450:450:450) (518:518:518))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2529:2529:2529) (2880:2880:2880))
        (PORT datab (2353:2353:2353) (2747:2747:2747))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (968:968:968))
        (PORT datab (2881:2881:2881) (3312:3312:3312))
        (PORT datac (1920:1920:1920) (2290:2290:2290))
        (PORT datad (917:917:917) (1033:1033:1033))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1325:1325:1325))
        (PORT datab (1940:1940:1940) (2310:2310:2310))
        (PORT datac (2869:2869:2869) (3299:3299:3299))
        (PORT datad (845:845:845) (975:975:975))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datac (2905:2905:2905) (3339:3339:3339))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (781:781:781))
        (PORT datab (2884:2884:2884) (3315:3315:3315))
        (PORT datac (1920:1920:1920) (2290:2290:2290))
        (PORT datad (360:360:360) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (965:965:965))
        (PORT datac (2158:2158:2158) (2554:2554:2554))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (2922:2922:2922) (3358:3358:3358))
        (PORT datac (2868:2868:2868) (3298:3298:3298))
        (PORT datad (653:653:653) (756:756:756))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1172:1172:1172))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1101:1101:1101) (1269:1269:1269))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3361:3361:3361) (3882:3882:3882))
        (PORT datab (1945:1945:1945) (2308:2308:2308))
        (PORT datac (998:998:998) (1139:1139:1139))
        (PORT datad (1337:1337:1337) (1525:1525:1525))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3363:3363:3363) (3884:3884:3884))
        (PORT datab (1027:1027:1027) (1187:1187:1187))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1116:1116:1116) (1295:1295:1295))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1352:1352:1352))
        (PORT datab (1940:1940:1940) (2310:2310:2310))
        (PORT datac (2866:2866:2866) (3295:3295:3295))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (602:602:602))
        (PORT datab (2886:2886:2886) (3319:3319:3319))
        (PORT datac (876:876:876) (995:995:995))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (726:726:726))
        (PORT datab (2883:2883:2883) (3315:3315:3315))
        (PORT datac (1920:1920:1920) (2290:2290:2290))
        (PORT datad (530:530:530) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (2249:2249:2249))
        (PORT datab (2888:2888:2888) (3320:3320:3320))
        (PORT datac (1000:1000:1000) (1150:1150:1150))
        (PORT datad (1132:1132:1132) (1310:1310:1310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (2327:2327:2327))
        (PORT datab (1202:1202:1202) (1380:1380:1380))
        (PORT datac (2803:2803:2803) (3204:3204:3204))
        (PORT datad (1163:1163:1163) (1337:1337:1337))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (418:418:418))
        (PORT datab (1940:1940:1940) (2310:2310:2310))
        (PORT datac (2867:2867:2867) (3297:3297:3297))
        (PORT datad (1263:1263:1263) (1441:1441:1441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2903:2903:2903) (3337:3337:3337))
        (PORT datad (495:495:495) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1169:1169:1169))
        (PORT datab (2921:2921:2921) (3356:3356:3356))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1403:1403:1403) (1641:1641:1641))
        (PORT datac (994:994:994) (1145:1145:1145))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1220:1220:1220))
        (PORT datab (1899:1899:1899) (2245:2245:2245))
        (PORT datac (1375:1375:1375) (1551:1551:1551))
        (PORT datad (3118:3118:3118) (3575:3575:3575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3134:3134:3134) (3606:3606:3606))
        (PORT datab (1140:1140:1140) (1315:1315:1315))
        (PORT datac (944:944:944) (1085:1085:1085))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3142:3142:3142) (3615:3615:3615))
        (PORT datab (1904:1904:1904) (2251:2251:2251))
        (PORT datac (483:483:483) (548:548:548))
        (PORT datad (1210:1210:1210) (1358:1358:1358))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (603:603:603))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1210:1210:1210) (1402:1402:1402))
        (PORT datad (3123:3123:3123) (3581:3581:3581))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3134:3134:3134) (3607:3607:3607))
        (PORT datab (1900:1900:1900) (2246:2246:2246))
        (PORT datac (492:492:492) (567:567:567))
        (PORT datad (492:492:492) (557:557:557))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3144:3144:3144) (3618:3618:3618))
        (PORT datab (1905:1905:1905) (2252:2252:2252))
        (PORT datac (685:685:685) (784:784:784))
        (PORT datad (496:496:496) (563:563:563))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3141:3141:3141) (3614:3614:3614))
        (PORT datab (362:362:362) (418:418:418))
        (PORT datac (1886:1886:1886) (2228:2228:2228))
        (PORT datad (1129:1129:1129) (1297:1297:1297))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3135:3135:3135) (3607:3607:3607))
        (PORT datab (1900:1900:1900) (2247:2247:2247))
        (PORT datac (1352:1352:1352) (1553:1553:1553))
        (PORT datad (1377:1377:1377) (1545:1545:1545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (3073:3073:3073) (3527:3527:3527))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1010:1010:1010) (1177:1177:1177))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (3073:3073:3073) (3527:3527:3527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (995:995:995) (1156:1156:1156))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2394:2394:2394))
        (PORT datab (3118:3118:3118) (3583:3583:3583))
        (PORT datac (520:520:520) (589:589:589))
        (PORT datad (1039:1039:1039) (1152:1152:1152))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1249:1249:1249))
        (PORT datab (3117:3117:3117) (3582:3582:3582))
        (PORT datac (1973:1973:1973) (2367:2367:2367))
        (PORT datad (860:860:860) (992:992:992))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (2391:2391:2391))
        (PORT datab (369:369:369) (427:427:427))
        (PORT datac (3099:3099:3099) (3557:3557:3557))
        (PORT datad (840:840:840) (946:946:946))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (2396:2396:2396))
        (PORT datab (3119:3119:3119) (3584:3584:3584))
        (PORT datac (362:362:362) (413:413:413))
        (PORT datad (994:994:994) (1122:1122:1122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2393:2393:2393))
        (PORT datab (3117:3117:3117) (3583:3583:3583))
        (PORT datac (835:835:835) (953:953:953))
        (PORT datad (295:295:295) (332:332:332))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2514:2514:2514) (2856:2856:2856))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (2352:2352:2352) (2746:2746:2746))
        (PORT datac (2513:2513:2513) (2855:2855:2855))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1113:1113:1113) (1249:1249:1249))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1307:1307:1307))
        (PORT datab (642:642:642) (748:748:748))
        (PORT datac (351:351:351) (409:409:409))
        (PORT datad (504:504:504) (577:577:577))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (825:825:825))
        (PORT datab (639:639:639) (744:744:744))
        (PORT datac (1073:1073:1073) (1279:1279:1279))
        (PORT datad (851:851:851) (972:972:972))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (674:674:674) (770:770:770))
        (PORT datac (836:836:836) (953:953:953))
        (PORT datad (622:622:622) (719:719:719))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (631:631:631))
        (PORT datab (642:642:642) (747:747:747))
        (PORT datac (1075:1075:1075) (1281:1281:1281))
        (PORT datad (516:516:516) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2401:2401:2401))
        (PORT datab (3099:3099:3099) (3557:3557:3557))
        (PORT datac (622:622:622) (704:704:704))
        (PORT datad (1021:1021:1021) (1151:1151:1151))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (417:417:417))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (3077:3077:3077) (3530:3530:3530))
        (PORT datad (1187:1187:1187) (1349:1349:1349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (528:528:528))
        (PORT datab (3097:3097:3097) (3555:3555:3555))
        (PORT datac (1991:1991:1991) (2382:2382:2382))
        (PORT datad (1212:1212:1212) (1388:1388:1388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1161:1161:1161))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (3079:3079:3079) (3532:3532:3532))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2931:2931:2931))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (2663:2663:2663) (3018:3018:3018))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2403:2403:2403))
        (PORT datab (1328:1328:1328) (1558:1558:1558))
        (PORT datac (3080:3080:3080) (3534:3534:3534))
        (PORT datad (350:350:350) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2408:2408:2408))
        (PORT datab (903:903:903) (991:991:991))
        (PORT datac (3079:3079:3079) (3532:3532:3532))
        (PORT datad (1073:1073:1073) (1230:1230:1230))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2678:2678:2678) (3042:3042:3042))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2412:2412:2412))
        (PORT datab (3094:3094:3094) (3552:3552:3552))
        (PORT datac (886:886:886) (1008:1008:1008))
        (PORT datad (1056:1056:1056) (1167:1167:1167))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (2405:2405:2405))
        (PORT datac (1037:1037:1037) (1180:1180:1180))
        (PORT datad (1060:1060:1060) (1169:1169:1169))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (3042:3042:3042))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3081:3081:3081) (3534:3534:3534))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2498:2498:2498) (2907:2907:2907))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1124:1124:1124))
        (PORT datab (611:611:611) (693:693:693))
        (PORT datac (1141:1141:1141) (1357:1357:1357))
        (PORT datad (415:415:415) (463:463:463))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (733:733:733))
        (PORT datab (1039:1039:1039) (1189:1189:1189))
        (PORT datac (943:943:943) (1096:1096:1096))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (989:989:989) (1117:1117:1117))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1095:1095:1095))
        (PORT datab (1266:1266:1266) (1490:1490:1490))
        (PORT datac (3517:3517:3517) (4055:4055:4055))
        (PORT datad (508:508:508) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (892:892:892) (1026:1026:1026))
        (PORT datac (3517:3517:3517) (4056:4056:4056))
        (PORT datad (1044:1044:1044) (1200:1200:1200))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1180:1180:1180))
        (PORT datab (1262:1262:1262) (1486:1486:1486))
        (PORT datac (3510:3510:3510) (4047:4047:4047))
        (PORT datad (486:486:486) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (3532:3532:3532) (4071:4071:4071))
        (PORT datac (688:688:688) (791:791:791))
        (PORT datad (517:517:517) (594:594:594))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (993:993:993))
        (PORT datab (3535:3535:3535) (4074:4074:4074))
        (PORT datac (1248:1248:1248) (1466:1466:1466))
        (PORT datad (709:709:709) (823:823:823))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1218:1218:1218))
        (PORT datab (3534:3534:3534) (4073:4073:4073))
        (PORT datac (1247:1247:1247) (1466:1466:1466))
        (PORT datad (849:849:849) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1183:1183:1183))
        (PORT datab (3531:3531:3531) (4070:4070:4070))
        (PORT datac (1246:1246:1246) (1464:1464:1464))
        (PORT datad (1215:1215:1215) (1364:1364:1364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (807:807:807))
        (PORT datab (3531:3531:3531) (4069:4069:4069))
        (PORT datac (1246:1246:1246) (1464:1464:1464))
        (PORT datad (1055:1055:1055) (1184:1184:1184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (3442:3442:3442) (3949:3949:3949))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (2961:2961:2961) (3466:3466:3466))
        (PORT datac (3422:3422:3422) (3921:3921:3921))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (2948:2948:2948) (3447:3447:3447))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3048:3048:3048) (3511:3511:3511))
        (PORT datab (1016:1016:1016) (1177:1177:1177))
        (PORT datac (822:822:822) (906:906:906))
        (PORT datad (1748:1748:1748) (2063:2063:2063))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3050:3050:3050) (3515:3515:3515))
        (PORT datab (1562:1562:1562) (1809:1809:1809))
        (PORT datac (939:939:939) (1080:1080:1080))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (2089:2089:2089))
        (PORT datab (519:519:519) (595:595:595))
        (PORT datac (3029:3029:3029) (3485:3485:3485))
        (PORT datad (1218:1218:1218) (1375:1375:1375))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3043:3043:3043) (3506:3506:3506))
        (PORT datab (1734:1734:1734) (2015:2015:2015))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (673:673:673) (762:762:762))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3117:3117:3117) (3581:3581:3581))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1236:1236:1236))
        (PORT datab (1270:1270:1270) (1478:1478:1478))
        (PORT datac (3032:3032:3032) (3488:3488:3488))
        (PORT datad (1747:1747:1747) (2063:2063:2063))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3046:3046:3046) (3509:3509:3509))
        (PORT datab (1130:1130:1130) (1332:1332:1332))
        (PORT datac (1879:1879:1879) (2157:2157:2157))
        (PORT datad (1748:1748:1748) (2064:2064:2064))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3094:3094:3094) (3557:3557:3557))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3044:3044:3044) (3507:3507:3507))
        (PORT datab (1240:1240:1240) (1432:1432:1432))
        (PORT datac (342:342:342) (395:395:395))
        (PORT datad (1749:1749:1749) (2064:2064:2064))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (2089:2089:2089))
        (PORT datab (517:517:517) (598:598:598))
        (PORT datac (541:541:541) (627:627:627))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3047:3047:3047) (3511:3511:3511))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3094:3094:3094) (3557:3557:3557))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (314:314:314) (387:387:387))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1305:1305:1305))
        (PORT datab (516:516:516) (597:597:597))
        (PORT datac (667:667:667) (754:754:754))
        (PORT datad (621:621:621) (717:717:717))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (590:590:590))
        (PORT datab (643:643:643) (749:749:749))
        (PORT datac (687:687:687) (788:788:788))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1121:1121:1121))
        (PORT datab (785:785:785) (897:897:897))
        (PORT datac (1155:1155:1155) (1373:1373:1373))
        (PORT datad (560:560:560) (628:628:628))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1123:1123:1123))
        (PORT datab (882:882:882) (1037:1037:1037))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (555:555:555) (621:621:621))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1122:1122:1122))
        (PORT datab (725:725:725) (825:825:825))
        (PORT datac (1151:1151:1151) (1369:1369:1369))
        (PORT datad (970:970:970) (1111:1111:1111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (881:881:881))
        (PORT datab (151:151:151) (201:201:201))
        (PORT datac (661:661:661) (744:744:744))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (436:436:436))
        (PORT datab (150:150:150) (200:200:200))
        (PORT datac (350:350:350) (398:398:398))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (695:695:695))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (353:353:353) (402:402:402))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (127:127:127) (167:167:167))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1079:1079:1079))
        (PORT datab (2134:2134:2134) (2489:2489:2489))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (559:559:559) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (796:796:796) (933:933:933))
        (PORT datad (2115:2115:2115) (2463:2463:2463))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (142:142:142) (189:189:189))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (409:409:409))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (391:391:391) (447:447:447))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (714:714:714))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2853:2853:2853) (3238:3238:3238))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (562:562:562) (639:639:639))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1253:1253:1253))
        (PORT datab (1904:1904:1904) (2251:2251:2251))
        (PORT datac (1023:1023:1023) (1128:1128:1128))
        (PORT datad (3128:3128:3128) (3586:3586:3586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1068:1068:1068) (1231:1231:1231))
        (PORT datac (942:942:942) (1092:1092:1092))
        (PORT datad (3124:3124:3124) (3582:3582:3582))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3141:3141:3141) (3615:3615:3615))
        (PORT datab (1904:1904:1904) (2250:2250:2250))
        (PORT datac (980:980:980) (1135:1135:1135))
        (PORT datad (506:506:506) (577:577:577))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (597:597:597))
        (PORT datab (1220:1220:1220) (1416:1416:1416))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (3129:3129:3129) (3587:3587:3587))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3087:3087:3087) (3553:3553:3553))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (997:997:997) (1157:1157:1157))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3048:3048:3048) (3511:3511:3511))
        (PORT datab (1049:1049:1049) (1207:1207:1207))
        (PORT datac (646:646:646) (734:734:734))
        (PORT datad (1748:1748:1748) (2063:2063:2063))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3044:3044:3044) (3506:3506:3506))
        (PORT datab (720:720:720) (829:829:829))
        (PORT datac (967:967:967) (1125:1125:1125))
        (PORT datad (1749:1749:1749) (2064:2064:2064))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (3093:3093:3093) (3556:3556:3556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (2143:2143:2143))
        (PORT datab (2941:2941:2941) (3380:3380:3380))
        (PORT datac (1054:1054:1054) (1200:1200:1200))
        (PORT datad (863:863:863) (985:985:985))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1937:1937:1937) (2296:2296:2296))
        (PORT datac (332:332:332) (378:378:378))
        (PORT datad (496:496:496) (563:563:563))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (3399:3399:3399) (3923:3923:3923))
        (PORT datac (788:788:788) (919:919:919))
        (PORT datad (2921:2921:2921) (3351:3351:3351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (986:986:986))
        (PORT datab (313:313:313) (385:385:385))
        (PORT datac (1013:1013:1013) (1150:1150:1150))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (2141:2141:2141))
        (PORT datab (2942:2942:2942) (3381:3381:3381))
        (PORT datac (491:491:491) (558:558:558))
        (PORT datad (357:357:357) (409:409:409))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (518:518:518))
        (PORT datab (2936:2936:2936) (3373:3373:3373))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (688:688:688) (775:775:775))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3060:3060:3060) (3516:3516:3516))
        (PORT datab (1516:1516:1516) (1704:1704:1704))
        (PORT datac (1473:1473:1473) (1738:1738:1738))
        (PORT datad (528:528:528) (612:612:612))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (364:364:364) (422:422:422))
        (PORT datac (3043:3043:3043) (3491:3491:3491))
        (PORT datad (498:498:498) (571:571:571))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2422:2422:2422))
        (PORT datab (703:703:703) (793:793:793))
        (PORT datac (802:802:802) (942:942:942))
        (PORT datad (1571:1571:1571) (1794:1794:1794))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (896:896:896))
        (PORT datab (1820:1820:1820) (2145:2145:2145))
        (PORT datac (965:965:965) (1097:1097:1097))
        (PORT datad (1450:1450:1450) (1654:1654:1654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (614:614:614))
        (PORT datab (1544:1544:1544) (1766:1766:1766))
        (PORT datac (1887:1887:1887) (2219:2219:2219))
        (PORT datad (362:362:362) (417:417:417))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (606:606:606))
        (PORT datac (1209:1209:1209) (1385:1385:1385))
        (PORT datad (320:320:320) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2600:2600:2600))
        (PORT datab (3302:3302:3302) (3806:3806:3806))
        (PORT datac (631:631:631) (722:722:722))
        (PORT datad (776:776:776) (877:877:877))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2599:2599:2599))
        (PORT datac (788:788:788) (898:898:898))
        (PORT datad (1167:1167:1167) (1289:1289:1289))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3287:3287:3287) (3786:3786:3786))
        (PORT datad (1568:1568:1568) (1791:1791:1791))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2424:2424:2424))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (529:529:529) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (963:963:963))
        (PORT datab (1318:1318:1318) (1529:1529:1529))
        (PORT datac (1282:1282:1282) (1493:1493:1493))
        (PORT datad (1234:1234:1234) (1389:1389:1389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (726:726:726))
        (PORT datab (1321:1321:1321) (1534:1534:1534))
        (PORT datac (1278:1278:1278) (1414:1414:1414))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (745:745:745))
        (PORT datab (1300:1300:1300) (1515:1515:1515))
        (PORT datac (1301:1301:1301) (1506:1506:1506))
        (PORT datad (1167:1167:1167) (1289:1289:1289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (915:915:915))
        (PORT datab (429:429:429) (484:484:484))
        (PORT datac (1299:1299:1299) (1504:1504:1504))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (815:815:815))
        (PORT datab (1315:1315:1315) (1527:1527:1527))
        (PORT datac (1281:1281:1281) (1491:1491:1491))
        (PORT datad (637:637:637) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (1264:1264:1264) (1472:1472:1472))
        (PORT datac (363:363:363) (413:413:413))
        (PORT datad (524:524:524) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1479:1479:1479))
        (PORT datab (1263:1263:1263) (1471:1471:1471))
        (PORT datac (515:515:515) (583:583:583))
        (PORT datad (340:340:340) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (1265:1265:1265) (1473:1473:1473))
        (PORT datac (1073:1073:1073) (1223:1223:1223))
        (PORT datad (873:873:873) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1208:1208:1208) (1390:1390:1390))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (542:542:542))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1245:1245:1245) (1435:1435:1435))
        (PORT datad (2137:2137:2137) (2469:2469:2469))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (2139:2139:2139) (2471:2471:2471))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2912:2912:2912) (3340:3340:3340))
        (PORT datab (718:718:718) (804:804:804))
        (PORT datac (1899:1899:1899) (2257:2257:2257))
        (PORT datad (821:821:821) (946:946:946))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1236:1236:1236))
        (PORT datab (685:685:685) (785:785:785))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (2897:2897:2897) (3314:3314:3314))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (3341:3341:3341))
        (PORT datab (693:693:693) (781:781:781))
        (PORT datac (1898:1898:1898) (2257:2257:2257))
        (PORT datad (350:350:350) (402:402:402))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (3342:3342:3342))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (918:918:918) (1048:1048:1048))
        (PORT datad (529:529:529) (607:607:607))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2818:2818:2818) (3229:3229:3229))
        (PORT datab (669:669:669) (760:760:760))
        (PORT datac (1944:1944:1944) (2304:2304:2304))
        (PORT datad (515:515:515) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2361:2361:2361))
        (PORT datab (3104:3104:3104) (3563:3563:3563))
        (PORT datac (505:505:505) (578:578:578))
        (PORT datad (515:515:515) (589:589:589))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2362:2362:2362))
        (PORT datab (3105:3105:3105) (3563:3563:3563))
        (PORT datac (499:499:499) (565:565:565))
        (PORT datad (506:506:506) (577:577:577))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2361:2361:2361))
        (PORT datab (520:520:520) (600:600:600))
        (PORT datac (3084:3084:3084) (3542:3542:3542))
        (PORT datad (335:335:335) (382:382:382))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2667:2667:2667) (3055:3055:3055))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (417:417:417))
        (PORT datab (853:853:853) (995:995:995))
        (PORT datac (2840:2840:2840) (3247:3247:3247))
        (PORT datad (328:328:328) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (847:847:847) (989:989:989))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (3342:3342:3342))
        (PORT datab (955:955:955) (1104:1104:1104))
        (PORT datac (1898:1898:1898) (2257:2257:2257))
        (PORT datad (897:897:897) (1006:1006:1006))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (3341:3341:3341))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (506:506:506) (564:564:564))
        (PORT datad (862:862:862) (974:974:974))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2281:2281:2281))
        (PORT datab (682:682:682) (777:777:777))
        (PORT datac (854:854:854) (963:963:963))
        (PORT datad (2898:2898:2898) (3316:3316:3316))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2912:2912:2912) (3341:3341:3341))
        (PORT datab (1172:1172:1172) (1313:1313:1313))
        (PORT datac (811:811:811) (915:915:915))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2856:2856:2856) (3272:3272:3272))
        (PORT datab (855:855:855) (998:998:998))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (612:612:612))
        (PORT datab (2882:2882:2882) (3313:3313:3313))
        (PORT datac (1920:1920:1920) (2290:2290:2290))
        (PORT datad (928:928:928) (1072:1072:1072))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2281:2281:2281))
        (PORT datab (711:711:711) (802:802:802))
        (PORT datac (886:886:886) (1009:1009:1009))
        (PORT datad (2898:2898:2898) (3315:3315:3315))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (653:653:653) (760:760:760))
        (PORT datac (2839:2839:2839) (3246:3246:3246))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3366:3366:3366) (3890:3890:3890))
        (PORT datab (769:769:769) (880:880:880))
        (PORT datac (1933:1933:1933) (2291:2291:2291))
        (PORT datad (521:521:521) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1952:1952:1952) (2317:2317:2317))
        (PORT datac (805:805:805) (927:927:927))
        (PORT datad (664:664:664) (752:752:752))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3270:3270:3270) (3759:3759:3759))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (3333:3333:3333) (3846:3846:3846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (853:853:853) (996:996:996))
        (PORT datac (1453:1453:1453) (1647:1647:1647))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (628:628:628))
        (PORT datab (345:345:345) (401:401:401))
        (PORT datac (1933:1933:1933) (2291:2291:2291))
        (PORT datad (3341:3341:3341) (3856:3856:3856))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1186:1186:1186) (1385:1385:1385))
        (PORT datac (828:828:828) (962:962:962))
        (PORT datad (3343:3343:3343) (3859:3859:3859))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (995:995:995))
        (PORT datab (529:529:529) (616:616:616))
        (PORT datac (1932:1932:1932) (2290:2290:2290))
        (PORT datad (3340:3340:3340) (3854:3854:3854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3364:3364:3364) (3886:3886:3886))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1265:1265:1265) (1463:1463:1463))
        (PORT datad (644:644:644) (710:710:710))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3359:3359:3359) (3880:3880:3880))
        (PORT datab (525:525:525) (611:611:611))
        (PORT datac (1927:1927:1927) (2284:2284:2284))
        (PORT datad (486:486:486) (547:547:547))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (798:798:798))
        (PORT datab (961:961:961) (1115:1115:1115))
        (PORT datac (1927:1927:1927) (2285:2285:2285))
        (PORT datad (3335:3335:3335) (3848:3848:3848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (910:910:910))
        (PORT datab (538:538:538) (621:621:621))
        (PORT datac (1929:1929:1929) (2286:2286:2286))
        (PORT datad (3336:3336:3336) (3850:3850:3850))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3365:3365:3365) (3888:3888:3888))
        (PORT datab (1949:1949:1949) (2313:2313:2313))
        (PORT datac (502:502:502) (569:569:569))
        (PORT datad (1223:1223:1223) (1411:1411:1411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3269:3269:3269) (3757:3757:3757))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1330:1330:1330) (1533:1533:1533))
        (PORT datac (3253:3253:3253) (3733:3733:3733))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1318:1318:1318) (1515:1515:1515))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2364:2364:2364))
        (PORT datab (3107:3107:3107) (3566:3566:3566))
        (PORT datac (656:656:656) (741:741:741))
        (PORT datad (860:860:860) (980:980:980))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (787:787:787))
        (PORT datab (546:546:546) (632:632:632))
        (PORT datac (3084:3084:3084) (3542:3542:3542))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2364:2364:2364))
        (PORT datab (514:514:514) (593:593:593))
        (PORT datac (3087:3087:3087) (3545:3545:3545))
        (PORT datad (505:505:505) (551:551:551))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1340:1340:1340))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (3087:3087:3087) (3545:3545:3545))
        (PORT datad (1034:1034:1034) (1188:1188:1188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (825:825:825) (963:963:963))
        (PORT datac (2666:2666:2666) (3053:3053:3053))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2364:2364:2364))
        (PORT datab (3108:3108:3108) (3566:3566:3566))
        (PORT datac (1073:1073:1073) (1236:1236:1236))
        (PORT datad (714:714:714) (826:826:826))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2364:2364:2364))
        (PORT datab (3106:3106:3106) (3565:3565:3565))
        (PORT datac (992:992:992) (1121:1121:1121))
        (PORT datad (674:674:674) (769:769:769))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2668:2668:2668) (3056:3056:3056))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2365:2365:2365))
        (PORT datab (3108:3108:3108) (3567:3567:3567))
        (PORT datac (960:960:960) (1121:1121:1121))
        (PORT datad (1201:1201:1201) (1350:1350:1350))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2363:2363:2363))
        (PORT datab (692:692:692) (794:794:794))
        (PORT datad (673:673:673) (766:766:766))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2682:2682:2682) (3076:3076:3076))
        (PORT datac (3086:3086:3086) (3543:3543:3543))
        (PORT datad (91:91:91) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (829:829:829) (967:967:967))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1513:1513:1513))
        (PORT datab (296:296:296) (344:344:344))
        (PORT datac (827:827:827) (940:940:940))
        (PORT datad (901:901:901) (1050:1050:1050))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1088:1088:1088))
        (PORT datab (370:370:370) (431:431:431))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (743:743:743) (836:836:836))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1503:1503:1503))
        (PORT datab (534:534:534) (610:610:610))
        (PORT datac (687:687:687) (783:783:783))
        (PORT datad (905:905:905) (1055:1055:1055))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (918:918:918))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (364:364:364) (415:415:415))
        (PORT datad (901:901:901) (1051:1051:1051))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (2200:2200:2200) (2558:2558:2558))
        (PORT datac (850:850:850) (988:988:988))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1505:1505:1505))
        (PORT datab (978:978:978) (1114:1114:1114))
        (PORT datac (885:885:885) (1008:1008:1008))
        (PORT datad (904:904:904) (1054:1054:1054))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1086:1086:1086))
        (PORT datab (622:622:622) (708:708:708))
        (PORT datac (1245:1245:1245) (1481:1481:1481))
        (PORT datad (355:355:355) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (847:847:847) (985:985:985))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1511:1511:1511))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (1046:1046:1046) (1149:1149:1149))
        (PORT datad (902:902:902) (1052:1052:1052))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (990:990:990))
        (PORT datac (1246:1246:1246) (1482:1482:1482))
        (PORT datad (840:840:840) (947:947:947))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (849:849:849) (987:987:987))
        (PORT datad (903:903:903) (1053:1053:1053))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2185:2185:2185) (2535:2535:2535))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (1032:1032:1032) (1178:1178:1178))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (450:450:450) (517:517:517))
        (PORT datac (1249:1249:1249) (1452:1452:1452))
        (PORT datad (462:462:462) (525:525:525))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1479:1479:1479))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (450:450:450) (518:518:518))
        (PORT datad (861:861:861) (976:976:976))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1479:1479:1479))
        (PORT datab (477:477:477) (545:545:545))
        (PORT datac (1244:1244:1244) (1446:1446:1446))
        (PORT datad (607:607:607) (691:691:691))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1202:1202:1202) (1374:1374:1374))
        (PORT datad (857:857:857) (971:971:971))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2413:2413:2413))
        (PORT datab (1228:1228:1228) (1420:1420:1420))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (1015:1015:1015) (1184:1184:1184))
        (PORT datac (1249:1249:1249) (1453:1453:1453))
        (PORT datad (686:686:686) (779:779:779))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1478:1478:1478))
        (PORT datab (1265:1265:1265) (1474:1474:1474))
        (PORT datac (1034:1034:1034) (1177:1177:1177))
        (PORT datad (295:295:295) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (1211:1211:1211) (1393:1393:1393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1479:1479:1479))
        (PORT datab (1263:1263:1263) (1471:1471:1471))
        (PORT datac (526:526:526) (601:601:601))
        (PORT datad (349:349:349) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1219:1219:1219))
        (PORT datac (1243:1243:1243) (1446:1446:1446))
        (PORT datad (1052:1052:1052) (1163:1163:1163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1255:1255:1255) (1451:1451:1451))
        (PORT datad (1212:1212:1212) (1394:1394:1394))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (2060:2060:2060) (2387:2387:2387))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3058:3058:3058) (3515:3515:3515))
        (PORT datab (721:721:721) (806:806:806))
        (PORT datac (1468:1468:1468) (1732:1732:1732))
        (PORT datad (1462:1462:1462) (1672:1672:1672))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (818:818:818))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (3041:3041:3041) (3490:3490:3490))
        (PORT datad (1345:1345:1345) (1545:1545:1545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3061:3061:3061) (3518:3518:3518))
        (PORT datab (904:904:904) (1039:1039:1039))
        (PORT datac (1477:1477:1477) (1743:1743:1743))
        (PORT datad (514:514:514) (588:588:588))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3059:3059:3059) (3516:3516:3516))
        (PORT datab (870:870:870) (1022:1022:1022))
        (PORT datac (866:866:866) (981:981:981))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3060:3060:3060) (3517:3517:3517))
        (PORT datab (553:553:553) (618:618:618))
        (PORT datac (1475:1475:1475) (1740:1740:1740))
        (PORT datad (503:503:503) (575:575:575))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3058:3058:3058) (3515:3515:3515))
        (PORT datab (1200:1200:1200) (1396:1396:1396))
        (PORT datac (1467:1467:1467) (1731:1731:1731))
        (PORT datad (505:505:505) (580:580:580))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3059:3059:3059) (3516:3516:3516))
        (PORT datab (1362:1362:1362) (1564:1564:1564))
        (PORT datac (1470:1470:1470) (1735:1735:1735))
        (PORT datad (685:685:685) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3060:3060:3060) (3517:3517:3517))
        (PORT datab (546:546:546) (635:635:635))
        (PORT datac (1474:1474:1474) (1739:1739:1739))
        (PORT datad (1127:1127:1127) (1313:1313:1313))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (3123:3123:3123) (3584:3584:3584))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1220:1220:1220))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (3123:3123:3123) (3583:3583:3583))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1025:1025:1025) (1193:1193:1193))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1336:1336:1336))
        (PORT datab (1320:1320:1320) (1532:1532:1532))
        (PORT datac (1284:1284:1284) (1494:1494:1494))
        (PORT datad (775:775:775) (875:875:875))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (765:765:765) (873:873:873))
        (PORT datac (1303:1303:1303) (1508:1508:1508))
        (PORT datad (721:721:721) (819:819:819))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1627:1627:1627))
        (PORT datab (1316:1316:1316) (1527:1527:1527))
        (PORT datac (1281:1281:1281) (1491:1491:1491))
        (PORT datad (752:752:752) (861:861:861))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1413:1413:1413) (1643:1643:1643))
        (PORT datac (1298:1298:1298) (1503:1503:1503))
        (PORT datad (625:625:625) (709:709:709))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1244:1244:1244) (1434:1434:1434))
        (PORT datad (2137:2137:2137) (2469:2469:2469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1512:1512:1512))
        (PORT datab (893:893:893) (986:986:986))
        (PORT datac (858:858:858) (970:970:970))
        (PORT datad (901:901:901) (1051:1051:1051))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1503:1503:1503))
        (PORT datab (370:370:370) (434:434:434))
        (PORT datac (516:516:516) (584:584:584))
        (PORT datad (904:904:904) (1055:1055:1055))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (845:845:845) (983:983:983))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1281:1281:1281))
        (PORT datab (1301:1301:1301) (1516:1516:1516))
        (PORT datac (1302:1302:1302) (1507:1507:1507))
        (PORT datad (1116:1116:1116) (1224:1224:1224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1297:1297:1297) (1512:1512:1512))
        (PORT datac (461:461:461) (530:530:530))
        (PORT datad (873:873:873) (1009:1009:1009))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1314:1314:1314) (1525:1525:1525))
        (PORT datac (1240:1240:1240) (1429:1429:1429))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1017:1017:1017))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (2139:2139:2139) (2471:2471:2471))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (2140:2140:2140))
        (PORT datab (2943:2943:2943) (3382:3382:3382))
        (PORT datac (1068:1068:1068) (1183:1183:1183))
        (PORT datad (356:356:356) (410:410:410))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1036:1036:1036))
        (PORT datab (2942:2942:2942) (3381:3381:3381))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (350:350:350) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (2138:2138:2138))
        (PORT datab (898:898:898) (1031:1031:1031))
        (PORT datac (341:341:341) (388:388:388))
        (PORT datad (2924:2924:2924) (3355:3355:3355))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1241:1241:1241))
        (PORT datab (2939:2939:2939) (3377:3377:3377))
        (PORT datac (854:854:854) (962:962:962))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (2149:2149:2149))
        (PORT datab (2937:2937:2937) (3375:3375:3375))
        (PORT datac (878:878:878) (967:967:967))
        (PORT datad (1032:1032:1032) (1178:1178:1178))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (2150:2150:2150))
        (PORT datab (2937:2937:2937) (3375:3375:3375))
        (PORT datac (350:350:350) (398:398:398))
        (PORT datad (295:295:295) (332:332:332))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (2146:2146:2146))
        (PORT datab (2939:2939:2939) (3378:3378:3378))
        (PORT datac (365:365:365) (416:416:416))
        (PORT datad (1054:1054:1054) (1166:1166:1166))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (2148:2148:2148))
        (PORT datab (913:913:913) (1053:1053:1053))
        (PORT datac (1032:1032:1032) (1179:1179:1179))
        (PORT datad (2918:2918:2918) (3348:3348:3348))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (3401:3401:3401) (3925:3925:3925))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2587:2587:2587))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (3381:3381:3381) (3903:3903:3903))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2207:2207:2207) (2562:2562:2562))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1492:1492:1492) (1328:1328:1328))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2599:2599:2599))
        (PORT datab (3304:3304:3304) (3808:3808:3808))
        (PORT datac (1020:1020:1020) (1167:1167:1167))
        (PORT datad (574:574:574) (649:649:649))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1153:1153:1153) (1274:1274:1274))
        (PORT datac (3284:3284:3284) (3782:3782:3782))
        (PORT datad (625:625:625) (716:716:716))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2600:2600:2600))
        (PORT datab (1037:1037:1037) (1186:1186:1186))
        (PORT datac (3285:3285:3285) (3784:3784:3784))
        (PORT datad (561:561:561) (626:626:626))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1092:1092:1092))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (3284:3284:3284) (3783:3783:3783))
        (PORT datad (567:567:567) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2600:2600:2600))
        (PORT datab (3302:3302:3302) (3807:3807:3807))
        (PORT datac (418:418:418) (464:464:464))
        (PORT datad (722:722:722) (814:814:814))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2600:2600:2600))
        (PORT datab (599:599:599) (674:674:674))
        (PORT datac (3285:3285:3285) (3784:3784:3784))
        (PORT datad (550:550:550) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2599:2599:2599))
        (PORT datab (1164:1164:1164) (1333:1333:1333))
        (PORT datac (3286:3286:3286) (3785:3785:3785))
        (PORT datad (694:694:694) (806:806:806))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (414:414:414))
        (PORT datab (3263:3263:3263) (3752:3752:3752))
        (PORT datac (1948:1948:1948) (2299:2299:2299))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (555:555:555) (626:626:626))
        (PORT datad (1573:1573:1573) (1797:1797:1797))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2418:2418:2418))
        (PORT datab (1588:1588:1588) (1821:1821:1821))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (2423:2423:2423))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT asdata (1022:1022:1022) (1156:1156:1156))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (478:478:478))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (382:382:382) (446:446:446))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (379:379:379) (443:443:443))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (195:195:195))
        (PORT datad (378:378:378) (442:442:442))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (390:390:390))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (176:176:176) (213:213:213))
        (PORT datad (387:387:387) (452:452:452))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (480:480:480))
        (PORT datad (174:174:174) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (293:293:293))
        (PORT datab (164:164:164) (217:217:217))
        (PORT datac (134:134:134) (179:179:179))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (416:416:416))
        (PORT datab (243:243:243) (305:305:305))
        (PORT datac (324:324:324) (386:386:386))
        (PORT datad (334:334:334) (402:402:402))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (578:578:578))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (409:409:409) (465:465:465))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (473:473:473))
        (PORT datab (408:408:408) (495:495:495))
        (PORT datac (356:356:356) (425:425:425))
        (PORT datad (478:478:478) (561:561:561))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (264:264:264) (298:298:298))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (357:357:357))
        (PORT datab (874:874:874) (1007:1007:1007))
        (PORT datad (522:522:522) (620:620:620))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (323:323:323))
        (PORT datab (654:654:654) (768:768:768))
        (PORT datac (482:482:482) (570:570:570))
        (PORT datad (364:364:364) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (841:841:841))
        (PORT datac (2660:2660:2660) (3009:3009:3009))
        (PORT datad (489:489:489) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (406:406:406))
        (PORT datab (505:505:505) (588:588:588))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (475:475:475) (546:546:546))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (810:810:810))
        (PORT datab (501:501:501) (583:583:583))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (388:388:388) (444:444:444))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (540:540:540) (615:615:615))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (789:789:789) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (701:701:701) (793:793:793))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (820:820:820) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (394:394:394))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (168:168:168) (200:200:200))
        (PORT datad (323:323:323) (370:370:370))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_Read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (477:477:477) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (404:404:404))
        (PORT datab (783:783:783) (911:911:911))
        (PORT datac (382:382:382) (457:457:457))
        (PORT datad (455:455:455) (522:522:522))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (396:396:396))
        (PORT datab (323:323:323) (392:392:392))
        (PORT datac (378:378:378) (460:460:460))
        (PORT datad (486:486:486) (571:571:571))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (429:429:429))
        (PORT datab (352:352:352) (417:417:417))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (498:498:498) (580:580:580))
        (PORT datac (301:301:301) (357:357:357))
        (PORT datad (473:473:473) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (499:499:499) (581:581:581))
        (PORT datac (455:455:455) (529:529:529))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (612:612:612))
        (PORT datab (126:126:126) (157:157:157))
        (PORT datac (379:379:379) (454:454:454))
        (PORT datad (351:351:351) (413:413:413))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (379:379:379) (448:448:448))
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (382:382:382))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (482:482:482))
        (PORT datab (549:549:549) (660:660:660))
        (PORT datac (383:383:383) (455:455:455))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (571:571:571))
        (PORT datab (504:504:504) (586:586:586))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (203:203:203) (248:248:248))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (535:535:535))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (487:487:487) (562:562:562))
        (PORT datad (276:276:276) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (569:569:569))
        (PORT datab (348:348:348) (418:418:418))
        (PORT datac (480:480:480) (555:555:555))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (506:506:506) (588:588:588))
        (PORT datac (453:453:453) (520:520:520))
        (PORT datad (263:263:263) (296:296:296))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (568:568:568))
        (PORT datab (496:496:496) (578:578:578))
        (PORT datac (315:315:315) (380:380:380))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (502:502:502) (584:584:584))
        (PORT datac (460:460:460) (535:535:535))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (727:727:727))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (620:620:620) (723:723:723))
        (PORT datad (351:351:351) (420:420:420))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (424:424:424))
        (PORT datab (473:473:473) (556:556:556))
        (PORT datac (161:161:161) (192:192:192))
        (PORT datad (272:272:272) (313:313:313))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (725:725:725))
        (PORT datab (644:644:644) (749:749:749))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (649:649:649) (755:755:755))
        (PORT datac (345:345:345) (415:415:415))
        (PORT datad (268:268:268) (300:300:300))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (726:726:726))
        (PORT datab (643:643:643) (748:748:748))
        (PORT datac (461:461:461) (531:531:531))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (651:651:651) (758:758:758))
        (PORT datac (306:306:306) (361:361:361))
        (PORT datad (323:323:323) (384:384:384))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (159:159:159))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (557:557:557) (652:652:652))
        (PORT datad (637:637:637) (737:737:737))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (437:437:437))
        (PORT datab (457:457:457) (537:537:537))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (324:324:324) (377:377:377))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (728:728:728))
        (PORT datab (640:640:640) (744:744:744))
        (PORT datac (356:356:356) (419:419:419))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (417:417:417))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (630:630:630) (734:734:734))
        (PORT datad (283:283:283) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (726:726:726))
        (PORT datab (642:642:642) (747:747:747))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (356:356:356) (419:419:419))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (552:552:552))
        (PORT datab (648:648:648) (754:754:754))
        (PORT datac (682:682:682) (770:770:770))
        (PORT datad (298:298:298) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (453:453:453))
        (PORT datab (127:127:127) (160:160:160))
        (PORT datac (610:610:610) (710:710:710))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (548:548:548))
        (PORT datab (645:645:645) (750:750:750))
        (PORT datac (260:260:260) (296:296:296))
        (PORT datad (653:653:653) (761:761:761))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1446:1446:1446))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (582:582:582) (672:672:672))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (399:399:399))
        (PORT datab (337:337:337) (395:395:395))
        (PORT datac (353:353:353) (414:414:414))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2675:2675:2675) (3034:3034:3034))
        (PORT datab (793:793:793) (928:928:928))
        (PORT datac (495:495:495) (587:587:587))
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (608:608:608))
        (PORT datab (715:715:715) (820:820:820))
        (PORT datac (608:608:608) (710:710:710))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (440:440:440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (447:447:447))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (436:436:436))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (615:615:615))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (640:640:640))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (537:537:537) (641:641:641))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (604:604:604))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (519:519:519) (611:611:611))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (622:622:622))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (983:983:983))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (836:836:836) (975:975:975))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (922:922:922))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (886:886:886) (1057:1057:1057))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (937:937:937))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (849:849:849) (991:991:991))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (887:887:887))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (895:895:895))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (912:912:912))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (938:938:938))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2488:2488:2488) (2827:2827:2827))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2877:2877:2877) (3311:3311:3311))
        (IOPATH i o (1715:1715:1715) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_XCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1067:1067:1067) (1029:1029:1029))
        (IOPATH i o (1649:1649:1649) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_ADCLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1681:1681:1681) (1972:1972:1972))
        (IOPATH i o (1705:1705:1705) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_BCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1054:1054:1054) (1016:1016:1016))
        (IOPATH i o (1649:1649:1649) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1673:1673:1673) (1951:1951:1951))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (278:278:278))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (188:188:188))
        (PORT datad (318:318:318) (365:365:365))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (165:165:165))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (665:665:665) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (315:315:315) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (448:448:448) (512:512:512))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (275:275:275))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (318:318:318) (364:364:364))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (259:259:259))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (393:393:393))
        (PORT datad (271:271:271) (302:302:302))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (273:273:273))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (251:251:251))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (153:153:153) (189:189:189))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (267:267:267))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (265:265:265))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (208:208:208))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (266:266:266))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (217:217:217))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (262:262:262))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (140:140:140) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (148:148:148) (184:184:184))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (127:127:127) (169:169:169))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (285:285:285))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (274:274:274))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (395:395:395))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (718:718:718) (638:638:638))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (218:218:218))
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (205:205:205))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (219:219:219))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (377:377:377))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (464:464:464))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (305:305:305) (370:370:370))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (449:449:449))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (444:444:444))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (447:447:447))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (262:262:262))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (176:176:176) (213:213:213))
        (PORT datad (381:381:381) (445:445:445))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (276:276:276))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (489:489:489))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (266:266:266))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (483:483:483))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (486:486:486))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (278:278:278))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (484:484:484))
        (PORT datad (266:266:266) (303:303:303))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (263:263:263))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (485:485:485))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (268:268:268))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (177:177:177) (213:213:213))
        (PORT datad (380:380:380) (444:444:444))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1011:1011:1011) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (166:166:166) (214:214:214))
        (PORT datad (413:413:413) (470:470:470))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (218:218:218))
        (PORT datac (317:317:317) (374:374:374))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (209:209:209))
        (PORT datad (318:318:318) (372:372:372))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (797:797:797) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (444:444:444))
        (PORT datab (142:142:142) (189:189:189))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (381:381:381))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (348:348:348) (412:412:412))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|resetAdc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1204:1204:1204))
        (PORT asdata (802:802:802) (892:892:892))
        (PORT clrn (1509:1509:1509) (1340:1340:1340))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (535:535:535))
        (PORT datab (671:671:671) (776:776:776))
        (PORT datad (647:647:647) (757:757:757))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (535:535:535))
        (PORT datab (671:671:671) (778:778:778))
        (PORT datad (648:648:648) (758:758:758))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLRSelect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT asdata (1027:1027:1027) (1149:1149:1149))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (545:545:545))
        (PORT datab (325:325:325) (394:394:394))
        (PORT datad (277:277:277) (314:314:314))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\AUD_ADCDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (243:243:243) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\adcdat\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2607:2607:2607) (2966:2966:2966))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adcdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1674:1674:1674) (1496:1496:1496))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (753:753:753))
        (PORT datab (627:627:627) (733:733:733))
        (PORT datac (357:357:357) (431:431:431))
        (PORT datad (385:385:385) (462:462:462))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (674:674:674) (613:613:613))
        (PORT sclr (512:512:512) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datab (350:350:350) (412:412:412))
        (PORT datac (340:340:340) (408:408:408))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (470:470:470))
        (PORT datac (335:335:335) (395:395:395))
        (PORT datad (370:370:370) (442:442:442))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1439:1439:1439))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (698:698:698) (625:625:625))
        (PORT sclr (651:651:651) (743:743:743))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (126:126:126) (157:157:157))
        (PORT datac (379:379:379) (454:454:454))
        (PORT datad (352:352:352) (413:413:413))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (720:720:720) (645:645:645))
        (PORT ena (789:789:789) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (442:442:442))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (611:611:611))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datac (378:378:378) (453:453:453))
        (PORT datad (352:352:352) (414:414:414))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1082:1082:1082) (1210:1210:1210))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (567:567:567))
        (PORT datac (326:326:326) (387:387:387))
        (PORT datad (2829:2829:2829) (3209:3209:3209))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (264:264:264))
        (PORT datab (290:290:290) (338:338:338))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (419:419:419))
        (PORT datab (386:386:386) (469:469:469))
        (PORT datac (720:720:720) (812:812:812))
        (PORT datad (491:491:491) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (549:549:549))
        (PORT datab (570:570:570) (653:653:653))
        (PORT datac (849:849:849) (974:974:974))
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|RL_DATA_OUT_VALID\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1419:1419:1419))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (473:473:473))
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (385:385:385) (471:471:471))
        (PORT datac (757:757:757) (872:872:872))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (489:489:489))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (757:757:757) (873:873:873))
        (PORT datad (116:116:116) (133:133:133))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (474:474:474))
        (PORT datab (163:163:163) (215:215:215))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (475:475:475))
        (PORT datab (150:150:150) (200:200:200))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (475:475:475))
        (PORT datab (333:333:333) (405:405:405))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (476:476:476))
        (PORT datab (150:150:150) (200:200:200))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (477:477:477))
        (PORT datab (221:221:221) (282:282:282))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (477:477:477))
        (PORT datab (149:149:149) (202:202:202))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (478:478:478))
        (PORT datab (221:221:221) (281:281:281))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (630:630:630) (687:687:687))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (635:635:635))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (634:634:634))
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (634:634:634))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (633:633:633))
        (PORT datab (221:221:221) (279:279:279))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (632:632:632))
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (632:632:632))
        (PORT datab (314:314:314) (383:383:383))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2602:2602:2602) (2929:2929:2929))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2714:2714:2714) (3055:3055:3055))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (402:402:402))
        (PORT datab (338:338:338) (414:414:414))
        (PORT datac (489:489:489) (578:578:578))
        (PORT datad (372:372:372) (449:449:449))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (496:496:496) (567:567:567))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (630:630:630))
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2795:2795:2795) (3139:3139:3139))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (492:492:492))
        (PORT datab (327:327:327) (393:393:393))
        (PORT datac (323:323:323) (383:383:383))
        (PORT datad (471:471:471) (560:560:560))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2787:2787:2787) (3148:3148:3148))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (596:596:596))
        (PORT datab (632:632:632) (735:735:735))
        (PORT datac (225:225:225) (283:283:283))
        (PORT datad (220:220:220) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT asdata (2605:2605:2605) (2928:2928:2928))
        (PORT ena (519:519:519) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2710:2710:2710) (3067:3067:3067))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2590:2590:2590) (2942:2942:2942))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (292:292:292))
        (PORT datab (396:396:396) (475:475:475))
        (PORT datac (377:377:377) (456:456:456))
        (PORT datad (543:543:543) (624:624:624))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2590:2590:2590) (2953:2953:2953))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (488:488:488))
        (PORT datab (951:951:951) (1106:1106:1106))
        (PORT datac (233:233:233) (300:300:300))
        (PORT datad (214:214:214) (266:266:266))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2555:2555:2555) (2901:2901:2901))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (484:484:484))
        (PORT datab (247:247:247) (304:304:304))
        (PORT datac (534:534:534) (639:639:639))
        (PORT datad (221:221:221) (270:270:270))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (409:409:409))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (451:451:451) (529:529:529))
        (PORT datad (339:339:339) (397:397:397))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2961:2961:2961) (3352:3352:3352))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2556:2556:2556) (2908:2908:2908))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (559:559:559))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2650:2650:2650) (2986:2986:2986))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2848:2848:2848) (3207:3207:3207))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2571:2571:2571) (2893:2893:2893))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT asdata (2762:2762:2762) (3112:3112:3112))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (468:468:468))
        (PORT datab (322:322:322) (393:393:393))
        (PORT datac (361:361:361) (434:434:434))
        (PORT datad (362:362:362) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (315:315:315) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (301:301:301) (348:348:348))
        (PORT datac (377:377:377) (455:455:455))
        (PORT datad (329:329:329) (382:382:382))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (582:582:582))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (374:374:374))
        (PORT datab (509:509:509) (603:603:603))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (483:483:483))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (479:479:479))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (583:583:583))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (584:584:584))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (594:594:594))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (479:479:479))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (474:474:474))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (605:605:605) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (769:769:769))
        (PORT datab (232:232:232) (291:291:291))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (245:245:245) (302:302:302))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (289:289:289))
        (PORT datab (175:175:175) (214:214:214))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (649:649:649))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (548:548:548))
        (PORT datab (174:174:174) (211:211:211))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (399:399:399))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (222:222:222) (284:284:284))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (315:315:315))
        (PORT datab (187:187:187) (223:223:223))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (384:384:384))
        (PORT datab (237:237:237) (297:297:297))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datab (573:573:573) (659:659:659))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datab (301:301:301) (347:347:347))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (286:286:286))
        (PORT datab (173:173:173) (209:209:209))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (722:722:722))
        (PORT datab (335:335:335) (404:404:404))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (415:415:415))
        (PORT datab (315:315:315) (363:363:363))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (233:233:233))
        (PORT datab (242:242:242) (304:304:304))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (360:360:360))
        (PORT datab (346:346:346) (425:425:425))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (215:215:215))
        (PORT datad (315:315:315) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (345:345:345) (406:406:406))
        (PORT datad (340:340:340) (394:394:394))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (382:382:382) (451:451:451))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (477:477:477) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|write_fifo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|write_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (523:523:523) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (472:472:472))
        (PORT datac (757:757:757) (873:873:873))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (153:153:153) (207:207:207))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (417:417:417))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (477:477:477) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2580:2580:2580) (2931:2931:2931))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (506:506:506) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (197:197:197))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (729:729:729))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (468:468:468))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (745:745:745))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (392:392:392))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (430:430:430))
        (PORT datab (406:406:406) (485:485:485))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (399:399:399) (477:477:477))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (468:468:468))
        (PORT datab (172:172:172) (209:209:209))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (355:355:355))
        (PORT datab (399:399:399) (484:484:484))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (456:456:456))
        (PORT datab (171:171:171) (209:209:209))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (487:487:487))
        (PORT datab (184:184:184) (221:221:221))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (393:393:393) (472:472:472))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (658:658:658))
        (PORT datab (183:183:183) (219:219:219))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (474:474:474))
        (PORT datab (307:307:307) (352:352:352))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (220:220:220))
        (PORT datab (405:405:405) (487:487:487))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (605:605:605))
        (PORT datab (306:306:306) (352:352:352))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (477:477:477))
        (PORT datab (169:169:169) (205:205:205))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (482:482:482))
        (PORT datab (309:309:309) (361:361:361))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (361:361:361))
        (PORT datab (399:399:399) (487:487:487))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (PORT datab (497:497:497) (588:588:588))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (495:495:495) (584:584:584))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (571:571:571))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (381:381:381) (450:450:450))
        (PORT datad (341:341:341) (397:397:397))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (477:477:477) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|read_fifo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (256:256:256))
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|read_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (523:523:523) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (586:586:586))
        (PORT datab (873:873:873) (1005:1005:1005))
        (PORT datac (376:376:376) (464:464:464))
        (PORT datad (473:473:473) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (568:568:568))
        (PORT datab (383:383:383) (460:460:460))
        (PORT datac (381:381:381) (463:463:463))
        (PORT datad (377:377:377) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (267:267:267) (301:301:301))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (294:294:294))
        (PORT datab (166:166:166) (218:218:218))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (274:274:274) (316:316:316))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (480:480:480))
        (PORT datac (757:757:757) (872:872:872))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (290:290:290))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (215:215:215))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (336:336:336))
        (PORT datac (625:625:625) (712:712:712))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3856w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (329:329:329))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datad (232:232:232) (288:288:288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (530:530:530) (569:569:569))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2709:2709:2709) (3095:3095:3095))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1406:1406:1406))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (6244:6244:6244))
        (PORT d[1] (2469:2469:2469) (2833:2833:2833))
        (PORT d[2] (3597:3597:3597) (4173:4173:4173))
        (PORT d[3] (3377:3377:3377) (3908:3908:3908))
        (PORT d[4] (2894:2894:2894) (3332:3332:3332))
        (PORT d[5] (3086:3086:3086) (3544:3544:3544))
        (PORT d[6] (3360:3360:3360) (3839:3839:3839))
        (PORT d[7] (2219:2219:2219) (2528:2528:2528))
        (PORT d[8] (2150:2150:2150) (2531:2531:2531))
        (PORT d[9] (2705:2705:2705) (3082:3082:3082))
        (PORT d[10] (3193:3193:3193) (3703:3703:3703))
        (PORT d[11] (2075:2075:2075) (2375:2375:2375))
        (PORT d[12] (2482:2482:2482) (2841:2841:2841))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2394:2394:2394))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2399:2399:2399) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2386:2386:2386))
        (PORT d[1] (1829:1829:1829) (2120:2120:2120))
        (PORT d[2] (1655:1655:1655) (1929:1929:1929))
        (PORT d[3] (2241:2241:2241) (2620:2620:2620))
        (PORT d[4] (1518:1518:1518) (1703:1703:1703))
        (PORT d[5] (1920:1920:1920) (2266:2266:2266))
        (PORT d[6] (1842:1842:1842) (2064:2064:2064))
        (PORT d[7] (1662:1662:1662) (1874:1874:1874))
        (PORT d[8] (1674:1674:1674) (1955:1955:1955))
        (PORT d[9] (1517:1517:1517) (1757:1757:1757))
        (PORT d[10] (1997:1997:1997) (2289:2289:2289))
        (PORT d[11] (1914:1914:1914) (2235:2235:2235))
        (PORT d[12] (1678:1678:1678) (1903:1903:1903))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT ena (2689:2689:2689) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (2689:2689:2689) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (606:606:606))
        (PORT datab (643:643:643) (748:748:748))
        (PORT datac (1076:1076:1076) (1282:1282:1282))
        (PORT datad (1032:1032:1032) (1194:1194:1194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (328:328:328))
        (PORT datad (231:231:231) (287:287:287))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (335:335:335))
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (623:623:623) (710:710:710))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1224:1224:1224))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (6154:6154:6154))
        (PORT d[1] (2312:2312:2312) (2644:2644:2644))
        (PORT d[2] (2333:2333:2333) (2696:2696:2696))
        (PORT d[3] (3608:3608:3608) (4191:4191:4191))
        (PORT d[4] (2946:2946:2946) (3376:3376:3376))
        (PORT d[5] (2315:2315:2315) (2643:2643:2643))
        (PORT d[6] (4669:4669:4669) (5374:5374:5374))
        (PORT d[7] (5231:5231:5231) (6123:6123:6123))
        (PORT d[8] (2110:2110:2110) (2480:2480:2480))
        (PORT d[9] (2662:2662:2662) (3042:3042:3042))
        (PORT d[10] (2664:2664:2664) (3078:3078:3078))
        (PORT d[11] (2853:2853:2853) (3312:3312:3312))
        (PORT d[12] (2699:2699:2699) (3084:3084:3084))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2209:2209:2209))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (2082:2082:2082) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1731:1731:1731))
        (PORT d[1] (1241:1241:1241) (1416:1416:1416))
        (PORT d[2] (1118:1118:1118) (1325:1325:1325))
        (PORT d[3] (1779:1779:1779) (2069:2069:2069))
        (PORT d[4] (1011:1011:1011) (1155:1155:1155))
        (PORT d[5] (2085:2085:2085) (2447:2447:2447))
        (PORT d[6] (1297:1297:1297) (1475:1475:1475))
        (PORT d[7] (2944:2944:2944) (3461:3461:3461))
        (PORT d[8] (1307:1307:1307) (1507:1507:1507))
        (PORT d[9] (1338:1338:1338) (1541:1541:1541))
        (PORT d[10] (1827:1827:1827) (2073:2073:2073))
        (PORT d[11] (2113:2113:2113) (2444:2444:2444))
        (PORT d[12] (1282:1282:1282) (1477:1477:1477))
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT ena (2170:2170:2170) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT d[0] (2170:2170:2170) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (767:767:767))
        (PORT datab (710:710:710) (819:819:819))
        (PORT datac (1073:1073:1073) (1279:1279:1279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (658:658:658))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (620:620:620) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3826w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (334:334:334))
        (PORT datab (119:119:119) (155:155:155))
        (PORT datac (622:622:622) (709:709:709))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (876:876:876))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3875:3875:3875))
        (PORT d[1] (1194:1194:1194) (1382:1382:1382))
        (PORT d[2] (1193:1193:1193) (1385:1385:1385))
        (PORT d[3] (1133:1133:1133) (1307:1307:1307))
        (PORT d[4] (1533:1533:1533) (1765:1765:1765))
        (PORT d[5] (1507:1507:1507) (1741:1741:1741))
        (PORT d[6] (2248:2248:2248) (2564:2564:2564))
        (PORT d[7] (2903:2903:2903) (3301:3301:3301))
        (PORT d[8] (1700:1700:1700) (2000:2000:2000))
        (PORT d[9] (2750:2750:2750) (3143:3143:3143))
        (PORT d[10] (2326:2326:2326) (2654:2654:2654))
        (PORT d[11] (1121:1121:1121) (1300:1300:1300))
        (PORT d[12] (1139:1139:1139) (1312:1312:1312))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1348:1348:1348))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (PORT d[0] (1532:1532:1532) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2784:2784:2784))
        (PORT d[1] (3092:3092:3092) (3606:3606:3606))
        (PORT d[2] (1555:1555:1555) (1767:1767:1767))
        (PORT d[3] (1894:1894:1894) (2157:2157:2157))
        (PORT d[4] (3209:3209:3209) (3736:3736:3736))
        (PORT d[5] (1347:1347:1347) (1582:1582:1582))
        (PORT d[6] (1681:1681:1681) (1922:1922:1922))
        (PORT d[7] (1805:1805:1805) (2129:2129:2129))
        (PORT d[8] (4655:4655:4655) (5300:5300:5300))
        (PORT d[9] (1655:1655:1655) (1946:1946:1946))
        (PORT d[10] (4610:4610:4610) (5311:5311:5311))
        (PORT d[11] (4712:4712:4712) (5363:5363:5363))
        (PORT d[12] (5011:5011:5011) (5737:5737:5737))
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT ena (2163:2163:2163) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT d[0] (2163:2163:2163) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (403:403:403))
        (PORT datab (1849:1849:1849) (2097:2097:2097))
        (PORT datac (1263:1263:1263) (1488:1488:1488))
        (PORT datad (504:504:504) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (331:331:331))
        (PORT datac (619:619:619) (706:706:706))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3805w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (326:326:326))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (230:230:230) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (902:902:902))
        (PORT clk (1393:1393:1393) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3858:3858:3858))
        (PORT d[1] (1189:1189:1189) (1375:1375:1375))
        (PORT d[2] (1208:1208:1208) (1397:1397:1397))
        (PORT d[3] (1133:1133:1133) (1293:1293:1293))
        (PORT d[4] (1513:1513:1513) (1744:1744:1744))
        (PORT d[5] (1680:1680:1680) (1937:1937:1937))
        (PORT d[6] (2257:2257:2257) (2575:2575:2575))
        (PORT d[7] (3079:3079:3079) (3501:3501:3501))
        (PORT d[8] (1729:1729:1729) (2038:2038:2038))
        (PORT d[9] (1510:1510:1510) (1725:1725:1725))
        (PORT d[10] (1147:1147:1147) (1316:1316:1316))
        (PORT d[11] (1799:1799:1799) (2064:2064:2064))
        (PORT d[12] (1128:1128:1128) (1298:1298:1298))
        (PORT clk (1391:1391:1391) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1863:1863:1863))
        (PORT clk (1391:1391:1391) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (PORT d[0] (1944:1944:1944) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2567:2567:2567))
        (PORT d[1] (3099:3099:3099) (3612:3612:3612))
        (PORT d[2] (1675:1675:1675) (1900:1900:1900))
        (PORT d[3] (4151:4151:4151) (4734:4734:4734))
        (PORT d[4] (3197:3197:3197) (3720:3720:3720))
        (PORT d[5] (3100:3100:3100) (3614:3614:3614))
        (PORT d[6] (1669:1669:1669) (1903:1903:1903))
        (PORT d[7] (1990:1990:1990) (2346:2346:2346))
        (PORT d[8] (2204:2204:2204) (2579:2579:2579))
        (PORT d[9] (4643:4643:4643) (5318:5318:5318))
        (PORT d[10] (4603:4603:4603) (5302:5302:5302))
        (PORT d[11] (4686:4686:4686) (5329:5329:5329))
        (PORT d[12] (2198:2198:2198) (2549:2549:2549))
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (PORT ena (2160:2160:2160) (2396:2396:2396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (PORT d[0] (2160:2160:2160) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (413:413:413))
        (PORT datab (528:528:528) (608:608:608))
        (PORT datac (1519:1519:1519) (1716:1716:1716))
        (PORT datad (1607:1607:1607) (1884:1884:1884))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (1363:1363:1363) (1543:1543:1543))
        (PORT datad (471:471:471) (542:542:542))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (2093:2093:2093) (2394:2394:2394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT asdata (1990:1990:1990) (2293:2293:2293))
        (PORT ena (1162:1162:1162) (1290:1290:1290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3736w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (335:335:335))
        (PORT datab (122:122:122) (157:157:157))
        (PORT datac (624:624:624) (711:711:711))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1599:1599:1599))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (6631:6631:6631))
        (PORT d[1] (1867:1867:1867) (2166:2166:2166))
        (PORT d[2] (3937:3937:3937) (4561:4561:4561))
        (PORT d[3] (3762:3762:3762) (4359:4359:4359))
        (PORT d[4] (2703:2703:2703) (3124:3124:3124))
        (PORT d[5] (2554:2554:2554) (2936:2936:2936))
        (PORT d[6] (3461:3461:3461) (3958:3958:3958))
        (PORT d[7] (2029:2029:2029) (2314:2314:2314))
        (PORT d[8] (2335:2335:2335) (2747:2747:2747))
        (PORT d[9] (2905:2905:2905) (3310:3310:3310))
        (PORT d[10] (3372:3372:3372) (3907:3907:3907))
        (PORT d[11] (1912:1912:1912) (2190:2190:2190))
        (PORT d[12] (2486:2486:2486) (2849:2849:2849))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2012:2012:2012))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (2113:2113:2113) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2585:2585:2585))
        (PORT d[1] (2218:2218:2218) (2576:2576:2576))
        (PORT d[2] (1185:1185:1185) (1408:1408:1408))
        (PORT d[3] (2608:2608:2608) (3043:3043:3043))
        (PORT d[4] (1363:1363:1363) (1536:1536:1536))
        (PORT d[5] (2077:2077:2077) (2436:2436:2436))
        (PORT d[6] (1352:1352:1352) (1515:1515:1515))
        (PORT d[7] (1307:1307:1307) (1466:1466:1466))
        (PORT d[8] (1840:1840:1840) (2135:2135:2135))
        (PORT d[9] (1859:1859:1859) (2149:2149:2149))
        (PORT d[10] (2309:2309:2309) (2639:2639:2639))
        (PORT d[11] (2094:2094:2094) (2432:2432:2432))
        (PORT d[12] (1762:1762:1762) (2039:2039:2039))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (2891:2891:2891) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (2891:2891:2891) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (624:624:624))
        (PORT datab (3535:3535:3535) (4074:4074:4074))
        (PORT datac (1248:1248:1248) (1467:1467:1467))
        (PORT datad (495:495:495) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1032:1032:1032))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (609:609:609) (688:688:688))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3726w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (227:227:227))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1314:1314:1314))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (6865:6865:6865))
        (PORT d[1] (3026:3026:3026) (3472:3472:3472))
        (PORT d[2] (3231:3231:3231) (3748:3748:3748))
        (PORT d[3] (3970:3970:3970) (4597:4597:4597))
        (PORT d[4] (3069:3069:3069) (3543:3543:3543))
        (PORT d[5] (2578:2578:2578) (2971:2971:2971))
        (PORT d[6] (3677:3677:3677) (4209:4209:4209))
        (PORT d[7] (1837:1837:1837) (2093:2093:2093))
        (PORT d[8] (1445:1445:1445) (1695:1695:1695))
        (PORT d[9] (3113:3113:3113) (3550:3550:3550))
        (PORT d[10] (2342:2342:2342) (2655:2655:2655))
        (PORT d[11] (1901:1901:1901) (2174:2174:2174))
        (PORT d[12] (1845:1845:1845) (2100:2100:2100))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1930:1930:1930))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (2035:2035:2035) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1976:1976:1976))
        (PORT d[1] (2556:2556:2556) (2949:2949:2949))
        (PORT d[2] (1562:1562:1562) (1840:1840:1840))
        (PORT d[3] (2027:2027:2027) (2365:2365:2365))
        (PORT d[4] (1690:1690:1690) (1892:1892:1892))
        (PORT d[5] (1963:1963:1963) (2279:2279:2279))
        (PORT d[6] (1358:1358:1358) (1522:1522:1522))
        (PORT d[7] (1336:1336:1336) (1505:1505:1505))
        (PORT d[8] (1998:1998:1998) (2319:2319:2319))
        (PORT d[9] (1957:1957:1957) (2282:2282:2282))
        (PORT d[10] (4989:4989:4989) (5731:5731:5731))
        (PORT d[11] (2827:2827:2827) (3260:3260:3260))
        (PORT d[12] (1981:1981:1981) (2295:2295:2295))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT ena (3250:3250:3250) (3659:3659:3659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (3250:3250:3250) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (801:801:801))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (3508:3508:3508) (4046:4046:4046))
        (PORT datad (686:686:686) (780:780:780))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2962:2962:2962) (3467:3467:3467))
        (PORT datac (3423:3423:3423) (3922:3922:3922))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1792:1792:1792))
        (PORT datab (822:822:822) (943:943:943))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (954:954:954) (1110:1110:1110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (448:448:448))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1074:1074:1074) (1200:1200:1200))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (421:421:421))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1029:1029:1029) (1168:1168:1168))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (439:439:439))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1165:1165:1165) (1328:1328:1328))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (541:541:541) (615:615:615))
        (PORT clrn (593:593:593) (530:530:530))
        (PORT ena (766:766:766) (832:832:832))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (981:981:981) (1113:1113:1113))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (324:324:324))
        (PORT datad (229:229:229) (284:284:284))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (325:325:325))
        (PORT datab (642:642:642) (734:734:734))
        (PORT datac (243:243:243) (307:307:307))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1604:1604:1604))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4957:4957:4957))
        (PORT d[1] (2543:2543:2543) (2967:2967:2967))
        (PORT d[2] (2235:2235:2235) (2614:2614:2614))
        (PORT d[3] (3829:3829:3829) (4459:4459:4459))
        (PORT d[4] (3922:3922:3922) (4559:4559:4559))
        (PORT d[5] (3756:3756:3756) (4351:4351:4351))
        (PORT d[6] (1510:1510:1510) (1787:1787:1787))
        (PORT d[7] (3229:3229:3229) (3737:3737:3737))
        (PORT d[8] (2492:2492:2492) (2867:2867:2867))
        (PORT d[9] (2605:2605:2605) (3001:3001:3001))
        (PORT d[10] (3072:3072:3072) (3497:3497:3497))
        (PORT d[11] (2393:2393:2393) (2793:2793:2793))
        (PORT d[12] (3921:3921:3921) (4511:4511:4511))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2708:2708:2708))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (2643:2643:2643) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3625:3625:3625))
        (PORT d[1] (3879:3879:3879) (4483:4483:4483))
        (PORT d[2] (3952:3952:3952) (4511:4511:4511))
        (PORT d[3] (3496:3496:3496) (4031:4031:4031))
        (PORT d[4] (2917:2917:2917) (3396:3396:3396))
        (PORT d[5] (3219:3219:3219) (3746:3746:3746))
        (PORT d[6] (3831:3831:3831) (4361:4361:4361))
        (PORT d[7] (3109:3109:3109) (3640:3640:3640))
        (PORT d[8] (2659:2659:2659) (3117:3117:3117))
        (PORT d[9] (3807:3807:3807) (4405:4405:4405))
        (PORT d[10] (3403:3403:3403) (3945:3945:3945))
        (PORT d[11] (4003:4003:4003) (4564:4564:4564))
        (PORT d[12] (3630:3630:3630) (4222:4222:4222))
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT ena (2321:2321:2321) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT d[0] (2321:2321:2321) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3776w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (335:335:335))
        (PORT datab (121:121:121) (157:157:157))
        (PORT datac (624:624:624) (710:710:710))
        (PORT datad (241:241:241) (298:298:298))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1659:1659:1659))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (4281:4281:4281))
        (PORT d[1] (2597:2597:2597) (3026:3026:3026))
        (PORT d[2] (2457:2457:2457) (2876:2876:2876))
        (PORT d[3] (3440:3440:3440) (4008:4008:4008))
        (PORT d[4] (3380:3380:3380) (3938:3938:3938))
        (PORT d[5] (3446:3446:3446) (3989:3989:3989))
        (PORT d[6] (4118:4118:4118) (4740:4740:4740))
        (PORT d[7] (3463:3463:3463) (4027:4027:4027))
        (PORT d[8] (3134:3134:3134) (3622:3622:3622))
        (PORT d[9] (2792:2792:2792) (3205:3205:3205))
        (PORT d[10] (2983:2983:2983) (3386:3386:3386))
        (PORT d[11] (2861:2861:2861) (3346:3346:3346))
        (PORT d[12] (3268:3268:3268) (3772:3772:3772))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2037:2037:2037))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2080:2080:2080) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (4577:4577:4577))
        (PORT d[1] (3397:3397:3397) (3947:3947:3947))
        (PORT d[2] (4516:4516:4516) (5161:5161:5161))
        (PORT d[3] (4493:4493:4493) (5160:5160:5160))
        (PORT d[4] (2558:2558:2558) (2989:2989:2989))
        (PORT d[5] (2515:2515:2515) (2946:2946:2946))
        (PORT d[6] (4174:4174:4174) (4801:4801:4801))
        (PORT d[7] (3050:3050:3050) (3590:3590:3590))
        (PORT d[8] (4214:4214:4214) (4820:4820:4820))
        (PORT d[9] (4221:4221:4221) (4881:4881:4881))
        (PORT d[10] (4087:4087:4087) (4753:4753:4753))
        (PORT d[11] (3865:3865:3865) (4393:4393:4393))
        (PORT d[12] (3107:3107:3107) (3631:3631:3631))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2294:2294:2294) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2294:2294:2294) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (609:609:609) (688:688:688))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3756w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datab (108:108:108) (137:137:137))
        (PORT datad (147:147:147) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1509:1509:1509))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2626:2626:2626))
        (PORT d[1] (3278:3278:3278) (3806:3806:3806))
        (PORT d[2] (2511:2511:2511) (2917:2917:2917))
        (PORT d[3] (3593:3593:3593) (4181:4181:4181))
        (PORT d[4] (2616:2616:2616) (3014:3014:3014))
        (PORT d[5] (3705:3705:3705) (4266:4266:4266))
        (PORT d[6] (4087:4087:4087) (4687:4687:4687))
        (PORT d[7] (1976:1976:1976) (2258:2258:2258))
        (PORT d[8] (2304:2304:2304) (2633:2633:2633))
        (PORT d[9] (1964:1964:1964) (2235:2235:2235))
        (PORT d[10] (2055:2055:2055) (2342:2342:2342))
        (PORT d[11] (3044:3044:3044) (3573:3573:3573))
        (PORT d[12] (1974:1974:1974) (2236:2236:2236))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2326:2326:2326))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (2371:2371:2371) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (5025:5025:5025))
        (PORT d[1] (2852:2852:2852) (3310:3310:3310))
        (PORT d[2] (4425:4425:4425) (5060:5060:5060))
        (PORT d[3] (2691:2691:2691) (3081:3081:3081))
        (PORT d[4] (4230:4230:4230) (4810:4810:4810))
        (PORT d[5] (2380:2380:2380) (2798:2798:2798))
        (PORT d[6] (2779:2779:2779) (3169:3169:3169))
        (PORT d[7] (2625:2625:2625) (3110:3110:3110))
        (PORT d[8] (3005:3005:3005) (3442:3442:3442))
        (PORT d[9] (2996:2996:2996) (3479:3479:3479))
        (PORT d[10] (3265:3265:3265) (3743:3743:3743))
        (PORT d[11] (2897:2897:2897) (3299:3299:3299))
        (PORT d[12] (2799:2799:2799) (3218:3218:3218))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT ena (2418:2418:2418) (2714:2714:2714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (2418:2418:2418) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (2384:2384:2384))
        (PORT datab (3114:3114:3114) (3579:3579:3579))
        (PORT datac (775:775:775) (869:869:869))
        (PORT datad (1036:1036:1036) (1179:1179:1179))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (916:916:916))
        (PORT datab (374:374:374) (432:432:432))
        (PORT datac (3096:3096:3096) (3553:3553:3553))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1677:1677:1677))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (4534:4534:4534))
        (PORT d[1] (2554:2554:2554) (2982:2982:2982))
        (PORT d[2] (2435:2435:2435) (2851:2851:2851))
        (PORT d[3] (3603:3603:3603) (4195:4195:4195))
        (PORT d[4] (3589:3589:3589) (4182:4182:4182))
        (PORT d[5] (3751:3751:3751) (4347:4347:4347))
        (PORT d[6] (4277:4277:4277) (4938:4938:4938))
        (PORT d[7] (3754:3754:3754) (4362:4362:4362))
        (PORT d[8] (3497:3497:3497) (4034:4034:4034))
        (PORT d[9] (2397:2397:2397) (2756:2756:2756))
        (PORT d[10] (2840:2840:2840) (3227:3227:3227))
        (PORT d[11] (3189:3189:3189) (3737:3737:3737))
        (PORT d[12] (3558:3558:3558) (4102:4102:4102))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2612:2612:2612))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2621:2621:2621) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4857:4857:4857))
        (PORT d[1] (3548:3548:3548) (4113:4113:4113))
        (PORT d[2] (4877:4877:4877) (5570:5570:5570))
        (PORT d[3] (4883:4883:4883) (5609:5609:5609))
        (PORT d[4] (3028:3028:3028) (3517:3517:3517))
        (PORT d[5] (2878:2878:2878) (3355:3355:3355))
        (PORT d[6] (3629:3629:3629) (4128:4128:4128))
        (PORT d[7] (3442:3442:3442) (4044:4044:4044))
        (PORT d[8] (3921:3921:3921) (4491:4491:4491))
        (PORT d[9] (3831:3831:3831) (4437:4437:4437))
        (PORT d[10] (3511:3511:3511) (4071:4071:4071))
        (PORT d[11] (3803:3803:3803) (4335:4335:4335))
        (PORT d[12] (3396:3396:3396) (3965:3965:3965))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2118:2118:2118) (2387:2387:2387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2118:2118:2118) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (324:324:324))
        (PORT datab (644:644:644) (737:737:737))
        (PORT datac (246:246:246) (310:310:310))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1762:1762:1762))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (4469:4469:4469))
        (PORT d[1] (2787:2787:2787) (3244:3244:3244))
        (PORT d[2] (2467:2467:2467) (2886:2886:2886))
        (PORT d[3] (3616:3616:3616) (4205:4205:4205))
        (PORT d[4] (3203:3203:3203) (3730:3730:3730))
        (PORT d[5] (3374:3374:3374) (3909:3909:3909))
        (PORT d[6] (4186:4186:4186) (4811:4811:4811))
        (PORT d[7] (3645:3645:3645) (4235:4235:4235))
        (PORT d[8] (3135:3135:3135) (3621:3621:3621))
        (PORT d[9] (2616:2616:2616) (3008:3008:3008))
        (PORT d[10] (2785:2785:2785) (3153:3153:3153))
        (PORT d[11] (2911:2911:2911) (3389:3389:3389))
        (PORT d[12] (3440:3440:3440) (3965:3965:3965))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2302:2302:2302))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2313:2313:2313) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (4387:4387:4387))
        (PORT d[1] (3552:3552:3552) (4116:4116:4116))
        (PORT d[2] (4188:4188:4188) (4795:4795:4795))
        (PORT d[3] (4442:4442:4442) (5087:5087:5087))
        (PORT d[4] (2741:2741:2741) (3198:3198:3198))
        (PORT d[5] (2348:2348:2348) (2751:2751:2751))
        (PORT d[6] (4164:4164:4164) (4794:4794:4794))
        (PORT d[7] (3028:3028:3028) (3560:3560:3560))
        (PORT d[8] (4057:4057:4057) (4642:4642:4642))
        (PORT d[9] (3950:3950:3950) (4576:4576:4576))
        (PORT d[10] (4038:4038:4038) (4689:4689:4689))
        (PORT d[11] (3743:3743:3743) (4244:4244:4244))
        (PORT d[12] (3662:3662:3662) (4201:4201:4201))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT ena (2278:2278:2278) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (2278:2278:2278) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (3119:3119:3119) (3585:3585:3585))
        (PORT datac (357:357:357) (412:412:412))
        (PORT datad (854:854:854) (966:966:966))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (2348:2348:2348) (2742:2742:2742))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1401:1401:1401))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (6373:6373:6373))
        (PORT d[1] (2090:2090:2090) (2396:2396:2396))
        (PORT d[2] (2102:2102:2102) (2425:2425:2425))
        (PORT d[3] (3777:3777:3777) (4378:4378:4378))
        (PORT d[4] (3125:3125:3125) (3577:3577:3577))
        (PORT d[5] (2142:2142:2142) (2449:2449:2449))
        (PORT d[6] (3266:3266:3266) (3726:3726:3726))
        (PORT d[7] (5517:5517:5517) (6439:6439:6439))
        (PORT d[8] (2298:2298:2298) (2695:2695:2695))
        (PORT d[9] (3328:3328:3328) (3805:3805:3805))
        (PORT d[10] (3350:3350:3350) (3865:3865:3865))
        (PORT d[11] (2514:2514:2514) (2934:2934:2934))
        (PORT d[12] (3062:3062:3062) (3501:3501:3501))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1502:1502:1502))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (1623:1623:1623) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1716:1716:1716))
        (PORT d[1] (1260:1260:1260) (1441:1441:1441))
        (PORT d[2] (1132:1132:1132) (1343:1343:1343))
        (PORT d[3] (1629:1629:1629) (1904:1904:1904))
        (PORT d[4] (837:837:837) (957:957:957))
        (PORT d[5] (2405:2405:2405) (2795:2795:2795))
        (PORT d[6] (965:965:965) (1098:1098:1098))
        (PORT d[7] (923:923:923) (1044:1044:1044))
        (PORT d[8] (1328:1328:1328) (1533:1533:1533))
        (PORT d[9] (1356:1356:1356) (1558:1558:1558))
        (PORT d[10] (2168:2168:2168) (2461:2461:2461))
        (PORT d[11] (1921:1921:1921) (2226:2226:2226))
        (PORT d[12] (1284:1284:1284) (1477:1477:1477))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (2167:2167:2167) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (2167:2167:2167) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3766w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (146:146:146) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1154:1154:1154))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4660:4660:4660))
        (PORT d[1] (1751:1751:1751) (2008:2008:2008))
        (PORT d[2] (1761:1761:1761) (2042:2042:2042))
        (PORT d[3] (1636:1636:1636) (1873:1873:1873))
        (PORT d[4] (2060:2060:2060) (2363:2363:2363))
        (PORT d[5] (1661:1661:1661) (1903:1903:1903))
        (PORT d[6] (3453:3453:3453) (3937:3937:3937))
        (PORT d[7] (2353:2353:2353) (2678:2678:2678))
        (PORT d[8] (1331:1331:1331) (1571:1571:1571))
        (PORT d[9] (2006:2006:2006) (2282:2282:2282))
        (PORT d[10] (1787:1787:1787) (2036:2036:2036))
        (PORT d[11] (2309:2309:2309) (2699:2699:2699))
        (PORT d[12] (2330:2330:2330) (2666:2666:2666))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1887:1887:1887))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2007:2007:2007) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1387:1387:1387))
        (PORT d[1] (1623:1623:1623) (1856:1856:1856))
        (PORT d[2] (2089:2089:2089) (2380:2380:2380))
        (PORT d[3] (1932:1932:1932) (2202:2202:2202))
        (PORT d[4] (826:826:826) (942:942:942))
        (PORT d[5] (1891:1891:1891) (2205:2205:2205))
        (PORT d[6] (937:937:937) (1061:1061:1061))
        (PORT d[7] (944:944:944) (1072:1072:1072))
        (PORT d[8] (2119:2119:2119) (2474:2474:2474))
        (PORT d[9] (1724:1724:1724) (1980:1980:1980))
        (PORT d[10] (2057:2057:2057) (2399:2399:2399))
        (PORT d[11] (1903:1903:1903) (2203:2203:2203))
        (PORT d[12] (2236:2236:2236) (2589:2589:2589))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (2188:2188:2188) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (2188:2188:2188) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (536:536:536) (621:621:621))
        (PORT datac (671:671:671) (767:767:767))
        (PORT datad (624:624:624) (721:721:721))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1165:1165:1165))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4668:4668:4668))
        (PORT d[1] (1931:1931:1931) (2213:2213:2213))
        (PORT d[2] (1945:1945:1945) (2254:2254:2254))
        (PORT d[3] (1813:1813:1813) (2074:2074:2074))
        (PORT d[4] (1872:1872:1872) (2150:2150:2150))
        (PORT d[5] (2165:2165:2165) (2475:2475:2475))
        (PORT d[6] (3289:3289:3289) (3753:3753:3753))
        (PORT d[7] (2160:2160:2160) (2455:2455:2455))
        (PORT d[8] (2475:2475:2475) (2895:2895:2895))
        (PORT d[9] (3497:3497:3497) (3999:3999:3999))
        (PORT d[10] (1955:1955:1955) (2231:2231:2231))
        (PORT d[11] (2213:2213:2213) (2588:2588:2588))
        (PORT d[12] (2317:2317:2317) (2647:2647:2647))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2011:2011:2011))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2058:2058:2058) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1593:1593:1593))
        (PORT d[1] (1437:1437:1437) (1643:1643:1643))
        (PORT d[2] (2265:2265:2265) (2577:2577:2577))
        (PORT d[3] (1878:1878:1878) (2179:2179:2179))
        (PORT d[4] (652:652:652) (742:742:742))
        (PORT d[5] (2248:2248:2248) (2621:2621:2621))
        (PORT d[6] (669:669:669) (765:765:765))
        (PORT d[7] (648:648:648) (738:738:738))
        (PORT d[8] (1477:1477:1477) (1708:1708:1708))
        (PORT d[9] (1549:1549:1549) (1782:1782:1782))
        (PORT d[10] (2200:2200:2200) (2499:2499:2499))
        (PORT d[11] (2152:2152:2152) (2444:2444:2444))
        (PORT d[12] (1449:1449:1449) (1664:1664:1664))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (2176:2176:2176) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (2176:2176:2176) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (325:325:325))
        (PORT datab (641:641:641) (733:733:733))
        (PORT datac (242:242:242) (306:306:306))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1163:1163:1163))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4824:4824:4824))
        (PORT d[1] (1742:1742:1742) (2006:2006:2006))
        (PORT d[2] (1740:1740:1740) (2012:2012:2012))
        (PORT d[3] (1814:1814:1814) (2074:2074:2074))
        (PORT d[4] (1691:1691:1691) (1948:1948:1948))
        (PORT d[5] (2544:2544:2544) (2913:2913:2913))
        (PORT d[6] (3788:3788:3788) (4315:4315:4315))
        (PORT d[7] (2391:2391:2391) (2727:2727:2727))
        (PORT d[8] (1347:1347:1347) (1596:1596:1596))
        (PORT d[9] (2193:2193:2193) (2501:2501:2501))
        (PORT d[10] (1966:1966:1966) (2244:2244:2244))
        (PORT d[11] (1640:1640:1640) (1884:1884:1884))
        (PORT d[12] (2338:2338:2338) (2675:2675:2675))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2069:2069:2069))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (2110:2110:2110) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3178:3178:3178))
        (PORT d[1] (1632:1632:1632) (1865:1865:1865))
        (PORT d[2] (2070:2070:2070) (2355:2355:2355))
        (PORT d[3] (1741:1741:1741) (1981:1981:1981))
        (PORT d[4] (978:978:978) (1111:1111:1111))
        (PORT d[5] (1882:1882:1882) (2195:2195:2195))
        (PORT d[6] (1873:1873:1873) (2141:2141:2141))
        (PORT d[7] (1119:1119:1119) (1272:1272:1272))
        (PORT d[8] (1644:1644:1644) (1888:1888:1888))
        (PORT d[9] (2048:2048:2048) (2389:2389:2389))
        (PORT d[10] (2064:2064:2064) (2407:2407:2407))
        (PORT d[11] (1826:1826:1826) (2078:2078:2078))
        (PORT d[12] (2219:2219:2219) (2571:2571:2571))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (2346:2346:2346) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (2346:2346:2346) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1305:1305:1305))
        (PORT datab (639:639:639) (744:744:744))
        (PORT datac (481:481:481) (550:550:550))
        (PORT datad (659:659:659) (746:746:746))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (325:325:325))
        (PORT datab (642:642:642) (735:735:735))
        (PORT datac (244:244:244) (307:307:307))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1413:1413:1413))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (6433:6433:6433))
        (PORT d[1] (2618:2618:2618) (2991:2991:2991))
        (PORT d[2] (2795:2795:2795) (3211:3211:3211))
        (PORT d[3] (3588:3588:3588) (4153:4153:4153))
        (PORT d[4] (2741:2741:2741) (3140:3140:3140))
        (PORT d[5] (2438:2438:2438) (2775:2775:2775))
        (PORT d[6] (4442:4442:4442) (5117:5117:5117))
        (PORT d[7] (5011:5011:5011) (5866:5866:5866))
        (PORT d[8] (1897:1897:1897) (2232:2232:2232))
        (PORT d[9] (2938:2938:2938) (3338:3338:3338))
        (PORT d[10] (2802:2802:2802) (3242:3242:3242))
        (PORT d[11] (2513:2513:2513) (2926:2926:2926))
        (PORT d[12] (2654:2654:2654) (3022:3022:3022))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1903:1903:1903))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1973:1973:1973) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1878:1878:1878))
        (PORT d[1] (1605:1605:1605) (1841:1841:1841))
        (PORT d[2] (1209:1209:1209) (1414:1414:1414))
        (PORT d[3] (1812:1812:1812) (2113:2113:2113))
        (PORT d[4] (1321:1321:1321) (1502:1502:1502))
        (PORT d[5] (1883:1883:1883) (2219:2219:2219))
        (PORT d[6] (1495:1495:1495) (1702:1702:1702))
        (PORT d[7] (1438:1438:1438) (1621:1621:1621))
        (PORT d[8] (1510:1510:1510) (1741:1741:1741))
        (PORT d[9] (1510:1510:1510) (1729:1729:1729))
        (PORT d[10] (1550:1550:1550) (1753:1753:1753))
        (PORT d[11] (1655:1655:1655) (1866:1866:1866))
        (PORT d[12] (1471:1471:1471) (1690:1690:1690))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (2148:2148:2148) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (2148:2148:2148) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (611:611:611))
        (PORT datab (638:638:638) (744:744:744))
        (PORT datac (1073:1073:1073) (1279:1279:1279))
        (PORT datad (990:990:990) (1115:1115:1115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (557:557:557) (636:636:636))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3846w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (327:327:327))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datad (230:230:230) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1412:1412:1412))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (6226:6226:6226))
        (PORT d[1] (2478:2478:2478) (2836:2836:2836))
        (PORT d[2] (2523:2523:2523) (2914:2914:2914))
        (PORT d[3] (3423:3423:3423) (3978:3978:3978))
        (PORT d[4] (2753:2753:2753) (3151:3151:3151))
        (PORT d[5] (2323:2323:2323) (2651:2651:2651))
        (PORT d[6] (4651:4651:4651) (5355:5355:5355))
        (PORT d[7] (5037:5037:5037) (5897:5897:5897))
        (PORT d[8] (1931:1931:1931) (2277:2277:2277))
        (PORT d[9] (2840:2840:2840) (3246:3246:3246))
        (PORT d[10] (2516:2516:2516) (2918:2918:2918))
        (PORT d[11] (2711:2711:2711) (3160:3160:3160))
        (PORT d[12] (2690:2690:2690) (3073:3073:3073))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1827:1827:1827))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1889:1889:1889) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2113:2113:2113))
        (PORT d[1] (1774:1774:1774) (2020:2020:2020))
        (PORT d[2] (1269:1269:1269) (1494:1494:1494))
        (PORT d[3] (1966:1966:1966) (2291:2291:2291))
        (PORT d[4] (1186:1186:1186) (1353:1353:1353))
        (PORT d[5] (1916:1916:1916) (2260:2260:2260))
        (PORT d[6] (1318:1318:1318) (1505:1505:1505))
        (PORT d[7] (2768:2768:2768) (3266:3266:3266))
        (PORT d[8] (1336:1336:1336) (1547:1547:1547))
        (PORT d[9] (1346:1346:1346) (1549:1549:1549))
        (PORT d[10] (1631:1631:1631) (1846:1846:1846))
        (PORT d[11] (1901:1901:1901) (2208:2208:2208))
        (PORT d[12] (1441:1441:1441) (1655:1655:1655))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (2403:2403:2403) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (2403:2403:2403) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (992:992:992))
        (PORT datab (640:640:640) (745:745:745))
        (PORT datac (1073:1073:1073) (1280:1280:1280))
        (PORT datad (857:857:857) (984:984:984))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (662:662:662))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (2745:2745:2745) (3204:3204:3204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (2745:2745:2745) (3204:3204:3204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (616:616:616))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1072:1072:1072) (1246:1246:1246))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (701:701:701) (793:793:793))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (951:951:951) (1066:1066:1066))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1845:1845:1845))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (5396:5396:5396))
        (PORT d[1] (3043:3043:3043) (3500:3500:3500))
        (PORT d[2] (3577:3577:3577) (4158:4158:4158))
        (PORT d[3] (3449:3449:3449) (3950:3950:3950))
        (PORT d[4] (3061:3061:3061) (3534:3534:3534))
        (PORT d[5] (3931:3931:3931) (4442:4442:4442))
        (PORT d[6] (3885:3885:3885) (4462:4462:4462))
        (PORT d[7] (4026:4026:4026) (4691:4691:4691))
        (PORT d[8] (1874:1874:1874) (2204:2204:2204))
        (PORT d[9] (4028:4028:4028) (4629:4629:4629))
        (PORT d[10] (2563:2563:2563) (2957:2957:2957))
        (PORT d[11] (2670:2670:2670) (3105:3105:3105))
        (PORT d[12] (3219:3219:3219) (3704:3704:3704))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2434:2434:2434))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2420:2420:2420) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1780:1780:1780))
        (PORT d[1] (1803:1803:1803) (2078:2078:2078))
        (PORT d[2] (2377:2377:2377) (2759:2759:2759))
        (PORT d[3] (1911:1911:1911) (2220:2220:2220))
        (PORT d[4] (1894:1894:1894) (2160:2160:2160))
        (PORT d[5] (1509:1509:1509) (1775:1775:1775))
        (PORT d[6] (1839:1839:1839) (2083:2083:2083))
        (PORT d[7] (2269:2269:2269) (2676:2676:2676))
        (PORT d[8] (1822:1822:1822) (2110:2110:2110))
        (PORT d[9] (2029:2029:2029) (2355:2355:2355))
        (PORT d[10] (2132:2132:2132) (2467:2467:2467))
        (PORT d[11] (1544:1544:1544) (1802:1802:1802))
        (PORT d[12] (2113:2113:2113) (2401:2401:2401))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2649:2649:2649) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2649:2649:2649) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1564:1564:1564))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (6145:6145:6145))
        (PORT d[1] (2995:2995:2995) (3455:3455:3455))
        (PORT d[2] (3047:3047:3047) (3521:3521:3521))
        (PORT d[3] (2860:2860:2860) (3261:3261:3261))
        (PORT d[4] (2614:2614:2614) (3011:3011:3011))
        (PORT d[5] (2867:2867:2867) (3266:3266:3266))
        (PORT d[6] (2832:2832:2832) (3209:3209:3209))
        (PORT d[7] (4794:4794:4794) (5590:5590:5590))
        (PORT d[8] (1560:1560:1560) (1823:1823:1823))
        (PORT d[9] (2815:2815:2815) (3190:3190:3190))
        (PORT d[10] (2524:2524:2524) (2925:2925:2925))
        (PORT d[11] (2293:2293:2293) (2666:2666:2666))
        (PORT d[12] (2852:2852:2852) (3250:3250:3250))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2060:2060:2060))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (2081:2081:2081) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1398:1398:1398))
        (PORT d[1] (1675:1675:1675) (1935:1935:1935))
        (PORT d[2] (1107:1107:1107) (1291:1291:1291))
        (PORT d[3] (1754:1754:1754) (2041:2041:2041))
        (PORT d[4] (1149:1149:1149) (1319:1319:1319))
        (PORT d[5] (2061:2061:2061) (2429:2429:2429))
        (PORT d[6] (972:972:972) (1127:1127:1127))
        (PORT d[7] (934:934:934) (1079:1079:1079))
        (PORT d[8] (1043:1043:1043) (1244:1244:1244))
        (PORT d[9] (846:846:846) (997:997:997))
        (PORT d[10] (1170:1170:1170) (1343:1343:1343))
        (PORT d[11] (1150:1150:1150) (1317:1317:1317))
        (PORT d[12] (931:931:931) (1081:1081:1081))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (2271:2271:2271) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2271:2271:2271) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1121:1121:1121))
        (PORT datab (1177:1177:1177) (1330:1330:1330))
        (PORT datac (1154:1154:1154) (1372:1372:1372))
        (PORT datad (930:930:930) (1052:1052:1052))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1728:1728:1728))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (5695:5695:5695))
        (PORT d[1] (2906:2906:2906) (3333:3333:3333))
        (PORT d[2] (3395:3395:3395) (3929:3929:3929))
        (PORT d[3] (3276:3276:3276) (3737:3737:3737))
        (PORT d[4] (2860:2860:2860) (3295:3295:3295))
        (PORT d[5] (3393:3393:3393) (3847:3847:3847))
        (PORT d[6] (4073:4073:4073) (4686:4686:4686))
        (PORT d[7] (4456:4456:4456) (5203:5203:5203))
        (PORT d[8] (2081:2081:2081) (2438:2438:2438))
        (PORT d[9] (4322:4322:4322) (4975:4975:4975))
        (PORT d[10] (2385:2385:2385) (2751:2751:2751))
        (PORT d[11] (2539:2539:2539) (2975:2975:2975))
        (PORT d[12] (3042:3042:3042) (3478:3478:3478))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1992:1992:1992))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (2046:2046:2046) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1908:1908:1908))
        (PORT d[1] (1542:1542:1542) (1766:1766:1766))
        (PORT d[2] (1581:1581:1581) (1821:1821:1821))
        (PORT d[3] (1495:1495:1495) (1720:1720:1720))
        (PORT d[4] (1524:1524:1524) (1747:1747:1747))
        (PORT d[5] (1666:1666:1666) (1945:1945:1945))
        (PORT d[6] (1438:1438:1438) (1646:1646:1646))
        (PORT d[7] (2335:2335:2335) (2761:2761:2761))
        (PORT d[8] (1476:1476:1476) (1699:1699:1699))
        (PORT d[9] (1503:1503:1503) (1759:1759:1759))
        (PORT d[10] (1584:1584:1584) (1843:1843:1843))
        (PORT d[11] (1474:1474:1474) (1708:1708:1708))
        (PORT d[12] (1438:1438:1438) (1647:1647:1647))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (2428:2428:2428) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2428:2428:2428) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1506:1506:1506))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (6169:6169:6169))
        (PORT d[1] (2806:2806:2806) (3219:3219:3219))
        (PORT d[2] (3015:3015:3015) (3486:3486:3486))
        (PORT d[3] (2884:2884:2884) (3293:3293:3293))
        (PORT d[4] (2580:2580:2580) (2951:2951:2951))
        (PORT d[5] (2884:2884:2884) (3286:3286:3286))
        (PORT d[6] (2837:2837:2837) (3214:3214:3214))
        (PORT d[7] (4873:4873:4873) (5670:5670:5670))
        (PORT d[8] (1450:1450:1450) (1706:1706:1706))
        (PORT d[9] (2833:2833:2833) (3212:3212:3212))
        (PORT d[10] (2537:2537:2537) (2945:2945:2945))
        (PORT d[11] (2297:2297:2297) (2670:2670:2670))
        (PORT d[12] (2880:2880:2880) (3287:3287:3287))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (3041:3041:3041))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (3017:3017:3017) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1383:1383:1383))
        (PORT d[1] (1679:1679:1679) (1945:1945:1945))
        (PORT d[2] (1248:1248:1248) (1443:1443:1443))
        (PORT d[3] (1704:1704:1704) (1978:1978:1978))
        (PORT d[4] (1171:1171:1171) (1357:1357:1357))
        (PORT d[5] (1908:1908:1908) (2254:2254:2254))
        (PORT d[6] (973:973:973) (1129:1129:1129))
        (PORT d[7] (2361:2361:2361) (2791:2791:2791))
        (PORT d[8] (1031:1031:1031) (1226:1226:1226))
        (PORT d[9] (994:994:994) (1166:1166:1166))
        (PORT d[10] (1561:1561:1561) (1818:1818:1818))
        (PORT d[11] (1154:1154:1154) (1321:1321:1321))
        (PORT d[12] (935:935:935) (1086:1086:1086))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (2395:2395:2395) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (2395:2395:2395) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1122:1122:1122))
        (PORT datab (1170:1170:1170) (1389:1389:1389))
        (PORT datac (899:899:899) (1009:1009:1009))
        (PORT datad (922:922:922) (1051:1051:1051))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3816w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (323:323:323))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (228:228:228) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1841:1841:1841))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (5399:5399:5399))
        (PORT d[1] (3081:3081:3081) (3561:3561:3561))
        (PORT d[2] (3590:3590:3590) (4174:4174:4174))
        (PORT d[3] (3621:3621:3621) (4145:4145:4145))
        (PORT d[4] (3047:3047:3047) (3512:3512:3512))
        (PORT d[5] (4069:4069:4069) (4598:4598:4598))
        (PORT d[6] (3862:3862:3862) (4437:4437:4437))
        (PORT d[7] (4007:4007:4007) (4665:4665:4665))
        (PORT d[8] (1879:1879:1879) (2218:2218:2218))
        (PORT d[9] (3789:3789:3789) (4365:4365:4365))
        (PORT d[10] (2563:2563:2563) (2952:2952:2952))
        (PORT d[11] (2678:2678:2678) (3114:3114:3114))
        (PORT d[12] (3211:3211:3211) (3688:3688:3688))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3421:3421:3421))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (3277:3277:3277) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1787:1787:1787))
        (PORT d[1] (1827:1827:1827) (2109:2109:2109))
        (PORT d[2] (2393:2393:2393) (2785:2785:2785))
        (PORT d[3] (2077:2077:2077) (2407:2407:2407))
        (PORT d[4] (1720:1720:1720) (1965:1965:1965))
        (PORT d[5] (1557:1557:1557) (1826:1826:1826))
        (PORT d[6] (1863:1863:1863) (2112:2112:2112))
        (PORT d[7] (2262:2262:2262) (2669:2669:2669))
        (PORT d[8] (1976:1976:1976) (2278:2278:2278))
        (PORT d[9] (2187:2187:2187) (2532:2532:2532))
        (PORT d[10] (1982:1982:1982) (2312:2312:2312))
        (PORT d[11] (1556:1556:1556) (1816:1816:1816))
        (PORT d[12] (2145:2145:2145) (2443:2443:2443))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (2667:2667:2667) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (2667:2667:2667) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1857:1857:1857))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (5392:5392:5392))
        (PORT d[1] (3078:3078:3078) (3555:3555:3555))
        (PORT d[2] (3599:3599:3599) (4184:4184:4184))
        (PORT d[3] (3608:3608:3608) (4123:4123:4123))
        (PORT d[4] (3237:3237:3237) (3735:3735:3735))
        (PORT d[5] (4092:4092:4092) (4624:4624:4624))
        (PORT d[6] (3877:3877:3877) (4447:4447:4447))
        (PORT d[7] (3983:3983:3983) (4640:4640:4640))
        (PORT d[8] (1908:1908:1908) (2249:2249:2249))
        (PORT d[9] (4047:4047:4047) (4652:4652:4652))
        (PORT d[10] (2571:2571:2571) (2961:2961:2961))
        (PORT d[11] (2874:2874:2874) (3344:3344:3344))
        (PORT d[12] (3231:3231:3231) (3713:3713:3713))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2679:2679:2679))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2644:2644:2644) (2972:2972:2972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1583:1583:1583))
        (PORT d[1] (1988:1988:1988) (2280:2280:2280))
        (PORT d[2] (2263:2263:2263) (2636:2636:2636))
        (PORT d[3] (1747:1747:1747) (2030:2030:2030))
        (PORT d[4] (1903:1903:1903) (2171:2171:2171))
        (PORT d[5] (1903:1903:1903) (2214:2214:2214))
        (PORT d[6] (1861:1861:1861) (2109:2109:2109))
        (PORT d[7] (2190:2190:2190) (2590:2590:2590))
        (PORT d[8] (1998:1998:1998) (2302:2302:2302))
        (PORT d[9] (2198:2198:2198) (2552:2552:2552))
        (PORT d[10] (2303:2303:2303) (2662:2662:2662))
        (PORT d[11] (1720:1720:1720) (2004:2004:2004))
        (PORT d[12] (2032:2032:2032) (2314:2314:2314))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT ena (2840:2840:2840) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (2840:2840:2840) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1124:1124:1124))
        (PORT datab (1160:1160:1160) (1328:1328:1328))
        (PORT datac (1143:1143:1143) (1359:1359:1359))
        (PORT datad (1146:1146:1146) (1263:1263:1263))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1855:1855:1855))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (5391:5391:5391))
        (PORT d[1] (3228:3228:3228) (3713:3713:3713))
        (PORT d[2] (3759:3759:3759) (4364:4364:4364))
        (PORT d[3] (3630:3630:3630) (4157:4157:4157))
        (PORT d[4] (3239:3239:3239) (3736:3736:3736))
        (PORT d[5] (4116:4116:4116) (4659:4659:4659))
        (PORT d[6] (3877:3877:3877) (4447:4447:4447))
        (PORT d[7] (4001:4001:4001) (4661:4661:4661))
        (PORT d[8] (1722:1722:1722) (2034:2034:2034))
        (PORT d[9] (4054:4054:4054) (4660:4660:4660))
        (PORT d[10] (2745:2745:2745) (3162:3162:3162))
        (PORT d[11] (2871:2871:2871) (3338:3338:3338))
        (PORT d[12] (3409:3409:3409) (3925:3925:3925))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2323:2323:2323))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (2317:2317:2317) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1771:1771:1771))
        (PORT d[1] (1995:1995:1995) (2296:2296:2296))
        (PORT d[2] (2280:2280:2280) (2658:2658:2658))
        (PORT d[3] (2091:2091:2091) (2424:2424:2424))
        (PORT d[4] (2050:2050:2050) (2332:2332:2332))
        (PORT d[5] (1587:1587:1587) (1863:1863:1863))
        (PORT d[6] (2045:2045:2045) (2324:2324:2324))
        (PORT d[7] (2262:2262:2262) (2677:2677:2677))
        (PORT d[8] (2021:2021:2021) (2336:2336:2336))
        (PORT d[9] (2197:2197:2197) (2543:2543:2543))
        (PORT d[10] (2137:2137:2137) (2487:2487:2487))
        (PORT d[11] (1985:1985:1985) (2301:2301:2301))
        (PORT d[12] (2212:2212:2212) (2522:2522:2522))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT ena (2667:2667:2667) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT d[0] (2667:2667:2667) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1542:1542:1542))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (6357:6357:6357))
        (PORT d[1] (2878:2878:2878) (3337:3337:3337))
        (PORT d[2] (3076:3076:3076) (3568:3568:3568))
        (PORT d[3] (2947:2947:2947) (3372:3372:3372))
        (PORT d[4] (2823:2823:2823) (3265:3265:3265))
        (PORT d[5] (2523:2523:2523) (2871:2871:2871))
        (PORT d[6] (2484:2484:2484) (2818:2818:2818))
        (PORT d[7] (5169:5169:5169) (6033:6033:6033))
        (PORT d[8] (1915:1915:1915) (2227:2227:2227))
        (PORT d[9] (2667:2667:2667) (3026:3026:3026))
        (PORT d[10] (2546:2546:2546) (2958:2958:2958))
        (PORT d[11] (2516:2516:2516) (2924:2924:2924))
        (PORT d[12] (2791:2791:2791) (3185:3185:3185))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1934:1934:1934))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1999:1999:1999) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (930:930:930))
        (PORT d[1] (923:923:923) (1073:1073:1073))
        (PORT d[2] (765:765:765) (899:899:899))
        (PORT d[3] (893:893:893) (1029:1029:1029))
        (PORT d[4] (805:805:805) (941:941:941))
        (PORT d[5] (2251:2251:2251) (2647:2647:2647))
        (PORT d[6] (641:641:641) (755:755:755))
        (PORT d[7] (626:626:626) (736:736:736))
        (PORT d[8] (650:650:650) (786:786:786))
        (PORT d[9] (632:632:632) (753:753:753))
        (PORT d[10] (695:695:695) (802:802:802))
        (PORT d[11] (973:973:973) (1117:1117:1117))
        (PORT d[12] (597:597:597) (708:708:708))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (2285:2285:2285) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (2285:2285:2285) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1124:1124:1124))
        (PORT datab (1152:1152:1152) (1278:1278:1278))
        (PORT datac (1143:1143:1143) (1360:1360:1360))
        (PORT datad (747:747:747) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1081:1081:1081))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1082:1082:1082))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (2118:2118:2118) (2467:2467:2467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3709w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (226:226:226))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1806:1806:1806))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4736:4736:4736) (5523:5523:5523))
        (PORT d[1] (3443:3443:3443) (3969:3969:3969))
        (PORT d[2] (3945:3945:3945) (4577:4577:4577))
        (PORT d[3] (3961:3961:3961) (4534:4534:4534))
        (PORT d[4] (3570:3570:3570) (4114:4114:4114))
        (PORT d[5] (4618:4618:4618) (5231:5231:5231))
        (PORT d[6] (3684:3684:3684) (4228:4228:4228))
        (PORT d[7] (4212:4212:4212) (4907:4907:4907))
        (PORT d[8] (2061:2061:2061) (2421:2421:2421))
        (PORT d[9] (4238:4238:4238) (4867:4867:4867))
        (PORT d[10] (2940:2940:2940) (3388:3388:3388))
        (PORT d[11] (3310:3310:3310) (3830:3830:3830))
        (PORT d[12] (3608:3608:3608) (4152:4152:4152))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3665:3665:3665))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (3572:3572:3572) (3958:3958:3958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1990:1990:1990))
        (PORT d[1] (2013:2013:2013) (2332:2332:2332))
        (PORT d[2] (2078:2078:2078) (2422:2422:2422))
        (PORT d[3] (1776:1776:1776) (2066:2066:2066))
        (PORT d[4] (2649:2649:2649) (3074:3074:3074))
        (PORT d[5] (1577:1577:1577) (1846:1846:1846))
        (PORT d[6] (2244:2244:2244) (2552:2552:2552))
        (PORT d[7] (2465:2465:2465) (2908:2908:2908))
        (PORT d[8] (2213:2213:2213) (2566:2566:2566))
        (PORT d[9] (1944:1944:1944) (2286:2286:2286))
        (PORT d[10] (5426:5426:5426) (6261:6261:6261))
        (PORT d[11] (1917:1917:1917) (2231:2231:2231))
        (PORT d[12] (2391:2391:2391) (2722:2722:2722))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT ena (3178:3178:3178) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT d[0] (3178:3178:3178) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1573:1573:1573))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5008:5008:5008) (5850:5850:5850))
        (PORT d[1] (3042:3042:3042) (3501:3501:3501))
        (PORT d[2] (3428:3428:3428) (3981:3981:3981))
        (PORT d[3] (3741:3741:3741) (4260:4260:4260))
        (PORT d[4] (2843:2843:2843) (3278:3278:3278))
        (PORT d[5] (3505:3505:3505) (3970:3970:3970))
        (PORT d[6] (3032:3032:3032) (3439:3439:3439))
        (PORT d[7] (4803:4803:4803) (5608:5608:5608))
        (PORT d[8] (1946:1946:1946) (2284:2284:2284))
        (PORT d[9] (4969:4969:4969) (5706:5706:5706))
        (PORT d[10] (2758:2758:2758) (3183:3183:3183))
        (PORT d[11] (2057:2057:2057) (2384:2384:2384))
        (PORT d[12] (2867:2867:2867) (3284:3284:3284))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3215:3215:3215))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (3110:3110:3110) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2334:2334:2334))
        (PORT d[1] (1958:1958:1958) (2257:2257:2257))
        (PORT d[2] (1500:1500:1500) (1747:1747:1747))
        (PORT d[3] (1477:1477:1477) (1697:1697:1697))
        (PORT d[4] (1193:1193:1193) (1376:1376:1376))
        (PORT d[5] (1724:1724:1724) (2011:2011:2011))
        (PORT d[6] (1764:1764:1764) (2016:2016:2016))
        (PORT d[7] (2572:2572:2572) (3014:3014:3014))
        (PORT d[8] (1339:1339:1339) (1555:1555:1555))
        (PORT d[9] (1734:1734:1734) (2035:2035:2035))
        (PORT d[10] (1941:1941:1941) (2242:2242:2242))
        (PORT d[11] (1801:1801:1801) (2084:2084:2084))
        (PORT d[12] (1320:1320:1320) (1522:1522:1522))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT ena (2456:2456:2456) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT d[0] (2456:2456:2456) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1122:1122:1122))
        (PORT datab (1148:1148:1148) (1266:1266:1266))
        (PORT datac (1151:1151:1151) (1368:1368:1368))
        (PORT datad (587:587:587) (661:661:661))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1319:1319:1319))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5652:5652:5652) (6604:6604:6604))
        (PORT d[1] (3244:3244:3244) (3756:3756:3756))
        (PORT d[2] (2925:2925:2925) (3407:3407:3407))
        (PORT d[3] (2578:2578:2578) (2946:2946:2946))
        (PORT d[4] (3188:3188:3188) (3682:3682:3682))
        (PORT d[5] (2980:2980:2980) (3390:3390:3390))
        (PORT d[6] (2689:2689:2689) (3064:3064:3064))
        (PORT d[7] (5542:5542:5542) (6461:6461:6461))
        (PORT d[8] (1366:1366:1366) (1613:1613:1613))
        (PORT d[9] (3365:3365:3365) (3871:3871:3871))
        (PORT d[10] (2910:2910:2910) (3378:3378:3378))
        (PORT d[11] (2141:2141:2141) (2509:2509:2509))
        (PORT d[12] (3159:3159:3159) (3601:3601:3601))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2695:2695:2695))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (2675:2675:2675) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1455:1455:1455))
        (PORT d[1] (564:564:564) (669:669:669))
        (PORT d[2] (2197:2197:2197) (2512:2512:2512))
        (PORT d[3] (777:777:777) (914:914:914))
        (PORT d[4] (589:589:589) (694:694:694))
        (PORT d[5] (1281:1281:1281) (1485:1485:1485))
        (PORT d[6] (1358:1358:1358) (1557:1557:1557))
        (PORT d[7] (444:444:444) (529:529:529))
        (PORT d[8] (425:425:425) (514:514:514))
        (PORT d[9] (455:455:455) (548:548:548))
        (PORT d[10] (441:441:441) (530:530:530))
        (PORT d[11] (640:640:640) (739:739:739))
        (PORT d[12] (527:527:527) (617:617:617))
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (PORT ena (2629:2629:2629) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (PORT d[0] (2629:2629:2629) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (642:642:642))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (942:942:942) (1096:1096:1096))
        (PORT datad (612:612:612) (692:692:692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (2115:2115:2115) (2464:2464:2464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (604:604:604))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (978:978:978) (1109:1109:1109))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (606:606:606))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (956:956:956) (1070:1070:1070))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (623:623:623))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (750:750:750) (674:674:674))
        (PORT ena (795:795:795) (865:865:865))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1202:1202:1202))
        (PORT asdata (1006:1006:1006) (1143:1143:1143))
        (PORT clrn (1399:1399:1399) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (689:689:689) (794:794:794))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2853:2853:2853) (3238:3238:3238))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (562:562:562) (639:639:639))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (681:681:681) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUD_DACDAT\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2435:2435:2435) (2772:2772:2772))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUD_DACDAT\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1523:1523:1523) (1349:1349:1349))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
