/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [19:0] _04_;
  wire [11:0] _05_;
  wire [10:0] _06_;
  reg [10:0] _07_;
  wire [6:0] _08_;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_63z;
  wire [6:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [9:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_4z[1] & celloutsig_0_6z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z[0] & celloutsig_0_20z);
  assign celloutsig_0_34z = !(celloutsig_0_27z ? celloutsig_0_4z[2] : celloutsig_0_5z);
  assign celloutsig_0_40z = !(celloutsig_0_9z ? celloutsig_0_3z[12] : celloutsig_0_34z);
  assign celloutsig_1_0z = !(in_data[174] ? in_data[113] : in_data[98]);
  assign celloutsig_0_20z = !(celloutsig_0_2z ? celloutsig_0_18z : celloutsig_0_17z[4]);
  assign celloutsig_0_2z = !(celloutsig_0_1z[2] ? _00_ : celloutsig_0_1z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[9] | celloutsig_0_7z[4]);
  assign celloutsig_0_16z = ~celloutsig_0_12z;
  assign celloutsig_0_56z = ~celloutsig_0_2z;
  assign celloutsig_0_59z = _01_ | ~(celloutsig_0_24z);
  assign celloutsig_0_6z = _02_ | ~(celloutsig_0_3z[2]);
  assign celloutsig_1_12z = celloutsig_1_7z[3] | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_29z = _03_ | ~(celloutsig_0_17z[8]);
  assign celloutsig_0_27z = celloutsig_0_14z | celloutsig_0_1z[4];
  assign celloutsig_1_18z = celloutsig_1_13z[6] ^ celloutsig_1_15z[0];
  assign celloutsig_0_7z = { in_data[79:74], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } + { in_data[94:92], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  reg [11:0] _26_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 12'h000;
    else _26_ <= in_data[55:44];
  assign { _05_[11:9], _00_, _05_[7:4], _02_, _05_[2:0] } = _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 20'h00000;
    else _04_ <= { in_data[117:100], celloutsig_1_0z, celloutsig_1_0z };
  reg [10:0] _28_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 11'h000;
    else _28_ <= { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign { _06_[10], _03_, _06_[8:0] } = _28_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 11'h000;
    else _07_ <= { celloutsig_0_3z[5:0], celloutsig_0_21z };
  reg [6:0] _30_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 7'h00;
    else _30_ <= celloutsig_0_3z[13:7];
  assign { _08_[6:3], _01_, _08_[1:0] } = _30_;
  assign celloutsig_0_3z = { celloutsig_0_1z[3:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[74:66], celloutsig_0_1z[4:1], in_data[0] };
  assign celloutsig_0_63z = { celloutsig_0_21z[4:1], celloutsig_0_40z } / { 1'h1, _06_[1], celloutsig_0_47z, celloutsig_0_47z, celloutsig_0_59z };
  assign celloutsig_0_19z = { celloutsig_0_3z[6:5], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_14z } / { 1'h1, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_1_6z = _04_[15:9] / { 1'h1, _04_[13:9], celloutsig_1_0z };
  assign celloutsig_0_33z = celloutsig_0_19z[11:0] === { _06_[10], _03_, _06_[8:1], celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_50z = { _07_[7:1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_47z, celloutsig_0_42z } === { celloutsig_0_8z[2], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_47z };
  assign celloutsig_1_14z = { celloutsig_1_13z[2:1], celloutsig_1_10z } >= in_data[140:138];
  assign celloutsig_0_14z = { celloutsig_0_10z[10:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z } >= { in_data[48:33], celloutsig_0_8z };
  assign celloutsig_1_9z = _04_[17:9] > { _04_[19:18], celloutsig_1_8z };
  assign celloutsig_0_42z = { celloutsig_0_19z[9:3], celloutsig_0_41z } || { celloutsig_0_10z[12:8], celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[183:180], celloutsig_1_0z } || _04_[7:3];
  assign celloutsig_1_5z = { in_data[163], celloutsig_1_0z, celloutsig_1_0z } || { _04_[4:3], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z & ~(_00_);
  assign celloutsig_0_18z = celloutsig_0_14z & ~(_06_[0]);
  assign celloutsig_1_13z = { _04_[13:5], celloutsig_1_4z[4:1], celloutsig_1_0z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[12:1], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_1z = { _00_, _05_[7:4] } % { 1'h1, _05_[5:4], _02_, _05_[2] };
  assign celloutsig_0_69z = { celloutsig_0_58z[0], celloutsig_0_48z } * { celloutsig_0_48z[5:2], celloutsig_0_57z, celloutsig_0_47z, celloutsig_0_57z };
  assign celloutsig_1_4z[4:1] = celloutsig_1_1z ? { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } : { _04_[2:0], 1'h0 };
  assign { celloutsig_1_15z[3:2], celloutsig_1_15z[0] } = celloutsig_1_3z ? { celloutsig_1_8z[1], celloutsig_1_9z, celloutsig_1_9z } : { celloutsig_1_6z[2:1], celloutsig_1_14z };
  assign celloutsig_1_1z = in_data[154:152] != { in_data[117], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_48z = { celloutsig_0_40z, celloutsig_0_4z, celloutsig_0_38z } | { _07_[9:8], celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_0_8z = celloutsig_0_1z | celloutsig_0_7z[5:1];
  assign celloutsig_0_25z = { _08_[6:3], _01_ } | _07_[9:5];
  assign celloutsig_0_47z = | celloutsig_0_36z[11:8];
  assign celloutsig_0_38z = in_data[15] & celloutsig_0_19z[1];
  assign celloutsig_0_70z = celloutsig_0_63z[2] & in_data[90];
  assign celloutsig_0_36z = { _05_[11:9], _00_, _05_[7:4], _02_, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_16z } << { celloutsig_0_10z[11:10], celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_3z[7:4] << _05_[7:4];
  assign celloutsig_1_11z = { celloutsig_1_7z[5:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z } << _04_[19:6];
  assign celloutsig_0_10z = { celloutsig_0_5z, _05_[11:9], _00_, _05_[7:4], _02_, _05_[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } <<< { celloutsig_0_7z[9:8], _05_[11:9], _00_, _05_[7:4], _02_, _05_[2:0], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_58z = { celloutsig_0_25z[4:2], celloutsig_0_1z } >>> { in_data[27:21], celloutsig_0_18z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z } >>> { in_data[191:189], celloutsig_1_0z, celloutsig_1_4z[4:1], celloutsig_1_0z };
  assign celloutsig_1_19z = _04_[16:2] >>> in_data[139:125];
  assign celloutsig_0_41z = celloutsig_0_7z[6:4] - _07_[7:5];
  assign celloutsig_1_8z = in_data[159:153] - celloutsig_1_6z;
  assign celloutsig_0_17z = { _05_[10:9], _00_, _05_[7:4], _02_, _05_[2:1] } - { _06_[7:0], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_4z } - in_data[66:62];
  assign celloutsig_0_57z = ~((celloutsig_0_50z & celloutsig_0_56z) | in_data[58]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_6z[4]) | celloutsig_1_0z);
  assign { _05_[8], _05_[3] } = { _00_, _02_ };
  assign _06_[9] = _03_;
  assign _08_[2] = _01_;
  assign celloutsig_1_15z[1] = celloutsig_1_5z;
  assign celloutsig_1_4z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[110:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
