
can_threadx_l4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  0800a658  0800a658  0000b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a988  0800a988  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a988  0800a988  0000b988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a990  0800a990  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a990  0800a990  0000b990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a994  0800a994  0000b994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a998  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004aa4  2000007c  0800aa14  0000c07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b20  0800aa14  0000cb20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000252e2  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006704  00000000  00000000  0003138e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f8  00000000  00000000  00037a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001337  00000000  00000000  00039490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db5e  00000000  00000000  0003a7c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028152  00000000  00000000  00068325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102f87  00000000  00000000  00090477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001933fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a3c  00000000  00000000  00193444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000101  00000000  00000000  00199e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a640 	.word	0x0800a640

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800a640 	.word	0x0800a640

080001d0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80001d0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001d2:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80001d6:	4919      	ldr	r1, [pc, #100]	@ (800023c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80001d8:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80001dc:	4818      	ldr	r0, [pc, #96]	@ (8000240 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80001de:	4917      	ldr	r1, [pc, #92]	@ (800023c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 80001e0:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 80001e2:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80001e4:	4817      	ldr	r0, [pc, #92]	@ (8000244 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 80001e6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 80001e8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 80001ec:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001ee:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 80001f2:	4915      	ldr	r1, [pc, #84]	@ (8000248 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 80001f4:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 80001f6:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 80001fa:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 80001fc:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000200:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000204:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000208:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800020c:	490f      	ldr	r1, [pc, #60]	@ (800024c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800020e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000212:	4770      	bx	lr

08000214 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000214:	f7ff bffe 	b.w	8000214 <__tx_BadHandler>

08000218 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000218:	f7ff bffe 	b.w	8000218 <__tx_HardfaultHandler>

0800021c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800021c:	f7ff bffe 	b.w	800021c <__tx_SVCallHandler>

08000220 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000220:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000222:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000226:	4770      	bx	lr

08000228 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000228:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800022a:	f000 f891 	bl	8000350 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800022e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000232:	4770      	bx	lr

08000234 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000234:	f7ff bffe 	b.w	8000234 <__tx_NMIHandler>

08000238 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000238:	f7ff bffe 	b.w	8000238 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800023c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000240:	200043c8 	.word	0x200043c8
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000244:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000248:	000c34ff 	.word	0x000c34ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	40ff0000 	.word	0x40ff0000

08000250 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000250:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000254:	4a2a      	ldr	r2, [pc, #168]	@ (8000300 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000256:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000258:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800025c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000260:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000264:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000266:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800026a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800026e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000272:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000276:	f3bf 8f6f 	isb	sy

0800027a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800027a:	e7fe      	b.n	800027a <__tx_wait_here>

0800027c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800027c:	4821      	ldr	r0, [pc, #132]	@ (8000304 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800027e:	4a22      	ldr	r2, [pc, #136]	@ (8000308 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 8000280:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000284:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000286:	b191      	cbz	r1, 80002ae <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000288:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800028a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800028e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000292:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000296:	d101      	bne.n	800029c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000298:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800029c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800029c:	4c1b      	ldr	r4, [pc, #108]	@ (800030c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800029e:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002a2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002a4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002a8:	b10d      	cbz	r5, 80002ae <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002aa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ac:	6023      	str	r3, [r4, #0]

080002ae <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002ae:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002b0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002b2:	b1b1      	cbz	r1, 80002e2 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002b4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002b6:	b662      	cpsie	i

080002b8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002b8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ba:	4c14      	ldr	r4, [pc, #80]	@ (800030c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002bc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002be:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80002c2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80002c4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80002c6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80002ca:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002ce:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80002d2:	d101      	bne.n	80002d8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80002d4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080002d8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80002d8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80002dc:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 80002e0:	4770      	bx	lr

080002e2 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002e2:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80002e4:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80002e6:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80002e8:	b909      	cbnz	r1, 80002ee <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002ea:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80002ec:	e7f9      	b.n	80002e2 <__tx_ts_wait>

080002ee <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80002ee:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 80002f2:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 80002f6:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80002fa:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80002fc:	e7dc      	b.n	80002b8 <__tx_ts_restore>

080002fe <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 80002fe:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000300:	20004464 	.word	0x20004464
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000304:	200043cc 	.word	0x200043cc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000308:	200043d0 	.word	0x200043d0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030c:	200049d0 	.word	0x200049d0

08000310 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000310:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000312:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000316:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800031a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800031e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000320:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000324:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000326:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000328:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800032a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800032c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800032e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000330:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000332:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000334:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000336:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000338:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800033a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800033c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800033e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000342:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000344:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000346:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800034a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800034c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800034e:	4770      	bx	lr

08000350 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000350:	4922      	ldr	r1, [pc, #136]	@ (80003dc <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000352:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000354:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000358:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800035a:	4b21      	ldr	r3, [pc, #132]	@ (80003e0 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800035c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800035e:	b13a      	cbz	r2, 8000370 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000360:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000364:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000366:	b91a      	cbnz	r2, 8000370 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000368:	4b1e      	ldr	r3, [pc, #120]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800036a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800036e:	6018      	str	r0, [r3, #0]

08000370 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000370:	491d      	ldr	r1, [pc, #116]	@ (80003e8 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000372:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000374:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000376:	b122      	cbz	r2, 8000382 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000378:	4b1c      	ldr	r3, [pc, #112]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800037a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800037e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000380:	e008      	b.n	8000394 <__tx_timer_done>

08000382 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000382:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000386:	4b1a      	ldr	r3, [pc, #104]	@ (80003f0 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000388:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800038a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800038c:	d101      	bne.n	8000392 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800038e:	4b19      	ldr	r3, [pc, #100]	@ (80003f4 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000390:	6818      	ldr	r0, [r3, #0]

08000392 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 8000392:	6008      	str	r0, [r1, #0]

08000394 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000394:	4b13      	ldr	r3, [pc, #76]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000396:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000398:	b912      	cbnz	r2, 80003a0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 800039a:	4914      	ldr	r1, [pc, #80]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800039c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800039e:	b1d0      	cbz	r0, 80003d6 <__tx_timer_nothing_expired>

080003a0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003a0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003a4:	4911      	ldr	r1, [pc, #68]	@ (80003ec <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003a6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003a8:	b108      	cbz	r0, 80003ae <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003aa:	f008 fa51 	bl	8008850 <_tx_timer_expiration_process>

080003ae <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ae:	4b0d      	ldr	r3, [pc, #52]	@ (80003e4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003b0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003b2:	b172      	cbz	r2, 80003d2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003b4:	f008 f9a0 	bl	80086f8 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003b8:	480f      	ldr	r0, [pc, #60]	@ (80003f8 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003ba:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003bc:	b949      	cbnz	r1, 80003d2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80003c0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003c2:	4a0f      	ldr	r2, [pc, #60]	@ (8000400 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80003c4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80003c6:	480f      	ldr	r0, [pc, #60]	@ (8000404 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80003c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80003cc:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80003ce:	d000      	beq.n	80003d2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80003d0:	6002      	str	r2, [r0, #0]

080003d2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80003d2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080003d6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80003d6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80003da:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003dc:	20004470 	.word	0x20004470
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003e0:	200049d0 	.word	0x200049d0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003e4:	20004474 	.word	0x20004474
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003e8:	20004500 	.word	0x20004500
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003ec:	20004504 	.word	0x20004504
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003f0:	200044fc 	.word	0x200044fc
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003f4:	200044f8 	.word	0x200044f8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	20004464 	.word	0x20004464
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fc:	200043cc 	.word	0x200043cc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000400:	200043d0 	.word	0x200043d0
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000404:	e000ed04 	.word	0xe000ed04
	...

08000410 <memchr>:
 8000410:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000414:	2a10      	cmp	r2, #16
 8000416:	db2b      	blt.n	8000470 <memchr+0x60>
 8000418:	f010 0f07 	tst.w	r0, #7
 800041c:	d008      	beq.n	8000430 <memchr+0x20>
 800041e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000422:	3a01      	subs	r2, #1
 8000424:	428b      	cmp	r3, r1
 8000426:	d02d      	beq.n	8000484 <memchr+0x74>
 8000428:	f010 0f07 	tst.w	r0, #7
 800042c:	b342      	cbz	r2, 8000480 <memchr+0x70>
 800042e:	d1f6      	bne.n	800041e <memchr+0xe>
 8000430:	b4f0      	push	{r4, r5, r6, r7}
 8000432:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000436:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800043a:	f022 0407 	bic.w	r4, r2, #7
 800043e:	f07f 0700 	mvns.w	r7, #0
 8000442:	2300      	movs	r3, #0
 8000444:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000448:	3c08      	subs	r4, #8
 800044a:	ea85 0501 	eor.w	r5, r5, r1
 800044e:	ea86 0601 	eor.w	r6, r6, r1
 8000452:	fa85 f547 	uadd8	r5, r5, r7
 8000456:	faa3 f587 	sel	r5, r3, r7
 800045a:	fa86 f647 	uadd8	r6, r6, r7
 800045e:	faa5 f687 	sel	r6, r5, r7
 8000462:	b98e      	cbnz	r6, 8000488 <memchr+0x78>
 8000464:	d1ee      	bne.n	8000444 <memchr+0x34>
 8000466:	bcf0      	pop	{r4, r5, r6, r7}
 8000468:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800046c:	f002 0207 	and.w	r2, r2, #7
 8000470:	b132      	cbz	r2, 8000480 <memchr+0x70>
 8000472:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000476:	3a01      	subs	r2, #1
 8000478:	ea83 0301 	eor.w	r3, r3, r1
 800047c:	b113      	cbz	r3, 8000484 <memchr+0x74>
 800047e:	d1f8      	bne.n	8000472 <memchr+0x62>
 8000480:	2000      	movs	r0, #0
 8000482:	4770      	bx	lr
 8000484:	3801      	subs	r0, #1
 8000486:	4770      	bx	lr
 8000488:	2d00      	cmp	r5, #0
 800048a:	bf06      	itte	eq
 800048c:	4635      	moveq	r5, r6
 800048e:	3803      	subeq	r0, #3
 8000490:	3807      	subne	r0, #7
 8000492:	f015 0f01 	tst.w	r5, #1
 8000496:	d107      	bne.n	80004a8 <memchr+0x98>
 8000498:	3001      	adds	r0, #1
 800049a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800049e:	bf02      	ittt	eq
 80004a0:	3001      	addeq	r0, #1
 80004a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80004a6:	3001      	addeq	r0, #1
 80004a8:	bcf0      	pop	{r4, r5, r6, r7}
 80004aa:	3801      	subs	r0, #1
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <__aeabi_uldivmod>:
 80004b0:	b953      	cbnz	r3, 80004c8 <__aeabi_uldivmod+0x18>
 80004b2:	b94a      	cbnz	r2, 80004c8 <__aeabi_uldivmod+0x18>
 80004b4:	2900      	cmp	r1, #0
 80004b6:	bf08      	it	eq
 80004b8:	2800      	cmpeq	r0, #0
 80004ba:	bf1c      	itt	ne
 80004bc:	f04f 31ff 	movne.w	r1, #4294967295
 80004c0:	f04f 30ff 	movne.w	r0, #4294967295
 80004c4:	f000 b988 	b.w	80007d8 <__aeabi_idiv0>
 80004c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80004cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004d0:	f000 f806 	bl	80004e0 <__udivmoddi4>
 80004d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004dc:	b004      	add	sp, #16
 80004de:	4770      	bx	lr

080004e0 <__udivmoddi4>:
 80004e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004e4:	9d08      	ldr	r5, [sp, #32]
 80004e6:	468e      	mov	lr, r1
 80004e8:	4604      	mov	r4, r0
 80004ea:	4688      	mov	r8, r1
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d14a      	bne.n	8000586 <__udivmoddi4+0xa6>
 80004f0:	428a      	cmp	r2, r1
 80004f2:	4617      	mov	r7, r2
 80004f4:	d962      	bls.n	80005bc <__udivmoddi4+0xdc>
 80004f6:	fab2 f682 	clz	r6, r2
 80004fa:	b14e      	cbz	r6, 8000510 <__udivmoddi4+0x30>
 80004fc:	f1c6 0320 	rsb	r3, r6, #32
 8000500:	fa01 f806 	lsl.w	r8, r1, r6
 8000504:	fa20 f303 	lsr.w	r3, r0, r3
 8000508:	40b7      	lsls	r7, r6
 800050a:	ea43 0808 	orr.w	r8, r3, r8
 800050e:	40b4      	lsls	r4, r6
 8000510:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000514:	fa1f fc87 	uxth.w	ip, r7
 8000518:	fbb8 f1fe 	udiv	r1, r8, lr
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000522:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000526:	fb01 f20c 	mul.w	r2, r1, ip
 800052a:	429a      	cmp	r2, r3
 800052c:	d909      	bls.n	8000542 <__udivmoddi4+0x62>
 800052e:	18fb      	adds	r3, r7, r3
 8000530:	f101 30ff 	add.w	r0, r1, #4294967295
 8000534:	f080 80ea 	bcs.w	800070c <__udivmoddi4+0x22c>
 8000538:	429a      	cmp	r2, r3
 800053a:	f240 80e7 	bls.w	800070c <__udivmoddi4+0x22c>
 800053e:	3902      	subs	r1, #2
 8000540:	443b      	add	r3, r7
 8000542:	1a9a      	subs	r2, r3, r2
 8000544:	b2a3      	uxth	r3, r4
 8000546:	fbb2 f0fe 	udiv	r0, r2, lr
 800054a:	fb0e 2210 	mls	r2, lr, r0, r2
 800054e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000552:	fb00 fc0c 	mul.w	ip, r0, ip
 8000556:	459c      	cmp	ip, r3
 8000558:	d909      	bls.n	800056e <__udivmoddi4+0x8e>
 800055a:	18fb      	adds	r3, r7, r3
 800055c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000560:	f080 80d6 	bcs.w	8000710 <__udivmoddi4+0x230>
 8000564:	459c      	cmp	ip, r3
 8000566:	f240 80d3 	bls.w	8000710 <__udivmoddi4+0x230>
 800056a:	443b      	add	r3, r7
 800056c:	3802      	subs	r0, #2
 800056e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000572:	eba3 030c 	sub.w	r3, r3, ip
 8000576:	2100      	movs	r1, #0
 8000578:	b11d      	cbz	r5, 8000582 <__udivmoddi4+0xa2>
 800057a:	40f3      	lsrs	r3, r6
 800057c:	2200      	movs	r2, #0
 800057e:	e9c5 3200 	strd	r3, r2, [r5]
 8000582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000586:	428b      	cmp	r3, r1
 8000588:	d905      	bls.n	8000596 <__udivmoddi4+0xb6>
 800058a:	b10d      	cbz	r5, 8000590 <__udivmoddi4+0xb0>
 800058c:	e9c5 0100 	strd	r0, r1, [r5]
 8000590:	2100      	movs	r1, #0
 8000592:	4608      	mov	r0, r1
 8000594:	e7f5      	b.n	8000582 <__udivmoddi4+0xa2>
 8000596:	fab3 f183 	clz	r1, r3
 800059a:	2900      	cmp	r1, #0
 800059c:	d146      	bne.n	800062c <__udivmoddi4+0x14c>
 800059e:	4573      	cmp	r3, lr
 80005a0:	d302      	bcc.n	80005a8 <__udivmoddi4+0xc8>
 80005a2:	4282      	cmp	r2, r0
 80005a4:	f200 8105 	bhi.w	80007b2 <__udivmoddi4+0x2d2>
 80005a8:	1a84      	subs	r4, r0, r2
 80005aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80005ae:	2001      	movs	r0, #1
 80005b0:	4690      	mov	r8, r2
 80005b2:	2d00      	cmp	r5, #0
 80005b4:	d0e5      	beq.n	8000582 <__udivmoddi4+0xa2>
 80005b6:	e9c5 4800 	strd	r4, r8, [r5]
 80005ba:	e7e2      	b.n	8000582 <__udivmoddi4+0xa2>
 80005bc:	2a00      	cmp	r2, #0
 80005be:	f000 8090 	beq.w	80006e2 <__udivmoddi4+0x202>
 80005c2:	fab2 f682 	clz	r6, r2
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	f040 80a4 	bne.w	8000714 <__udivmoddi4+0x234>
 80005cc:	1a8a      	subs	r2, r1, r2
 80005ce:	0c03      	lsrs	r3, r0, #16
 80005d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005d4:	b280      	uxth	r0, r0
 80005d6:	b2bc      	uxth	r4, r7
 80005d8:	2101      	movs	r1, #1
 80005da:	fbb2 fcfe 	udiv	ip, r2, lr
 80005de:	fb0e 221c 	mls	r2, lr, ip, r2
 80005e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005e6:	fb04 f20c 	mul.w	r2, r4, ip
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d907      	bls.n	80005fe <__udivmoddi4+0x11e>
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005f4:	d202      	bcs.n	80005fc <__udivmoddi4+0x11c>
 80005f6:	429a      	cmp	r2, r3
 80005f8:	f200 80e0 	bhi.w	80007bc <__udivmoddi4+0x2dc>
 80005fc:	46c4      	mov	ip, r8
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	fbb3 f2fe 	udiv	r2, r3, lr
 8000604:	fb0e 3312 	mls	r3, lr, r2, r3
 8000608:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800060c:	fb02 f404 	mul.w	r4, r2, r4
 8000610:	429c      	cmp	r4, r3
 8000612:	d907      	bls.n	8000624 <__udivmoddi4+0x144>
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	f102 30ff 	add.w	r0, r2, #4294967295
 800061a:	d202      	bcs.n	8000622 <__udivmoddi4+0x142>
 800061c:	429c      	cmp	r4, r3
 800061e:	f200 80ca 	bhi.w	80007b6 <__udivmoddi4+0x2d6>
 8000622:	4602      	mov	r2, r0
 8000624:	1b1b      	subs	r3, r3, r4
 8000626:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800062a:	e7a5      	b.n	8000578 <__udivmoddi4+0x98>
 800062c:	f1c1 0620 	rsb	r6, r1, #32
 8000630:	408b      	lsls	r3, r1
 8000632:	fa22 f706 	lsr.w	r7, r2, r6
 8000636:	431f      	orrs	r7, r3
 8000638:	fa0e f401 	lsl.w	r4, lr, r1
 800063c:	fa20 f306 	lsr.w	r3, r0, r6
 8000640:	fa2e fe06 	lsr.w	lr, lr, r6
 8000644:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000648:	4323      	orrs	r3, r4
 800064a:	fa00 f801 	lsl.w	r8, r0, r1
 800064e:	fa1f fc87 	uxth.w	ip, r7
 8000652:	fbbe f0f9 	udiv	r0, lr, r9
 8000656:	0c1c      	lsrs	r4, r3, #16
 8000658:	fb09 ee10 	mls	lr, r9, r0, lr
 800065c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000660:	fb00 fe0c 	mul.w	lr, r0, ip
 8000664:	45a6      	cmp	lr, r4
 8000666:	fa02 f201 	lsl.w	r2, r2, r1
 800066a:	d909      	bls.n	8000680 <__udivmoddi4+0x1a0>
 800066c:	193c      	adds	r4, r7, r4
 800066e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000672:	f080 809c 	bcs.w	80007ae <__udivmoddi4+0x2ce>
 8000676:	45a6      	cmp	lr, r4
 8000678:	f240 8099 	bls.w	80007ae <__udivmoddi4+0x2ce>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	eba4 040e 	sub.w	r4, r4, lr
 8000684:	fa1f fe83 	uxth.w	lr, r3
 8000688:	fbb4 f3f9 	udiv	r3, r4, r9
 800068c:	fb09 4413 	mls	r4, r9, r3, r4
 8000690:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000694:	fb03 fc0c 	mul.w	ip, r3, ip
 8000698:	45a4      	cmp	ip, r4
 800069a:	d908      	bls.n	80006ae <__udivmoddi4+0x1ce>
 800069c:	193c      	adds	r4, r7, r4
 800069e:	f103 3eff 	add.w	lr, r3, #4294967295
 80006a2:	f080 8082 	bcs.w	80007aa <__udivmoddi4+0x2ca>
 80006a6:	45a4      	cmp	ip, r4
 80006a8:	d97f      	bls.n	80007aa <__udivmoddi4+0x2ca>
 80006aa:	3b02      	subs	r3, #2
 80006ac:	443c      	add	r4, r7
 80006ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80006b2:	eba4 040c 	sub.w	r4, r4, ip
 80006b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80006ba:	4564      	cmp	r4, ip
 80006bc:	4673      	mov	r3, lr
 80006be:	46e1      	mov	r9, ip
 80006c0:	d362      	bcc.n	8000788 <__udivmoddi4+0x2a8>
 80006c2:	d05f      	beq.n	8000784 <__udivmoddi4+0x2a4>
 80006c4:	b15d      	cbz	r5, 80006de <__udivmoddi4+0x1fe>
 80006c6:	ebb8 0203 	subs.w	r2, r8, r3
 80006ca:	eb64 0409 	sbc.w	r4, r4, r9
 80006ce:	fa04 f606 	lsl.w	r6, r4, r6
 80006d2:	fa22 f301 	lsr.w	r3, r2, r1
 80006d6:	431e      	orrs	r6, r3
 80006d8:	40cc      	lsrs	r4, r1
 80006da:	e9c5 6400 	strd	r6, r4, [r5]
 80006de:	2100      	movs	r1, #0
 80006e0:	e74f      	b.n	8000582 <__udivmoddi4+0xa2>
 80006e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80006e6:	0c01      	lsrs	r1, r0, #16
 80006e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006ec:	b280      	uxth	r0, r0
 80006ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006f2:	463b      	mov	r3, r7
 80006f4:	4638      	mov	r0, r7
 80006f6:	463c      	mov	r4, r7
 80006f8:	46b8      	mov	r8, r7
 80006fa:	46be      	mov	lr, r7
 80006fc:	2620      	movs	r6, #32
 80006fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000702:	eba2 0208 	sub.w	r2, r2, r8
 8000706:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800070a:	e766      	b.n	80005da <__udivmoddi4+0xfa>
 800070c:	4601      	mov	r1, r0
 800070e:	e718      	b.n	8000542 <__udivmoddi4+0x62>
 8000710:	4610      	mov	r0, r2
 8000712:	e72c      	b.n	800056e <__udivmoddi4+0x8e>
 8000714:	f1c6 0220 	rsb	r2, r6, #32
 8000718:	fa2e f302 	lsr.w	r3, lr, r2
 800071c:	40b7      	lsls	r7, r6
 800071e:	40b1      	lsls	r1, r6
 8000720:	fa20 f202 	lsr.w	r2, r0, r2
 8000724:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000728:	430a      	orrs	r2, r1
 800072a:	fbb3 f8fe 	udiv	r8, r3, lr
 800072e:	b2bc      	uxth	r4, r7
 8000730:	fb0e 3318 	mls	r3, lr, r8, r3
 8000734:	0c11      	lsrs	r1, r2, #16
 8000736:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800073a:	fb08 f904 	mul.w	r9, r8, r4
 800073e:	40b0      	lsls	r0, r6
 8000740:	4589      	cmp	r9, r1
 8000742:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000746:	b280      	uxth	r0, r0
 8000748:	d93e      	bls.n	80007c8 <__udivmoddi4+0x2e8>
 800074a:	1879      	adds	r1, r7, r1
 800074c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000750:	d201      	bcs.n	8000756 <__udivmoddi4+0x276>
 8000752:	4589      	cmp	r9, r1
 8000754:	d81f      	bhi.n	8000796 <__udivmoddi4+0x2b6>
 8000756:	eba1 0109 	sub.w	r1, r1, r9
 800075a:	fbb1 f9fe 	udiv	r9, r1, lr
 800075e:	fb09 f804 	mul.w	r8, r9, r4
 8000762:	fb0e 1119 	mls	r1, lr, r9, r1
 8000766:	b292      	uxth	r2, r2
 8000768:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800076c:	4542      	cmp	r2, r8
 800076e:	d229      	bcs.n	80007c4 <__udivmoddi4+0x2e4>
 8000770:	18ba      	adds	r2, r7, r2
 8000772:	f109 31ff 	add.w	r1, r9, #4294967295
 8000776:	d2c4      	bcs.n	8000702 <__udivmoddi4+0x222>
 8000778:	4542      	cmp	r2, r8
 800077a:	d2c2      	bcs.n	8000702 <__udivmoddi4+0x222>
 800077c:	f1a9 0102 	sub.w	r1, r9, #2
 8000780:	443a      	add	r2, r7
 8000782:	e7be      	b.n	8000702 <__udivmoddi4+0x222>
 8000784:	45f0      	cmp	r8, lr
 8000786:	d29d      	bcs.n	80006c4 <__udivmoddi4+0x1e4>
 8000788:	ebbe 0302 	subs.w	r3, lr, r2
 800078c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000790:	3801      	subs	r0, #1
 8000792:	46e1      	mov	r9, ip
 8000794:	e796      	b.n	80006c4 <__udivmoddi4+0x1e4>
 8000796:	eba7 0909 	sub.w	r9, r7, r9
 800079a:	4449      	add	r1, r9
 800079c:	f1a8 0c02 	sub.w	ip, r8, #2
 80007a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a4:	fb09 f804 	mul.w	r8, r9, r4
 80007a8:	e7db      	b.n	8000762 <__udivmoddi4+0x282>
 80007aa:	4673      	mov	r3, lr
 80007ac:	e77f      	b.n	80006ae <__udivmoddi4+0x1ce>
 80007ae:	4650      	mov	r0, sl
 80007b0:	e766      	b.n	8000680 <__udivmoddi4+0x1a0>
 80007b2:	4608      	mov	r0, r1
 80007b4:	e6fd      	b.n	80005b2 <__udivmoddi4+0xd2>
 80007b6:	443b      	add	r3, r7
 80007b8:	3a02      	subs	r2, #2
 80007ba:	e733      	b.n	8000624 <__udivmoddi4+0x144>
 80007bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80007c0:	443b      	add	r3, r7
 80007c2:	e71c      	b.n	80005fe <__udivmoddi4+0x11e>
 80007c4:	4649      	mov	r1, r9
 80007c6:	e79c      	b.n	8000702 <__udivmoddi4+0x222>
 80007c8:	eba1 0109 	sub.w	r1, r1, r9
 80007cc:	46c4      	mov	ip, r8
 80007ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80007d2:	fb09 f804 	mul.w	r8, r9, r4
 80007d6:	e7c4      	b.n	8000762 <__udivmoddi4+0x282>

080007d8 <__aeabi_idiv0>:
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af02      	add	r7, sp, #8
 80007e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80007e8:	2334      	movs	r3, #52	@ 0x34
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80007f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000820 <tx_application_define+0x44>)
 80007f2:	490c      	ldr	r1, [pc, #48]	@ (8000824 <tx_application_define+0x48>)
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <tx_application_define+0x4c>)
 80007f6:	f008 fad5 	bl	8008da4 <_txe_byte_pool_create>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10a      	bne.n	8000816 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <tx_application_define+0x4c>)
 8000802:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000804:	68b8      	ldr	r0, [r7, #8]
 8000806:	f000 f811 	bl	800082c <App_ThreadX_Init>
 800080a:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000812:	bf00      	nop
 8000814:	e7fd      	b.n	8000812 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000816:	bf00      	nop
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000098 	.word	0x20000098
 8000824:	0800a658 	.word	0x0800a658
 8000828:	20004098 	.word	0x20004098

0800082c <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08c      	sub	sp, #48	@ 0x30
 8000830:	af08      	add	r7, sp, #32
 8000832:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]

  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  printf("App_ThreadX_Init: Started\r\n");
 800083c:	4825      	ldr	r0, [pc, #148]	@ (80008d4 <App_ThreadX_Init+0xa8>)
 800083e:	f008 feb1 	bl	80095a4 <puts>

  // Allocate stack memory for the thread
     ret = tx_byte_allocate(byte_pool, (VOID **) &i2c_can_thread_stack, 1024, TX_NO_WAIT);
 8000842:	2300      	movs	r3, #0
 8000844:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000848:	4923      	ldr	r1, [pc, #140]	@ (80008d8 <App_ThreadX_Init+0xac>)
 800084a:	68b8      	ldr	r0, [r7, #8]
 800084c:	f008 fa36 	bl	8008cbc <_txe_byte_allocate>
 8000850:	60f8      	str	r0, [r7, #12]
     if (ret != TX_SUCCESS)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d005      	beq.n	8000864 <App_ThreadX_Init+0x38>
     {
     	printf("Stack allocation failed: %u\r\n", ret);
 8000858:	68f9      	ldr	r1, [r7, #12]
 800085a:	4820      	ldr	r0, [pc, #128]	@ (80008dc <App_ThreadX_Init+0xb0>)
 800085c:	f008 fe3a 	bl	80094d4 <iprintf>
         return TX_POOL_ERROR;
 8000860:	2302      	movs	r3, #2
 8000862:	e033      	b.n	80008cc <App_ThreadX_Init+0xa0>
     }
     printf("Stack allocated\r\n");
 8000864:	481e      	ldr	r0, [pc, #120]	@ (80008e0 <App_ThreadX_Init+0xb4>)
 8000866:	f008 fe9d 	bl	80095a4 <puts>

     /* Init CAN RX module (module will create its own queue and start CAN + notifications) */
       ret = can_rx_init(byte_pool);
 800086a:	68b8      	ldr	r0, [r7, #8]
 800086c:	f000 f962 	bl	8000b34 <can_rx_init>
 8000870:	60f8      	str	r0, [r7, #12]
       if (ret != TX_SUCCESS)
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d005      	beq.n	8000884 <App_ThreadX_Init+0x58>
       {
         printf("can_rx_init failed: %u\r\n", ret);
 8000878:	68f9      	ldr	r1, [r7, #12]
 800087a:	481a      	ldr	r0, [pc, #104]	@ (80008e4 <App_ThreadX_Init+0xb8>)
 800087c:	f008 fe2a 	bl	80094d4 <iprintf>
         return ret;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	e023      	b.n	80008cc <App_ThreadX_Init+0xa0>
       }

       /* Create thread */
       ret = tx_thread_create(&i2c_can_thread,
 8000884:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <App_ThreadX_Init+0xac>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	22b0      	movs	r2, #176	@ 0xb0
 800088a:	9206      	str	r2, [sp, #24]
 800088c:	2201      	movs	r2, #1
 800088e:	9205      	str	r2, [sp, #20]
 8000890:	2200      	movs	r2, #0
 8000892:	9204      	str	r2, [sp, #16]
 8000894:	2201      	movs	r2, #1
 8000896:	9203      	str	r2, [sp, #12]
 8000898:	2201      	movs	r2, #1
 800089a:	9202      	str	r2, [sp, #8]
 800089c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008a0:	9201      	str	r2, [sp, #4]
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2300      	movs	r3, #0
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <App_ThreadX_Init+0xbc>)
 80008a8:	4910      	ldr	r1, [pc, #64]	@ (80008ec <App_ThreadX_Init+0xc0>)
 80008aa:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <App_ThreadX_Init+0xc4>)
 80008ac:	f008 fc5e 	bl	800916c <_txe_thread_create>
 80008b0:	60f8      	str	r0, [r7, #12]
                              1024,
                              1,
                              1,
                              TX_NO_TIME_SLICE,
                              TX_AUTO_START);
       if (ret != TX_SUCCESS)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d005      	beq.n	80008c4 <App_ThreadX_Init+0x98>
       {
         printf("Thread creation failed: %u\r\n", ret);
 80008b8:	68f9      	ldr	r1, [r7, #12]
 80008ba:	480e      	ldr	r0, [pc, #56]	@ (80008f4 <App_ThreadX_Init+0xc8>)
 80008bc:	f008 fe0a 	bl	80094d4 <iprintf>
         return TX_THREAD_ERROR;
 80008c0:	230e      	movs	r3, #14
 80008c2:	e003      	b.n	80008cc <App_ThreadX_Init+0xa0>
       }

       printf("Thread created successfully\r\n");
 80008c4:	480c      	ldr	r0, [pc, #48]	@ (80008f8 <App_ThreadX_Init+0xcc>)
 80008c6:	f008 fe6d 	bl	80095a4 <puts>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008ca:	68fb      	ldr	r3, [r7, #12]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	0800a66c 	.word	0x0800a66c
 80008d8:	2000417c 	.word	0x2000417c
 80008dc:	0800a688 	.word	0x0800a688
 80008e0:	0800a6a8 	.word	0x0800a6a8
 80008e4:	0800a6bc 	.word	0x0800a6bc
 80008e8:	0800094d 	.word	0x0800094d
 80008ec:	0800a6d8 	.word	0x0800a6d8
 80008f0:	200040cc 	.word	0x200040cc
 80008f4:	0800a6e8 	.word	0x0800a6e8
 80008f8:	0800a708 	.word	0x0800a708

080008fc <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000900:	f006 ff14 	bl	800772c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <tim2_get_tick_hz>:

/* USER CODE BEGIN 1 */
static uint32_t tim2_get_tick_hz(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
    // TIM2 is on APB1
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800090e:	f003 fe5d 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8000912:	60f8      	str	r0, [r7, #12]

    // If APB1 prescaler != 1, timer clock = 2 * PCLK1 (STM32 rule)
    uint32_t ppre1 = (RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos;
 8000914:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <tim2_get_tick_hz+0x3c>)
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	0a1b      	lsrs	r3, r3, #8
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	60bb      	str	r3, [r7, #8]
    uint32_t timclk = (ppre1 >= 4U) ? (pclk1 * 2U) : pclk1;
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	2b03      	cmp	r3, #3
 8000924:	d902      	bls.n	800092c <tim2_get_tick_hz+0x24>
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	e000      	b.n	800092e <tim2_get_tick_hz+0x26>
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	607b      	str	r3, [r7, #4]

    return timclk / (htim2.Init.Prescaler + 1U);
 8000930:	4b05      	ldr	r3, [pc, #20]	@ (8000948 <tim2_get_tick_hz+0x40>)
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	3301      	adds	r3, #1
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800093c:	4618      	mov	r0, r3
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40021000 	.word	0x40021000
 8000948:	20004268 	.word	0x20004268

0800094c <App_ThreadX_Entry>:

VOID App_ThreadX_Entry(ULONG arg)
{
 800094c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094e:	b099      	sub	sp, #100	@ 0x64
 8000950:	af02      	add	r7, sp, #8
 8000952:	6078      	str	r0, [r7, #4]
  (void)arg;

  can_pot_msg_t msg;
  servo_api_t servo;

  uint32_t rx_cnt = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	657b      	str	r3, [r7, #84]	@ 0x54
  uint16_t last_val = 0xFFFF;
 8000958:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800095c:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52

  uint16_t v = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

  // Variables for CAN heart beat check ///
  ULONG last_hb_tick = tx_time_get();
 8000966:	f007 ff55 	bl	8008814 <_tx_time_get>
 800096a:	64f8      	str	r0, [r7, #76]	@ 0x4c
  can_hb_init(&hcan1, 0x476);
 800096c:	f240 4176 	movw	r1, #1142	@ 0x476
 8000970:	4856      	ldr	r0, [pc, #344]	@ (8000acc <App_ThreadX_Entry+0x180>)
 8000972:	f000 f9d1 	bl	8000d18 <can_hb_init>

//  uint32_t last_isr = 0;		debug for ISR
//  uint32_t last_err = 0;		debug for I2C error

  lcd_init();
 8000976:	f000 fc2f 	bl	80011d8 <lcd_init>
  lcd_set_cursor(0,0);
 800097a:	2100      	movs	r1, #0
 800097c:	2000      	movs	r0, #0
 800097e:	f000 fc36 	bl	80011ee <lcd_set_cursor>
  lcd_print("Pot->Servo");
 8000982:	4853      	ldr	r0, [pc, #332]	@ (8000ad0 <App_ThreadX_Entry+0x184>)
 8000984:	f000 fc45 	bl	8001212 <lcd_print>
  lcd_set_cursor(1,0);
 8000988:	2100      	movs	r1, #0
 800098a:	2001      	movs	r0, #1
 800098c:	f000 fc2f 	bl	80011ee <lcd_set_cursor>
  lcd_print("S:--- A:---");
 8000990:	4850      	ldr	r0, [pc, #320]	@ (8000ad4 <App_ThreadX_Entry+0x188>)
 8000992:	f000 fc3e 	bl	8001212 <lcd_print>

  uint32_t tick_hz = tim2_get_tick_hz();
 8000996:	f7ff ffb7 	bl	8000908 <tim2_get_tick_hz>
 800099a:	64b8      	str	r0, [r7, #72]	@ 0x48
  servo_api_init(&servo, &htim2, TIM_CHANNEL_1, tick_hz, 500, 2500);
 800099c:	f107 0020 	add.w	r0, r7, #32
 80009a0:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80009a4:	9301      	str	r3, [sp, #4]
 80009a6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80009ae:	2200      	movs	r2, #0
 80009b0:	4949      	ldr	r1, [pc, #292]	@ (8000ad8 <App_ThreadX_Entry+0x18c>)
 80009b2:	f000 fe89 	bl	80016c8 <servo_api_init>

  while (1)
  {
	  // nhn pot (timeout ngn  cn gi hb nh k)
      if (can_rx_receive(&msg, TX_TIMER_TICKS_PER_SECOND/20) == TX_SUCCESS)		// ~50ms
 80009b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009ba:	2105      	movs	r1, #5
 80009bc:	4618      	mov	r0, r3
 80009be:	f000 f999 	bl	8000cf4 <can_rx_receive>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d15f      	bne.n	8000a88 <App_ThreadX_Entry+0x13c>
      {
          rx_cnt++;
 80009c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009ca:	3301      	adds	r3, #1
 80009cc:	657b      	str	r3, [r7, #84]	@ 0x54

          v = (uint16_t)msg.pot_raw;
 80009ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80009d0:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
          uint16_t angle = servo_api_scaled_to_angle(v);
 80009d4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	4618      	mov	r0, r3
 80009dc:	f000 feac 	bl	8001738 <servo_api_scaled_to_angle>
 80009e0:	4603      	mov	r3, r0
 80009e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          servo_api_set_angle_deg(&servo, angle);
 80009e6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f000 fee1 	bl	80017b8 <servo_api_set_angle_deg>

          /* Only update LCD when value changes */
              if (v != last_val)
 80009f6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80009fa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80009fe:	429a      	cmp	r2, r3
 8000a00:	d023      	beq.n	8000a4a <App_ThreadX_Entry+0xfe>
              {
                  last_val = v;
 8000a02:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000a06:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
                  char line[17];
                  unsigned vv = (unsigned)(v % 1000U);
 8000a0a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000a0e:	4a33      	ldr	r2, [pc, #204]	@ (8000adc <App_ThreadX_Entry+0x190>)
 8000a10:	fba2 1203 	umull	r1, r2, r2, r3
 8000a14:	0992      	lsrs	r2, r2, #6
 8000a16:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a1a:	fb01 f202 	mul.w	r2, r1, r2
 8000a1e:	1a9b      	subs	r3, r3, r2
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	643b      	str	r3, [r7, #64]	@ 0x40
//                  snprintf(line, sizeof(line), "Scaled:%03u      ", vv);
                  snprintf(line, sizeof(line), "S:%3u A:%3u   ", vv, (unsigned)angle);
 8000a24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000a28:	f107 000c 	add.w	r0, r7, #12
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a30:	4a2b      	ldr	r2, [pc, #172]	@ (8000ae0 <App_ThreadX_Entry+0x194>)
 8000a32:	2111      	movs	r1, #17
 8000a34:	f008 fdbe 	bl	80095b4 <sniprintf>



				  lcd_set_cursor(1,0);
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f000 fbd7 	bl	80011ee <lcd_set_cursor>
				  lcd_print(line);
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	4618      	mov	r0, r3
 8000a46:	f000 fbe4 	bl	8001212 <lcd_print>
              }

			  if ((rx_cnt % 10U) == 0U)
 8000a4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000a4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <App_ThreadX_Entry+0x198>)
 8000a4e:	fba3 2301 	umull	r2, r3, r3, r1
 8000a52:	08da      	lsrs	r2, r3, #3
 8000a54:	4613      	mov	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	4413      	add	r3, r2
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	1aca      	subs	r2, r1, r3
 8000a5e:	2a00      	cmp	r2, #0
 8000a60:	d112      	bne.n	8000a88 <App_ThreadX_Entry+0x13c>
			  {
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
						 (unsigned long)rx_cnt,
						 (unsigned)msg.pot_raw,
 8000a62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
 8000a64:	461e      	mov	r6, r3
						 (unsigned long)can_rx_get_isr_hit_cnt(),
 8000a66:	f000 f841 	bl	8000aec <can_rx_get_isr_hit_cnt>
 8000a6a:	4605      	mov	r5, r0
						 (unsigned long)can_rx_get_id_mismatch_cnt(),
 8000a6c:	f000 f84a 	bl	8000b04 <can_rx_get_id_mismatch_cnt>
 8000a70:	4604      	mov	r4, r0
						 (unsigned long)can_rx_get_q_full_cnt());
 8000a72:	f000 f853 	bl	8000b1c <can_rx_get_q_full_cnt>
 8000a76:	4603      	mov	r3, r0
				  printf("[APP] rx=%lu pot=%u isr=%lu mis=%lu qfull=%lu\r\n",
 8000a78:	9301      	str	r3, [sp, #4]
 8000a7a:	9400      	str	r4, [sp, #0]
 8000a7c:	462b      	mov	r3, r5
 8000a7e:	4632      	mov	r2, r6
 8000a80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000a82:	4819      	ldr	r0, [pc, #100]	@ (8000ae8 <App_ThreadX_Entry+0x19c>)
 8000a84:	f008 fd26 	bl	80094d4 <iprintf>
			  }
      }

      // gi heartbeat theo chu k
             ULONG now = tx_time_get();
 8000a88:	f007 fec4 	bl	8008814 <_tx_time_get>
 8000a8c:	63f8      	str	r0, [r7, #60]	@ 0x3c
             if ((now - last_hb_tick) >= (HB_PERIOD_MS * TX_TIMER_TICKS_PER_SECOND) / 1000U)
 8000a8e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	2b09      	cmp	r3, #9
 8000a96:	d98e      	bls.n	80009b6 <App_ThreadX_Entry+0x6a>
             {
                 last_hb_tick = now;
 8000a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c

                 uint8_t flags = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                 flags |= 0x01; // rx_ok (v d)
 8000aa2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000aa6:	f043 0301 	orr.w	r3, r3, #1
 8000aaa:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

                 (void)can_hb_send(v,
 8000aae:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8000ab2:	b2dc      	uxtb	r4, r3
                                   flags,
                                   (uint8_t)(can_rx_get_q_full_cnt() & 0xFF),
 8000ab4:	f000 f832 	bl	8000b1c <can_rx_get_q_full_cnt>
 8000ab8:	4603      	mov	r3, r0
                 (void)can_hb_send(v,
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	4620      	mov	r0, r4
 8000ac4:	f000 f948 	bl	8000d58 <can_hb_send>
  {
 8000ac8:	e775      	b.n	80009b6 <App_ThreadX_Entry+0x6a>
 8000aca:	bf00      	nop
 8000acc:	200041ec 	.word	0x200041ec
 8000ad0:	0800a728 	.word	0x0800a728
 8000ad4:	0800a734 	.word	0x0800a734
 8000ad8:	20004268 	.word	0x20004268
 8000adc:	10624dd3 	.word	0x10624dd3
 8000ae0:	0800a740 	.word	0x0800a740
 8000ae4:	cccccccd 	.word	0xcccccccd
 8000ae8:	0800a750 	.word	0x0800a750

08000aec <can_rx_get_isr_hit_cnt>:

static volatile uint32_t isr_hit_cnt = 0;
static volatile uint32_t isr_id_mismatch_cnt = 0;
static volatile uint32_t isr_q_full_cnt = 0;

uint32_t can_rx_get_isr_hit_cnt(void) { return isr_hit_cnt; }
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4b03      	ldr	r3, [pc, #12]	@ (8000b00 <can_rx_get_isr_hit_cnt+0x14>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	200041bc 	.word	0x200041bc

08000b04 <can_rx_get_id_mismatch_cnt>:
uint32_t can_rx_get_id_mismatch_cnt(void) { return isr_id_mismatch_cnt; }
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	4b03      	ldr	r3, [pc, #12]	@ (8000b18 <can_rx_get_id_mismatch_cnt+0x14>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	200041c0 	.word	0x200041c0

08000b1c <can_rx_get_q_full_cnt>:
uint32_t can_rx_get_q_full_cnt(void) { return isr_q_full_cnt; }
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4b03      	ldr	r3, [pc, #12]	@ (8000b30 <can_rx_get_q_full_cnt+0x14>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	200041c4 	.word	0x200041c4

08000b34 <can_rx_init>:



UINT can_rx_init(TX_BYTE_POOL *pool)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b090      	sub	sp, #64	@ 0x40
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	6078      	str	r0, [r7, #4]
    UINT ret;

    printf("[CAN] init: creating queue...\r\n");
 8000b3c:	483c      	ldr	r0, [pc, #240]	@ (8000c30 <can_rx_init+0xfc>)
 8000b3e:	f008 fd31 	bl	80095a4 <puts>

    ret = tx_byte_allocate(pool, (VOID**)&queue_mem,
 8000b42:	2300      	movs	r3, #0
 8000b44:	2240      	movs	r2, #64	@ 0x40
 8000b46:	493b      	ldr	r1, [pc, #236]	@ (8000c34 <can_rx_init+0x100>)
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f008 f8b7 	bl	8008cbc <_txe_byte_allocate>
 8000b4e:	6378      	str	r0, [r7, #52]	@ 0x34
                               sizeof(can_pot_msg_t) * 16U, TX_NO_WAIT);
        if (ret != TX_SUCCESS) {
 8000b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d005      	beq.n	8000b62 <can_rx_init+0x2e>
            printf("[CAN] queue mem alloc FAIL ret=%u\r\n", (unsigned)ret);
 8000b56:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000b58:	4837      	ldr	r0, [pc, #220]	@ (8000c38 <can_rx_init+0x104>)
 8000b5a:	f008 fcbb 	bl	80094d4 <iprintf>
            return ret;
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b60:	e061      	b.n	8000c26 <can_rx_init+0xf2>
        }

        ret = tx_queue_create(&can_rx_queue, "can_rx_queue",
 8000b62:	4b34      	ldr	r3, [pc, #208]	@ (8000c34 <can_rx_init+0x100>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2238      	movs	r2, #56	@ 0x38
 8000b68:	9201      	str	r2, [sp, #4]
 8000b6a:	2240      	movs	r2, #64	@ 0x40
 8000b6c:	9200      	str	r2, [sp, #0]
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4932      	ldr	r1, [pc, #200]	@ (8000c3c <can_rx_init+0x108>)
 8000b72:	4833      	ldr	r0, [pc, #204]	@ (8000c40 <can_rx_init+0x10c>)
 8000b74:	f008 f9b6 	bl	8008ee4 <_txe_queue_create>
 8000b78:	6378      	str	r0, [r7, #52]	@ 0x34
                                  (UINT)(sizeof(can_pot_msg_t)/sizeof(ULONG)),
                                  queue_mem, (UINT)(sizeof(can_pot_msg_t) * 16U));
            if (ret != TX_SUCCESS) {
 8000b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d005      	beq.n	8000b8c <can_rx_init+0x58>
                printf("[CAN] queue create FAIL ret=%u\r\n", (unsigned)ret);
 8000b80:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000b82:	4830      	ldr	r0, [pc, #192]	@ (8000c44 <can_rx_init+0x110>)
 8000b84:	f008 fca6 	bl	80094d4 <iprintf>
                return ret;
 8000b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b8a:	e04c      	b.n	8000c26 <can_rx_init+0xf2>
            }

            printf("[CAN] queue create OK\r\n");
 8000b8c:	482e      	ldr	r0, [pc, #184]	@ (8000c48 <can_rx_init+0x114>)
 8000b8e:	f008 fd09 	bl	80095a4 <puts>

    CAN_FilterTypeDef filter = {0};
 8000b92:	f107 030c 	add.w	r3, r7, #12
 8000b96:	2228      	movs	r2, #40	@ 0x28
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f008 fe18 	bl	80097d0 <memset>
    filter.FilterBank = 10;
 8000ba0:	230a      	movs	r3, #10
 8000ba2:	623b      	str	r3, [r7, #32]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61fb      	str	r3, [r7, #28]
    filter.FilterActivation = ENABLE;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    filter.FilterIdHigh     = (uint16_t)(CAN_RX_STDID << 5);
 8000bb4:	f648 03c0 	movw	r3, #35008	@ 0x88c0
 8000bb8:	60fb      	str	r3, [r7, #12]
    filter.FilterIdLow      = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdHigh = (uint16_t)(0x7FFU << 5);
 8000bbe:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000bc2:	617b      	str	r3, [r7, #20]
    filter.FilterMaskIdLow  = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]

#if defined(CAN_FILTERBANK_DUAL)
    filter.SlaveStartFilterBank = 14;
#endif

    if (HAL_CAN_ConfigFilter(&hcan1, &filter) != HAL_OK) {
 8000bc8:	f107 030c 	add.w	r3, r7, #12
 8000bcc:	4619      	mov	r1, r3
 8000bce:	481f      	ldr	r0, [pc, #124]	@ (8000c4c <can_rx_init+0x118>)
 8000bd0:	f001 fac5 	bl	800215e <HAL_CAN_ConfigFilter>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d004      	beq.n	8000be4 <can_rx_init+0xb0>
        printf("[CAN] ConfigFilter FAIL\r\n");
 8000bda:	481d      	ldr	r0, [pc, #116]	@ (8000c50 <can_rx_init+0x11c>)
 8000bdc:	f008 fce2 	bl	80095a4 <puts>
        return TX_NOT_DONE;
 8000be0:	2320      	movs	r3, #32
 8000be2:	e020      	b.n	8000c26 <can_rx_init+0xf2>
    }
    printf("[CAN] ConfigFilter OK FIFO1\r\n");
 8000be4:	481b      	ldr	r0, [pc, #108]	@ (8000c54 <can_rx_init+0x120>)
 8000be6:	f008 fcdd 	bl	80095a4 <puts>

    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000bea:	4818      	ldr	r0, [pc, #96]	@ (8000c4c <can_rx_init+0x118>)
 8000bec:	f001 fb81 	bl	80022f2 <HAL_CAN_Start>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d004      	beq.n	8000c00 <can_rx_init+0xcc>
        printf("[CAN] Start FAIL\r\n");
 8000bf6:	4818      	ldr	r0, [pc, #96]	@ (8000c58 <can_rx_init+0x124>)
 8000bf8:	f008 fcd4 	bl	80095a4 <puts>
        return TX_NOT_DONE;
 8000bfc:	2320      	movs	r3, #32
 8000bfe:	e012      	b.n	8000c26 <can_rx_init+0xf2>
    }
    printf("[CAN] Start OK\r\n");
 8000c00:	4816      	ldr	r0, [pc, #88]	@ (8000c5c <can_rx_init+0x128>)
 8000c02:	f008 fccf 	bl	80095a4 <puts>

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK) {
 8000c06:	2110      	movs	r1, #16
 8000c08:	4810      	ldr	r0, [pc, #64]	@ (8000c4c <can_rx_init+0x118>)
 8000c0a:	f001 fda8 	bl	800275e <HAL_CAN_ActivateNotification>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d004      	beq.n	8000c1e <can_rx_init+0xea>
        printf("[CAN] Notify FAIL\r\n");
 8000c14:	4812      	ldr	r0, [pc, #72]	@ (8000c60 <can_rx_init+0x12c>)
 8000c16:	f008 fcc5 	bl	80095a4 <puts>
        return TX_NOT_DONE;
 8000c1a:	2320      	movs	r3, #32
 8000c1c:	e003      	b.n	8000c26 <can_rx_init+0xf2>
    }
    printf("[CAN] Notify OK (FIFO1 pending)\r\n");
 8000c1e:	4811      	ldr	r0, [pc, #68]	@ (8000c64 <can_rx_init+0x130>)
 8000c20:	f008 fcc0 	bl	80095a4 <puts>


    return TX_SUCCESS;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3738      	adds	r7, #56	@ 0x38
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	0800a780 	.word	0x0800a780
 8000c34:	200041b8 	.word	0x200041b8
 8000c38:	0800a7a0 	.word	0x0800a7a0
 8000c3c:	0800a7c4 	.word	0x0800a7c4
 8000c40:	20004180 	.word	0x20004180
 8000c44:	0800a7d4 	.word	0x0800a7d4
 8000c48:	0800a7f8 	.word	0x0800a7f8
 8000c4c:	200041ec 	.word	0x200041ec
 8000c50:	0800a810 	.word	0x0800a810
 8000c54:	0800a82c 	.word	0x0800a82c
 8000c58:	0800a84c 	.word	0x0800a84c
 8000c5c:	0800a860 	.word	0x0800a860
 8000c60:	0800a870 	.word	0x0800a870
 8000c64:	0800a884 	.word	0x0800a884

08000c68 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	@ 0x30
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
    isr_hit_cnt++;
 8000c70:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce4 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	3301      	adds	r3, #1
 8000c76:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce4 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>)
 8000c78:	6013      	str	r3, [r2, #0]

    CAN_RxHeaderTypeDef hdr;
    uint8_t data[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &hdr, data) != HAL_OK) return;
 8000c7a:	f107 030c 	add.w	r3, r7, #12
 8000c7e:	f107 0214 	add.w	r2, r7, #20
 8000c82:	2101      	movs	r1, #1
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f001 fc48 	bl	800251a <HAL_CAN_GetRxMessage>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d122      	bne.n	8000cd6 <HAL_CAN_RxFifo1MsgPendingCallback+0x6e>

    if (hdr.IDE != CAN_ID_STD) return;
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d121      	bne.n	8000cda <HAL_CAN_RxFifo1MsgPendingCallback+0x72>
    if (hdr.StdId != CAN_RX_STDID) { isr_id_mismatch_cnt++; return; }
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	f240 4246 	movw	r2, #1094	@ 0x446
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d005      	beq.n	8000cac <HAL_CAN_RxFifo1MsgPendingCallback+0x44>
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	4a10      	ldr	r2, [pc, #64]	@ (8000ce8 <HAL_CAN_RxFifo1MsgPendingCallback+0x80>)
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	e017      	b.n	8000cdc <HAL_CAN_RxFifo1MsgPendingCallback+0x74>

    can_pot_msg_t msg;
    msg.stdid = (uint16_t)hdr.StdId;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	813b      	strh	r3, [r7, #8]
    msg.pot_raw = (uint16_t)data[7];   // 0..255
 8000cb2:	7cfb      	ldrb	r3, [r7, #19]
 8000cb4:	817b      	strh	r3, [r7, #10]

    if (tx_queue_send(&can_rx_queue, &msg, TX_NO_WAIT) != TX_SUCCESS)
 8000cb6:	f107 0308 	add.w	r3, r7, #8
 8000cba:	2200      	movs	r2, #0
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	480b      	ldr	r0, [pc, #44]	@ (8000cec <HAL_CAN_RxFifo1MsgPendingCallback+0x84>)
 8000cc0:	f008 fa0a 	bl	80090d8 <_txe_queue_send>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d008      	beq.n	8000cdc <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
        isr_q_full_cnt++;
 8000cca:	4b09      	ldr	r3, [pc, #36]	@ (8000cf0 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	4a07      	ldr	r2, [pc, #28]	@ (8000cf0 <HAL_CAN_RxFifo1MsgPendingCallback+0x88>)
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	e002      	b.n	8000cdc <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &hdr, data) != HAL_OK) return;
 8000cd6:	bf00      	nop
 8000cd8:	e000      	b.n	8000cdc <HAL_CAN_RxFifo1MsgPendingCallback+0x74>
    if (hdr.IDE != CAN_ID_STD) return;
 8000cda:	bf00      	nop
}
 8000cdc:	3730      	adds	r7, #48	@ 0x30
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200041bc 	.word	0x200041bc
 8000ce8:	200041c0 	.word	0x200041c0
 8000cec:	20004180 	.word	0x20004180
 8000cf0:	200041c4 	.word	0x200041c4

08000cf4 <can_rx_receive>:

UINT can_rx_receive(can_pot_msg_t *msg, ULONG timeout)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
    return tx_queue_receive(&can_rx_queue, msg, timeout);
 8000cfe:	683a      	ldr	r2, [r7, #0]
 8000d00:	6879      	ldr	r1, [r7, #4]
 8000d02:	4804      	ldr	r0, [pc, #16]	@ (8000d14 <can_rx_receive+0x20>)
 8000d04:	f008 f99e 	bl	8009044 <_txe_queue_receive>
 8000d08:	4603      	mov	r3, r0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20004180 	.word	0x20004180

08000d18 <can_hb_init>:
static CAN_TxHeaderTypeDef hb_hdr;
static uint32_t hb_mailbox;
static uint8_t hb_seq;

HAL_StatusTypeDef can_hb_init(CAN_HandleTypeDef *hcan, uint16_t stdid_hb)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	460b      	mov	r3, r1
 8000d22:	807b      	strh	r3, [r7, #2]
    (void)hcan; // dng hcan1 theo project hin ti
    hb_hdr.StdId = stdid_hb;
 8000d24:	887b      	ldrh	r3, [r7, #2]
 8000d26:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <can_hb_init+0x38>)
 8000d28:	6013      	str	r3, [r2, #0]
    hb_hdr.IDE   = CAN_ID_STD;
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <can_hb_init+0x38>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
    hb_hdr.RTR   = CAN_RTR_DATA;
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <can_hb_init+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
    hb_hdr.DLC   = 8;
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <can_hb_init+0x38>)
 8000d38:	2208      	movs	r2, #8
 8000d3a:	611a      	str	r2, [r3, #16]
    hb_seq = 0;
 8000d3c:	4b05      	ldr	r3, [pc, #20]	@ (8000d54 <can_hb_init+0x3c>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
    return HAL_OK;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	200041c8 	.word	0x200041c8
 8000d54:	200041e4 	.word	0x200041e4

08000d58 <can_hb_send>:

HAL_StatusTypeDef can_hb_send(uint8_t last_scaled,
                              uint8_t flags,
                              uint8_t qfull_cnt_lsb,
                              uint8_t i2c_err_lsb)
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	4608      	mov	r0, r1
 8000d62:	4611      	mov	r1, r2
 8000d64:	461a      	mov	r2, r3
 8000d66:	4623      	mov	r3, r4
 8000d68:	71fb      	strb	r3, [r7, #7]
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71bb      	strb	r3, [r7, #6]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	717b      	strb	r3, [r7, #5]
 8000d72:	4613      	mov	r3, r2
 8000d74:	713b      	strb	r3, [r7, #4]
    uint8_t d[8] = {0};
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
    d[0] = hb_seq++;
 8000d80:	4b0d      	ldr	r3, [pc, #52]	@ (8000db8 <can_hb_send+0x60>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	1c5a      	adds	r2, r3, #1
 8000d86:	b2d1      	uxtb	r1, r2
 8000d88:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <can_hb_send+0x60>)
 8000d8a:	7011      	strb	r1, [r2, #0]
 8000d8c:	723b      	strb	r3, [r7, #8]
    d[1] = last_scaled;
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	727b      	strb	r3, [r7, #9]
    d[2] = flags;
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	72bb      	strb	r3, [r7, #10]
    d[3] = qfull_cnt_lsb;
 8000d96:	797b      	ldrb	r3, [r7, #5]
 8000d98:	72fb      	strb	r3, [r7, #11]
    d[4] = i2c_err_lsb;
 8000d9a:	793b      	ldrb	r3, [r7, #4]
 8000d9c:	733b      	strb	r3, [r7, #12]

    return HAL_CAN_AddTxMessage(&hcan1, &hb_hdr, d, &hb_mailbox);
 8000d9e:	f107 0208 	add.w	r2, r7, #8
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <can_hb_send+0x64>)
 8000da4:	4906      	ldr	r1, [pc, #24]	@ (8000dc0 <can_hb_send+0x68>)
 8000da6:	4807      	ldr	r0, [pc, #28]	@ (8000dc4 <can_hb_send+0x6c>)
 8000da8:	f001 fae7 	bl	800237a <HAL_CAN_AddTxMessage>
 8000dac:	4603      	mov	r3, r0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd90      	pop	{r4, r7, pc}
 8000db6:	bf00      	nop
 8000db8:	200041e4 	.word	0x200041e4
 8000dbc:	200041e0 	.word	0x200041e0
 8000dc0:	200041c8 	.word	0x200041c8
 8000dc4:	200041ec 	.word	0x200041ec

08000dc8 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000dd2:	4a38      	ldr	r2, [pc, #224]	@ (8000eb4 <HD44780_Init+0xec>)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000dd8:	4b37      	ldr	r3, [pc, #220]	@ (8000eb8 <HD44780_Init+0xf0>)
 8000dda:	2208      	movs	r2, #8
 8000ddc:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000dde:	4b37      	ldr	r3, [pc, #220]	@ (8000ebc <HD44780_Init+0xf4>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000de4:	4b33      	ldr	r3, [pc, #204]	@ (8000eb4 <HD44780_Init+0xec>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d907      	bls.n	8000dfc <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000dec:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <HD44780_Init+0xf4>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	f043 0308 	orr.w	r3, r3, #8
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b31      	ldr	r3, [pc, #196]	@ (8000ebc <HD44780_Init+0xf4>)
 8000df8:	701a      	strb	r2, [r3, #0]
 8000dfa:	e006      	b.n	8000e0a <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000dfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000ebc <HD44780_Init+0xf4>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b2d      	ldr	r3, [pc, #180]	@ (8000ebc <HD44780_Init+0xf4>)
 8000e08:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000e0a:	f000 f993 	bl	8001134 <DelayInit>
  HAL_Delay(50);
 8000e0e:	2032      	movs	r0, #50	@ 0x32
 8000e10:	f001 f886 	bl	8001f20 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000e14:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <HD44780_Init+0xf0>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f951 	bl	80010c0 <ExpanderWrite>
  HAL_Delay(1000);
 8000e1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e22:	f001 f87d 	bl	8001f20 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000e26:	2030      	movs	r0, #48	@ 0x30
 8000e28:	f000 f939 	bl	800109e <Write4Bits>
  DelayUS(4500);
 8000e2c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e30:	f000 f9aa 	bl	8001188 <DelayUS>

  Write4Bits(0x03 << 4);
 8000e34:	2030      	movs	r0, #48	@ 0x30
 8000e36:	f000 f932 	bl	800109e <Write4Bits>
  DelayUS(4500);
 8000e3a:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e3e:	f000 f9a3 	bl	8001188 <DelayUS>

  Write4Bits(0x03 << 4);
 8000e42:	2030      	movs	r0, #48	@ 0x30
 8000e44:	f000 f92b 	bl	800109e <Write4Bits>
  DelayUS(4500);
 8000e48:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e4c:	f000 f99c 	bl	8001188 <DelayUS>

  Write4Bits(0x02 << 4);
 8000e50:	2020      	movs	r0, #32
 8000e52:	f000 f924 	bl	800109e <Write4Bits>
  DelayUS(100);
 8000e56:	2064      	movs	r0, #100	@ 0x64
 8000e58:	f000 f996 	bl	8001188 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <HD44780_Init+0xf4>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	f043 0320 	orr.w	r3, r3, #32
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 f8dc 	bl	8001024 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <HD44780_Init+0xf8>)
 8000e6e:	2204      	movs	r2, #4
 8000e70:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000e72:	f000 f875 	bl	8000f60 <HD44780_Display>
  HD44780_Clear();
 8000e76:	f000 f82b 	bl	8000ed0 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000e7a:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <HD44780_Init+0xfc>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000e80:	4b10      	ldr	r3, [pc, #64]	@ (8000ec4 <HD44780_Init+0xfc>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f8ca 	bl	8001024 <SendCommand>
  DelayUS(4500);
 8000e90:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e94:	f000 f978 	bl	8001188 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000e98:	490b      	ldr	r1, [pc, #44]	@ (8000ec8 <HD44780_Init+0x100>)
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f000 f876 	bl	8000f8c <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000ea0:	490a      	ldr	r1, [pc, #40]	@ (8000ecc <HD44780_Init+0x104>)
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f000 f872 	bl	8000f8c <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000ea8:	f000 f81d 	bl	8000ee6 <HD44780_Home>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	200041e8 	.word	0x200041e8
 8000eb8:	200041e9 	.word	0x200041e9
 8000ebc:	200041e5 	.word	0x200041e5
 8000ec0:	200041e6 	.word	0x200041e6
 8000ec4:	200041e7 	.word	0x200041e7
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	20000008 	.word	0x20000008

08000ed0 <HD44780_Clear>:

void HD44780_Clear()
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f000 f8a5 	bl	8001024 <SendCommand>
  DelayUS(2000);
 8000eda:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ede:	f000 f953 	bl	8001188 <DelayUS>
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HD44780_Home>:

void HD44780_Home()
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000eea:	2002      	movs	r0, #2
 8000eec:	f000 f89a 	bl	8001024 <SendCommand>
  DelayUS(2000);
 8000ef0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ef4:	f000 f948 	bl	8001188 <DelayUS>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b087      	sub	sp, #28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	460a      	mov	r2, r1
 8000f06:	71fb      	strb	r3, [r7, #7]
 8000f08:	4613      	mov	r3, r2
 8000f0a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HD44780_SetCursor+0x5c>)
 8000f0e:	f107 0408 	add.w	r4, r7, #8
 8000f12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000f18:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <HD44780_SetCursor+0x60>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	79ba      	ldrb	r2, [r7, #6]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d303      	bcc.n	8000f2a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <HD44780_SetCursor+0x60>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000f2a:	79bb      	ldrb	r3, [r7, #6]
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	3318      	adds	r3, #24
 8000f30:	443b      	add	r3, r7
 8000f32:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 f86b 	bl	8001024 <SendCommand>
}
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd90      	pop	{r4, r7, pc}
 8000f56:	bf00      	nop
 8000f58:	0800a8a8 	.word	0x0800a8a8
 8000f5c:	200041e8 	.word	0x200041e8

08000f60 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000f64:	4b08      	ldr	r3, [pc, #32]	@ (8000f88 <HD44780_Display+0x28>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HD44780_Display+0x28>)
 8000f70:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000f72:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HD44780_Display+0x28>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	f043 0308 	orr.w	r3, r3, #8
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f851 	bl	8001024 <SendCommand>
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200041e6 	.word	0x200041e6

08000f8c <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	b25b      	sxtb	r3, r3
 8000fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fac:	b25b      	sxtb	r3, r3
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 f837 	bl	8001024 <SendCommand>
  for (int i=0; i<8; i++)
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	e009      	b.n	8000fd0 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 f83b 	bl	8001040 <SendChar>
  for (int i=0; i<8; i++)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b07      	cmp	r3, #7
 8000fd4:	ddf2      	ble.n	8000fbc <HD44780_CreateSpecialChar+0x30>
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	bf00      	nop
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000fe8:	e006      	b.n	8000ff8 <HD44780_PrintStr+0x18>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	1c5a      	adds	r2, r3, #1
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f824 	bl	8001040 <SendChar>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1f4      	bne.n	8000fea <HD44780_PrintStr+0xa>
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <HD44780_Backlight+0x14>)
 8001012:	2208      	movs	r2, #8
 8001014:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001016:	2000      	movs	r0, #0
 8001018:	f000 f852 	bl	80010c0 <ExpanderWrite>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200041e9 	.word	0x200041e9

08001024 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f812 	bl	800105c <Send>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2101      	movs	r1, #1
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f804 	bl	800105c <Send>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	460a      	mov	r2, r1
 8001066:	71fb      	strb	r3, [r7, #7]
 8001068:	4613      	mov	r3, r2
 800106a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f023 030f 	bic.w	r3, r3, #15
 8001072:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	011b      	lsls	r3, r3, #4
 8001078:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800107a:	7bfa      	ldrb	r2, [r7, #15]
 800107c:	79bb      	ldrb	r3, [r7, #6]
 800107e:	4313      	orrs	r3, r2
 8001080:	b2db      	uxtb	r3, r3
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f80b 	bl	800109e <Write4Bits>
  Write4Bits((lownib)|mode);
 8001088:	7bba      	ldrb	r2, [r7, #14]
 800108a:	79bb      	ldrb	r3, [r7, #6]
 800108c:	4313      	orrs	r3, r2
 800108e:	b2db      	uxtb	r3, r3
 8001090:	4618      	mov	r0, r3
 8001092:	f000 f804 	bl	800109e <Write4Bits>
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4603      	mov	r3, r0
 80010a6:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 f808 	bl	80010c0 <ExpanderWrite>
  PulseEnable(value);
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f820 	bl	80010f8 <PulseEnable>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80010ca:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <ExpanderWrite+0x30>)
 80010cc:	781a      	ldrb	r2, [r3, #0]
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80010d6:	f107 020f 	add.w	r2, r7, #15
 80010da:	230a      	movs	r3, #10
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2301      	movs	r3, #1
 80010e0:	217e      	movs	r1, #126	@ 0x7e
 80010e2:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <ExpanderWrite+0x34>)
 80010e4:	f002 f8d0 	bl	8003288 <HAL_I2C_Master_Transmit>
}
 80010e8:	bf00      	nop
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	200041e9 	.word	0x200041e9
 80010f4:	20004214 	.word	0x20004214

080010f8 <PulseEnable>:
//  }
//}


static void PulseEnable(uint8_t _data)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	b2db      	uxtb	r3, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ffd8 	bl	80010c0 <ExpanderWrite>
  DelayUS(20);
 8001110:	2014      	movs	r0, #20
 8001112:	f000 f839 	bl	8001188 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	f023 0304 	bic.w	r3, r3, #4
 800111c:	b2db      	uxtb	r3, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ffce 	bl	80010c0 <ExpanderWrite>
  DelayUS(20);
 8001124:	2014      	movs	r0, #20
 8001126:	f000 f82f 	bl	8001188 <DelayUS>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <DelayInit>:

static void DelayInit(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001138:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <DelayInit+0x4c>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	4a10      	ldr	r2, [pc, #64]	@ (8001180 <DelayInit+0x4c>)
 800113e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001142:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001144:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <DelayInit+0x4c>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	4a0d      	ldr	r2, [pc, #52]	@ (8001180 <DelayInit+0x4c>)
 800114a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800114e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001150:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <DelayInit+0x50>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <DelayInit+0x50>)
 8001156:	f023 0301 	bic.w	r3, r3, #1
 800115a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800115c:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <DelayInit+0x50>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a08      	ldr	r2, [pc, #32]	@ (8001184 <DelayInit+0x50>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <DelayInit+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800116e:	bf00      	nop
  __ASM volatile ("NOP");
 8001170:	bf00      	nop
  __ASM volatile ("NOP");
 8001172:	bf00      	nop
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000edf0 	.word	0xe000edf0
 8001184:	e0001000 	.word	0xe0001000

08001188 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001188:	b480      	push	{r7}
 800118a:	b087      	sub	sp, #28
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001190:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <DelayUS+0x44>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a0e      	ldr	r2, [pc, #56]	@ (80011d0 <DelayUS+0x48>)
 8001196:	fba2 2303 	umull	r2, r3, r2, r3
 800119a:	0c9a      	lsrs	r2, r3, #18
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	fb02 f303 	mul.w	r3, r2, r3
 80011a2:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <DelayUS+0x4c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <DelayUS+0x4c>)
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d8f6      	bhi.n	80011aa <DelayUS+0x22>
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	371c      	adds	r7, #28
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000010 	.word	0x20000010
 80011d0:	431bde83 	.word	0x431bde83
 80011d4:	e0001000 	.word	0xe0001000

080011d8 <lcd_init>:

/* ===== Simple wrapper API to match app_threadx.c ===== */

void lcd_init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HD44780_Init(2);        // LCD 16x2
 80011dc:	2002      	movs	r0, #2
 80011de:	f7ff fdf3 	bl	8000dc8 <HD44780_Init>
    HD44780_Backlight();
 80011e2:	f7ff ff13 	bl	800100c <HD44780_Backlight>
    HD44780_Clear();
 80011e6:	f7ff fe73 	bl	8000ed0 <HD44780_Clear>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	4603      	mov	r3, r0
 80011f6:	460a      	mov	r2, r1
 80011f8:	71fb      	strb	r3, [r7, #7]
 80011fa:	4613      	mov	r3, r2
 80011fc:	71bb      	strb	r3, [r7, #6]
    /* Library API is (col, row) */
    HD44780_SetCursor(col, row);
 80011fe:	79fa      	ldrb	r2, [r7, #7]
 8001200:	79bb      	ldrb	r3, [r7, #6]
 8001202:	4611      	mov	r1, r2
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff fe79 	bl	8000efc <HD44780_SetCursor>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <lcd_print>:

void lcd_print(const char *s)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
    if (s) HD44780_PrintStr(s);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <lcd_print+0x14>
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fedd 	bl	8000fe0 <HD44780_PrintStr>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <_write>:
static void MX_CAN1_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	b29a      	uxth	r2, r3
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <_write+0x28>)
 8001248:	f005 f9de 	bl	8006608 <HAL_UART_Transmit>
    return len;
 800124c:	687b      	ldr	r3, [r7, #4]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200042b4 	.word	0x200042b4

0800125c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001260:	f000 fe1e 	bl	8001ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001264:	f000 f80e 	bl	8001284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001268:	f000 f97a 	bl	8001560 <MX_GPIO_Init>
  MX_CAN1_Init();
 800126c:	f000 f85c 	bl	8001328 <MX_CAN1_Init>
  MX_I2C1_Init();
 8001270:	f000 f890 	bl	8001394 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001274:	f000 f944 	bl	8001500 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001278:	f000 f8cc 	bl	8001414 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 800127c:	f7ff fb3e 	bl	80008fc <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <main+0x24>

08001284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b096      	sub	sp, #88	@ 0x58
 8001288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	2244      	movs	r2, #68	@ 0x44
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f008 fa9c 	bl	80097d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012aa:	f002 fbc5 	bl	8003a38 <HAL_PWREx_ControlVoltageScaling>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012b4:	f000 f9cc 	bl	8001650 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b8:	2302      	movs	r3, #2
 80012ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c2:	2310      	movs	r3, #16
 80012c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c6:	2302      	movs	r3, #2
 80012c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012ca:	2302      	movs	r3, #2
 80012cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012ce:	2301      	movs	r3, #1
 80012d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012d2:	230a      	movs	r3, #10
 80012d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012d6:	2307      	movs	r3, #7
 80012d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012da:	2302      	movs	r3, #2
 80012dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012de:	2302      	movs	r3, #2
 80012e0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 fbfc 	bl	8003ae4 <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012f2:	f000 f9ad 	bl	8001650 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fa:	2303      	movs	r3, #3
 80012fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800130a:	463b      	mov	r3, r7
 800130c:	2104      	movs	r1, #4
 800130e:	4618      	mov	r0, r3
 8001310:	f002 ffc4 	bl	800429c <HAL_RCC_ClockConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800131a:	f000 f999 	bl	8001650 <Error_Handler>
  }
}
 800131e:	bf00      	nop
 8001320:	3758      	adds	r7, #88	@ 0x58
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800132c:	4b17      	ldr	r3, [pc, #92]	@ (800138c <MX_CAN1_Init+0x64>)
 800132e:	4a18      	ldr	r2, [pc, #96]	@ (8001390 <MX_CAN1_Init+0x68>)
 8001330:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8001332:	4b16      	ldr	r3, [pc, #88]	@ (800138c <MX_CAN1_Init+0x64>)
 8001334:	220a      	movs	r2, #10
 8001336:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001338:	4b14      	ldr	r3, [pc, #80]	@ (800138c <MX_CAN1_Init+0x64>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800133e:	4b13      	ldr	r3, [pc, #76]	@ (800138c <MX_CAN1_Init+0x64>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_CAN1_Init+0x64>)
 8001346:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800134a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800134c:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <MX_CAN1_Init+0x64>)
 800134e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001352:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001354:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <MX_CAN1_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_CAN1_Init+0x64>)
 800135c:	2200      	movs	r2, #0
 800135e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <MX_CAN1_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_CAN1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <MX_CAN1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_CAN1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_CAN1_Init+0x64>)
 800137a:	f000 fdf5 	bl	8001f68 <HAL_CAN_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001384:	f000 f964 	bl	8001650 <Error_Handler>
//
//  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);

  /* USER CODE END CAN1_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	200041ec 	.word	0x200041ec
 8001390:	40006400 	.word	0x40006400

08001394 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_I2C1_Init+0x74>)
 800139a:	4a1c      	ldr	r2, [pc, #112]	@ (800140c <MX_I2C1_Init+0x78>)
 800139c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001410 <MX_I2C1_Init+0x7c>)
 80013a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013aa:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b0:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013b6:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ce:	480e      	ldr	r0, [pc, #56]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013d0:	f001 febe 	bl	8003150 <HAL_I2C_Init>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013da:	f000 f939 	bl	8001650 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013de:	2100      	movs	r1, #0
 80013e0:	4809      	ldr	r0, [pc, #36]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013e2:	f002 fa83 	bl	80038ec <HAL_I2CEx_ConfigAnalogFilter>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80013ec:	f000 f930 	bl	8001650 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013f0:	2100      	movs	r1, #0
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_I2C1_Init+0x74>)
 80013f4:	f002 fac5 	bl	8003982 <HAL_I2CEx_ConfigDigitalFilter>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013fe:	f000 f927 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20004214 	.word	0x20004214
 800140c:	40005400 	.word	0x40005400
 8001410:	10d19ce4 	.word	0x10d19ce4

08001414 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	@ 0x38
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800141a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001428:	f107 031c 	add.w	r3, r7, #28
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]
 8001442:	615a      	str	r2, [r3, #20]
 8001444:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001446:	4b2d      	ldr	r3, [pc, #180]	@ (80014fc <MX_TIM2_Init+0xe8>)
 8001448:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800144c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 800144e:	4b2b      	ldr	r3, [pc, #172]	@ (80014fc <MX_TIM2_Init+0xe8>)
 8001450:	22c7      	movs	r2, #199	@ 0xc7
 8001452:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001454:	4b29      	ldr	r3, [pc, #164]	@ (80014fc <MX_TIM2_Init+0xe8>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 800145a:	4b28      	ldr	r3, [pc, #160]	@ (80014fc <MX_TIM2_Init+0xe8>)
 800145c:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001460:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001462:	4b26      	ldr	r3, [pc, #152]	@ (80014fc <MX_TIM2_Init+0xe8>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <MX_TIM2_Init+0xe8>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800146e:	4823      	ldr	r0, [pc, #140]	@ (80014fc <MX_TIM2_Init+0xe8>)
 8001470:	f003 fe26 	bl	80050c0 <HAL_TIM_Base_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800147a:	f000 f8e9 	bl	8001650 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800147e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001484:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001488:	4619      	mov	r1, r3
 800148a:	481c      	ldr	r0, [pc, #112]	@ (80014fc <MX_TIM2_Init+0xe8>)
 800148c:	f004 fa64 	bl	8005958 <HAL_TIM_ConfigClockSource>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001496:	f000 f8db 	bl	8001650 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800149a:	4818      	ldr	r0, [pc, #96]	@ (80014fc <MX_TIM2_Init+0xe8>)
 800149c:	f003 fed8 	bl	8005250 <HAL_TIM_PWM_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80014a6:	f000 f8d3 	bl	8001650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b2:	f107 031c 	add.w	r3, r7, #28
 80014b6:	4619      	mov	r1, r3
 80014b8:	4810      	ldr	r0, [pc, #64]	@ (80014fc <MX_TIM2_Init+0xe8>)
 80014ba:	f004 ffb1 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80014c4:	f000 f8c4 	bl	8001650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014c8:	2360      	movs	r3, #96	@ 0x60
 80014ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014d8:	463b      	mov	r3, r7
 80014da:	2200      	movs	r2, #0
 80014dc:	4619      	mov	r1, r3
 80014de:	4807      	ldr	r0, [pc, #28]	@ (80014fc <MX_TIM2_Init+0xe8>)
 80014e0:	f004 f926 	bl	8005730 <HAL_TIM_PWM_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014ea:	f000 f8b1 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014ee:	4803      	ldr	r0, [pc, #12]	@ (80014fc <MX_TIM2_Init+0xe8>)
 80014f0:	f000 fad8 	bl	8001aa4 <HAL_TIM_MspPostInit>

}
 80014f4:	bf00      	nop
 80014f6:	3738      	adds	r7, #56	@ 0x38
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20004268 	.word	0x20004268

08001500 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001504:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001506:	4a15      	ldr	r2, [pc, #84]	@ (800155c <MX_USART2_UART_Init+0x5c>)
 8001508:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800150a:	4b13      	ldr	r3, [pc, #76]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 800150c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001510:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001518:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001520:	2200      	movs	r2, #0
 8001522:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001526:	220c      	movs	r2, #12
 8001528:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001532:	2200      	movs	r2, #0
 8001534:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001536:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 800153e:	2200      	movs	r2, #0
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001542:	4805      	ldr	r0, [pc, #20]	@ (8001558 <MX_USART2_UART_Init+0x58>)
 8001544:	f005 f812 	bl	800656c <HAL_UART_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800154e:	f000 f87f 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200042b4 	.word	0x200042b4
 800155c:	40004400 	.word	0x40004400

08001560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	@ 0x28
 8001564:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
 8001574:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001576:	4b2b      	ldr	r3, [pc, #172]	@ (8001624 <MX_GPIO_Init+0xc4>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	4a2a      	ldr	r2, [pc, #168]	@ (8001624 <MX_GPIO_Init+0xc4>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001582:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <MX_GPIO_Init+0xc4>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158e:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <MX_GPIO_Init+0xc4>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001592:	4a24      	ldr	r2, [pc, #144]	@ (8001624 <MX_GPIO_Init+0xc4>)
 8001594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800159a:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <MX_GPIO_Init+0xc4>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	4a18      	ldr	r2, [pc, #96]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ca:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <MX_GPIO_Init+0xc4>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2120      	movs	r1, #32
 80015da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015de:	f001 fd9f 	bl	8003120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015e8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	4619      	mov	r1, r3
 80015f8:	480b      	ldr	r0, [pc, #44]	@ (8001628 <MX_GPIO_Init+0xc8>)
 80015fa:	f001 fbe7 	bl	8002dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015fe:	2320      	movs	r3, #32
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001602:	2301      	movs	r3, #1
 8001604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001618:	f001 fbd8 	bl	8002dcc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800161c:	bf00      	nop
 800161e:	3728      	adds	r7, #40	@ 0x28
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40021000 	.word	0x40021000
 8001628:	48000800 	.word	0x48000800

0800162c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d101      	bne.n	8001642 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800163e:	f000 fc4f 	bl	8001ee0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40001000 	.word	0x40001000

08001650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <Error_Handler+0x8>

0800165c <clamp_u16>:
#include "servo_api.h"
#include <stdio.h>

static uint16_t clamp_u16(uint16_t v, uint16_t lo, uint16_t hi)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	80fb      	strh	r3, [r7, #6]
 8001666:	460b      	mov	r3, r1
 8001668:	80bb      	strh	r3, [r7, #4]
 800166a:	4613      	mov	r3, r2
 800166c:	807b      	strh	r3, [r7, #2]
    if (v < lo) return lo;
 800166e:	88fa      	ldrh	r2, [r7, #6]
 8001670:	88bb      	ldrh	r3, [r7, #4]
 8001672:	429a      	cmp	r2, r3
 8001674:	d201      	bcs.n	800167a <clamp_u16+0x1e>
 8001676:	88bb      	ldrh	r3, [r7, #4]
 8001678:	e006      	b.n	8001688 <clamp_u16+0x2c>
    if (v > hi) return hi;
 800167a:	88fa      	ldrh	r2, [r7, #6]
 800167c:	887b      	ldrh	r3, [r7, #2]
 800167e:	429a      	cmp	r2, r3
 8001680:	d901      	bls.n	8001686 <clamp_u16+0x2a>
 8001682:	887b      	ldrh	r3, [r7, #2]
 8001684:	e000      	b.n	8001688 <clamp_u16+0x2c>
    return v;
 8001686:	88fb      	ldrh	r3, [r7, #6]
}
 8001688:	4618      	mov	r0, r3
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <pulse_us_to_ticks>:

static uint32_t pulse_us_to_ticks(uint32_t tick_hz, uint16_t pulse_us)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
    // ticks = pulse_us * tick_hz / 1e6 with rounding
    return (((uint32_t)pulse_us * tick_hz) + 500000U) / 1000000U;
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	fb02 f303 	mul.w	r3, r2, r3
 80016a8:	f503 23f4 	add.w	r3, r3, #499712	@ 0x7a000
 80016ac:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <pulse_us_to_ticks+0x30>)
 80016b2:	fba2 2303 	umull	r2, r3, r2, r3
 80016b6:	0c9b      	lsrs	r3, r3, #18
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	431bde83 	.word	0x431bde83

080016c8 <servo_api_init>:
                                 TIM_HandleTypeDef *htim,
                                 uint32_t channel,
                                 uint32_t tick_hz,
                                 uint16_t min_us,
                                 uint16_t max_us)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	603b      	str	r3, [r7, #0]
    if (!s || !htim) return HAL_ERROR;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d002      	beq.n	80016e2 <servo_api_init+0x1a>
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <servo_api_init+0x1e>
 80016e2:	2301      	movs	r3, #1
 80016e4:	e024      	b.n	8001730 <servo_api_init+0x68>

    s->htim = htim;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	68ba      	ldr	r2, [r7, #8]
 80016ea:	601a      	str	r2, [r3, #0]
    s->channel = channel;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	605a      	str	r2, [r3, #4]
    s->tick_hz = tick_hz;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	609a      	str	r2, [r3, #8]
    s->min_us = min_us;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	8b3a      	ldrh	r2, [r7, #24]
 80016fc:	819a      	strh	r2, [r3, #12]
    s->max_us = max_us;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	8bba      	ldrh	r2, [r7, #28]
 8001702:	81da      	strh	r2, [r3, #14]
    s->last_angle_deg = 0xFFFF;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800170a:	821a      	strh	r2, [r3, #16]

    if (HAL_TIM_PWM_Start(s->htim, s->channel) != HAL_OK)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f003 fdfc 	bl	8005314 <HAL_TIM_PWM_Start>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <servo_api_init+0x5e>
        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e004      	b.n	8001730 <servo_api_init+0x68>

    // default center position
    servo_api_set_angle_deg(s, 90);
 8001726:	215a      	movs	r1, #90	@ 0x5a
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f000 f845 	bl	80017b8 <servo_api_set_angle_deg>
    return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <servo_api_scaled_to_angle>:

uint16_t servo_api_scaled_to_angle(uint8_t scaled)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
    return (uint16_t)(((uint32_t)scaled * 180U) / 255U);
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	22b4      	movs	r2, #180	@ 0xb4
 8001746:	fb02 f303 	mul.w	r3, r2, r3
 800174a:	4a05      	ldr	r2, [pc, #20]	@ (8001760 <servo_api_scaled_to_angle+0x28>)
 800174c:	fba2 2303 	umull	r2, r3, r2, r3
 8001750:	09db      	lsrs	r3, r3, #7
 8001752:	b29b      	uxth	r3, r3
}
 8001754:	4618      	mov	r0, r3
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	80808081 	.word	0x80808081

08001764 <servo_api_angle_to_pulse_us>:

uint16_t servo_api_angle_to_pulse_us(const servo_api_t *s, uint16_t angle_deg)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
    angle_deg = clamp_u16(angle_deg, 0, 180);
 8001770:	887b      	ldrh	r3, [r7, #2]
 8001772:	22b4      	movs	r2, #180	@ 0xb4
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff ff70 	bl	800165c <clamp_u16>
 800177c:	4603      	mov	r3, r0
 800177e:	807b      	strh	r3, [r7, #2]

    // linear map [0..180] -> [min_us..max_us]
    uint32_t span = (uint32_t)(s->max_us - s->min_us);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	89db      	ldrh	r3, [r3, #14]
 8001784:	461a      	mov	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	899b      	ldrh	r3, [r3, #12]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	60fb      	str	r3, [r7, #12]
    return (uint16_t)(s->min_us + (span * angle_deg) / 180U);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	899a      	ldrh	r2, [r3, #12]
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	089b      	lsrs	r3, r3, #2
 800179c:	4905      	ldr	r1, [pc, #20]	@ (80017b4 <servo_api_angle_to_pulse_us+0x50>)
 800179e:	fba1 1303 	umull	r1, r3, r1, r3
 80017a2:	089b      	lsrs	r3, r3, #2
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	4413      	add	r3, r2
 80017a8:	b29b      	uxth	r3, r3
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	16c16c17 	.word	0x16c16c17

080017b8 <servo_api_set_angle_deg>:

void servo_api_set_angle_deg(servo_api_t *s, uint16_t angle_deg)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af02      	add	r7, sp, #8
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	807b      	strh	r3, [r7, #2]
    if (!s) return;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d074      	beq.n	80018b4 <servo_api_set_angle_deg+0xfc>

    angle_deg = clamp_u16(angle_deg, 0, 180);
 80017ca:	887b      	ldrh	r3, [r7, #2]
 80017cc:	22b4      	movs	r2, #180	@ 0xb4
 80017ce:	2100      	movs	r1, #0
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff43 	bl	800165c <clamp_u16>
 80017d6:	4603      	mov	r3, r0
 80017d8:	807b      	strh	r3, [r7, #2]

    // Optional: avoid re-writing CCR if unchanged
    if (s->last_angle_deg == angle_deg) return;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	8a1b      	ldrh	r3, [r3, #16]
 80017de:	887a      	ldrh	r2, [r7, #2]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d069      	beq.n	80018b8 <servo_api_set_angle_deg+0x100>
    s->last_angle_deg = angle_deg;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	887a      	ldrh	r2, [r7, #2]
 80017e8:	821a      	strh	r2, [r3, #16]

    uint16_t pulse_us = servo_api_angle_to_pulse_us(s, angle_deg);
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	4619      	mov	r1, r3
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff ffb8 	bl	8001764 <servo_api_angle_to_pulse_us>
 80017f4:	4603      	mov	r3, r0
 80017f6:	81fb      	strh	r3, [r7, #14]
    uint32_t ticks = pulse_us_to_ticks(s->tick_hz, pulse_us);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	89fa      	ldrh	r2, [r7, #14]
 80017fe:	4611      	mov	r1, r2
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ff47 	bl	8001694 <pulse_us_to_ticks>
 8001806:	60b8      	str	r0, [r7, #8]

    // DEBUG: t  y
        static uint32_t dbg_cnt = 0;
        if ((dbg_cnt++ % 50U) == 0U)   // in tha  khng spam UART
 8001808:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <servo_api_set_angle_deg+0x108>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	1c53      	adds	r3, r2, #1
 800180e:	492c      	ldr	r1, [pc, #176]	@ (80018c0 <servo_api_set_angle_deg+0x108>)
 8001810:	600b      	str	r3, [r1, #0]
 8001812:	4b2c      	ldr	r3, [pc, #176]	@ (80018c4 <servo_api_set_angle_deg+0x10c>)
 8001814:	fba3 1302 	umull	r1, r3, r3, r2
 8001818:	091b      	lsrs	r3, r3, #4
 800181a:	2132      	movs	r1, #50	@ 0x32
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10e      	bne.n	8001844 <servo_api_set_angle_deg+0x8c>
        {
            printf("[SERVO] angle=%u pulse_us=%u ticks=%lu ARR=%lu tick_hz=%lu\r\n",
 8001826:	8879      	ldrh	r1, [r7, #2]
 8001828:	89f8      	ldrh	r0, [r7, #14]
                   (unsigned)angle_deg,
                   (unsigned)pulse_us,
                   (unsigned long)ticks,
                   (unsigned long)__HAL_TIM_GET_AUTORELOAD(s->htim),
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                   (unsigned long)s->tick_hz);
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6892      	ldr	r2, [r2, #8]
            printf("[SERVO] angle=%u pulse_us=%u ticks=%lu ARR=%lu tick_hz=%lu\r\n",
 8001836:	9201      	str	r2, [sp, #4]
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	4602      	mov	r2, r0
 800183e:	4822      	ldr	r0, [pc, #136]	@ (80018c8 <servo_api_set_angle_deg+0x110>)
 8001840:	f007 fe48 	bl	80094d4 <iprintf>
        }

    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ticks);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d105      	bne.n	8001858 <servo_api_set_angle_deg+0xa0>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	635a      	str	r2, [r3, #52]	@ 0x34
 8001856:	e030      	b.n	80018ba <servo_api_set_angle_deg+0x102>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b04      	cmp	r3, #4
 800185e:	d105      	bne.n	800186c <servo_api_set_angle_deg+0xb4>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	6393      	str	r3, [r2, #56]	@ 0x38
 800186a:	e026      	b.n	80018ba <servo_api_set_angle_deg+0x102>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b08      	cmp	r3, #8
 8001872:	d105      	bne.n	8001880 <servo_api_set_angle_deg+0xc8>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800187e:	e01c      	b.n	80018ba <servo_api_set_angle_deg+0x102>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b0c      	cmp	r3, #12
 8001886:	d105      	bne.n	8001894 <servo_api_set_angle_deg+0xdc>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	6413      	str	r3, [r2, #64]	@ 0x40
 8001892:	e012      	b.n	80018ba <servo_api_set_angle_deg+0x102>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b10      	cmp	r3, #16
 800189a:	d105      	bne.n	80018a8 <servo_api_set_angle_deg+0xf0>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018a6:	e008      	b.n	80018ba <servo_api_set_angle_deg+0x102>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80018b2:	e002      	b.n	80018ba <servo_api_set_angle_deg+0x102>
    if (!s) return;
 80018b4:	bf00      	nop
 80018b6:	e000      	b.n	80018ba <servo_api_set_angle_deg+0x102>
    if (s->last_angle_deg == angle_deg) return;
 80018b8:	bf00      	nop
}
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	2000433c 	.word	0x2000433c
 80018c4:	51eb851f 	.word	0x51eb851f
 80018c8:	0800a8b8 	.word	0x0800a8b8

080018cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <HAL_MspInit+0x44>)
 80018d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001910 <HAL_MspInit+0x44>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018de:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <HAL_MspInit+0x44>)
 80018e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <HAL_MspInit+0x44>)
 80018ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ee:	4a08      	ldr	r2, [pc, #32]	@ (8001910 <HAL_MspInit+0x44>)
 80018f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018f6:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <HAL_MspInit+0x44>)
 80018f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	603b      	str	r3, [r7, #0]
 8001900:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000

08001914 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08a      	sub	sp, #40	@ 0x28
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a1c      	ldr	r2, [pc, #112]	@ (80019a4 <HAL_CAN_MspInit+0x90>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d131      	bne.n	800199a <HAL_CAN_MspInit+0x86>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001936:	4b1c      	ldr	r3, [pc, #112]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193a:	4a1b      	ldr	r2, [pc, #108]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 800193c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001940:	6593      	str	r3, [r2, #88]	@ 0x58
 8001942:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001952:	4a15      	ldr	r2, [pc, #84]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195a:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <HAL_CAN_MspInit+0x94>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001966:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800196a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001974:	2303      	movs	r3, #3
 8001976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001978:	2309      	movs	r3, #9
 800197a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001986:	f001 fa21 	bl	8002dcc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	2015      	movs	r0, #21
 8001990:	f001 f9f2 	bl	8002d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001994:	2015      	movs	r0, #21
 8001996:	f001 fa0b 	bl	8002db0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800199a:	bf00      	nop
 800199c:	3728      	adds	r7, #40	@ 0x28
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40006400 	.word	0x40006400
 80019a8:	40021000 	.word	0x40021000

080019ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0ac      	sub	sp, #176	@ 0xb0
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2288      	movs	r2, #136	@ 0x88
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f007 feff 	bl	80097d0 <memset>
  if(hi2c->Instance==I2C1)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <HAL_I2C_MspInit+0xb0>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d13a      	bne.n	8001a52 <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019dc:	2340      	movs	r3, #64	@ 0x40
 80019de:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4618      	mov	r0, r3
 80019ea:	f002 fead 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019f4:	f7ff fe2c 	bl	8001650 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fc:	4a18      	ldr	r2, [pc, #96]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 80019fe:	f043 0302 	orr.w	r3, r3, #2
 8001a02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a10:	23c0      	movs	r3, #192	@ 0xc0
 8001a12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a16:	2312      	movs	r3, #18
 8001a18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a28:	2304      	movs	r3, #4
 8001a2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a2e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a32:	4619      	mov	r1, r3
 8001a34:	480b      	ldr	r0, [pc, #44]	@ (8001a64 <HAL_I2C_MspInit+0xb8>)
 8001a36:	f001 f9c9 	bl	8002dcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a3a:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 8001a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a3e:	4a08      	ldr	r2, [pc, #32]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 8001a40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_I2C_MspInit+0xb4>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a52:	bf00      	nop
 8001a54:	37b0      	adds	r7, #176	@ 0xb0
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40005400 	.word	0x40005400
 8001a60:	40021000 	.word	0x40021000
 8001a64:	48000400 	.word	0x48000400

08001a68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a78:	d10b      	bne.n	8001a92 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x38>)
 8001a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7e:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x38>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_TIM_Base_MspInit+0x38>)
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	40021000 	.word	0x40021000

08001aa4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac4:	d11c      	bne.n	8001b00 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <HAL_TIM_MspPostInit+0x64>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aca:	4a0f      	ldr	r2, [pc, #60]	@ (8001b08 <HAL_TIM_MspPostInit+0x64>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <HAL_TIM_MspPostInit+0x64>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001aee:	2301      	movs	r3, #1
 8001af0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	4619      	mov	r1, r3
 8001af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afc:	f001 f966 	bl	8002dcc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b00:	bf00      	nop
 8001b02:	3720      	adds	r7, #32
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40021000 	.word	0x40021000

08001b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b0ac      	sub	sp, #176	@ 0xb0
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2288      	movs	r2, #136	@ 0x88
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f007 fe4f 	bl	80097d0 <memset>
  if(huart->Instance==USART2)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a21      	ldr	r2, [pc, #132]	@ (8001bbc <HAL_UART_MspInit+0xb0>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d13b      	bne.n	8001bb4 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f002 fdfd 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b54:	f7ff fd7c 	bl	8001650 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b58:	4b19      	ldr	r3, [pc, #100]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	4a18      	ldr	r2, [pc, #96]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b64:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6c:	613b      	str	r3, [r7, #16]
 8001b6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b74:	4a12      	ldr	r2, [pc, #72]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7c:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_UART_MspInit+0xb4>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b88:	230c      	movs	r3, #12
 8001b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ba0:	2307      	movs	r3, #7
 8001ba2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001baa:	4619      	mov	r1, r3
 8001bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb0:	f001 f90c 	bl	8002dcc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001bb4:	bf00      	nop
 8001bb6:	37b0      	adds	r7, #176	@ 0xb0
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40004400 	.word	0x40004400
 8001bc0:	40021000 	.word	0x40021000

08001bc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08e      	sub	sp, #56	@ 0x38
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001bd2:	4b34      	ldr	r3, [pc, #208]	@ (8001ca4 <HAL_InitTick+0xe0>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd6:	4a33      	ldr	r2, [pc, #204]	@ (8001ca4 <HAL_InitTick+0xe0>)
 8001bd8:	f043 0310 	orr.w	r3, r3, #16
 8001bdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bde:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <HAL_InitTick+0xe0>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be2:	f003 0310 	and.w	r3, r3, #16
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bea:	f107 0210 	add.w	r2, r7, #16
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	4611      	mov	r1, r2
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f002 fd15 	bl	8004624 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001bfa:	6a3b      	ldr	r3, [r7, #32]
 8001bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d103      	bne.n	8001c0c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c04:	f002 fce2 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8001c08:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c0a:	e004      	b.n	8001c16 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c0c:	f002 fcde 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8001c10:	4603      	mov	r3, r0
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c18:	4a23      	ldr	r2, [pc, #140]	@ (8001ca8 <HAL_InitTick+0xe4>)
 8001c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1e:	0c9b      	lsrs	r3, r3, #18
 8001c20:	3b01      	subs	r3, #1
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c24:	4b21      	ldr	r3, [pc, #132]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c26:	4a22      	ldr	r2, [pc, #136]	@ (8001cb0 <HAL_InitTick+0xec>)
 8001c28:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c2a:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c2c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c30:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c32:	4a1e      	ldr	r2, [pc, #120]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c36:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c38:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c44:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001c4a:	4818      	ldr	r0, [pc, #96]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c4c:	f003 fa38 	bl	80050c0 <HAL_TIM_Base_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d11b      	bne.n	8001c96 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c5e:	4813      	ldr	r0, [pc, #76]	@ (8001cac <HAL_InitTick+0xe8>)
 8001c60:	f003 fa86 	bl	8005170 <HAL_TIM_Base_Start_IT>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c6a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d111      	bne.n	8001c96 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c72:	2036      	movs	r0, #54	@ 0x36
 8001c74:	f001 f89c 	bl	8002db0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b0f      	cmp	r3, #15
 8001c7c:	d808      	bhi.n	8001c90 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	6879      	ldr	r1, [r7, #4]
 8001c82:	2036      	movs	r0, #54	@ 0x36
 8001c84:	f001 f878 	bl	8002d78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c88:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb4 <HAL_InitTick+0xf0>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6013      	str	r3, [r2, #0]
 8001c8e:	e002      	b.n	8001c96 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c96:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3738      	adds	r7, #56	@ 0x38
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	431bde83 	.word	0x431bde83
 8001cac:	20004340 	.word	0x20004340
 8001cb0:	40001000 	.word	0x40001000
 8001cb4:	20000014 	.word	0x20000014

08001cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cbc:	bf00      	nop
 8001cbe:	e7fd      	b.n	8001cbc <NMI_Handler+0x4>

08001cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <HardFault_Handler+0x4>

08001cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <MemManage_Handler+0x4>

08001cd0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <BusFault_Handler+0x4>

08001cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <UsageFault_Handler+0x4>

08001ce0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <CAN1_RX1_IRQHandler+0x10>)
 8001cf6:	f000 fd58 	bl	80027aa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200041ec 	.word	0x200041ec

08001d04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d08:	4802      	ldr	r0, [pc, #8]	@ (8001d14 <TIM6_DAC_IRQHandler+0x10>)
 8001d0a:	f003 fc09 	bl	8005520 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20004340 	.word	0x20004340

08001d18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	e00a      	b.n	8001d40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d2a:	f3af 8000 	nop.w
 8001d2e:	4601      	mov	r1, r0
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	b2ca      	uxtb	r2, r1
 8001d38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dbf0      	blt.n	8001d2a <_read+0x12>
  }

  return len;
 8001d48:	687b      	ldr	r3, [r7, #4]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d7a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <_isatty>:

int _isatty(int file)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d92:	2301      	movs	r3, #1
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
	...

08001dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc4:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <_sbrk+0x5c>)
 8001dc6:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <_sbrk+0x60>)
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd0:	4b13      	ldr	r3, [pc, #76]	@ (8001e20 <_sbrk+0x64>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d102      	bne.n	8001dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd8:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <_sbrk+0x64>)
 8001dda:	4a12      	ldr	r2, [pc, #72]	@ (8001e24 <_sbrk+0x68>)
 8001ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dde:	4b10      	ldr	r3, [pc, #64]	@ (8001e20 <_sbrk+0x64>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d207      	bcs.n	8001dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dec:	f007 fd3e 	bl	800986c <__errno>
 8001df0:	4603      	mov	r3, r0
 8001df2:	220c      	movs	r2, #12
 8001df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfa:	e009      	b.n	8001e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dfc:	4b08      	ldr	r3, [pc, #32]	@ (8001e20 <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e02:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <_sbrk+0x64>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	4a05      	ldr	r2, [pc, #20]	@ (8001e20 <_sbrk+0x64>)
 8001e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20018000 	.word	0x20018000
 8001e1c:	00000400 	.word	0x00000400
 8001e20:	2000438c 	.word	0x2000438c
 8001e24:	20004b20 	.word	0x20004b20

08001e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e2c:	4b06      	ldr	r3, [pc, #24]	@ (8001e48 <SystemInit+0x20>)
 8001e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e32:	4a05      	ldr	r2, [pc, #20]	@ (8001e48 <SystemInit+0x20>)
 8001e34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e50:	f7ff ffea 	bl	8001e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e54:	480c      	ldr	r0, [pc, #48]	@ (8001e88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e56:	490d      	ldr	r1, [pc, #52]	@ (8001e8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e58:	4a0d      	ldr	r2, [pc, #52]	@ (8001e90 <LoopForever+0xe>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e5c:	e002      	b.n	8001e64 <LoopCopyDataInit>

08001e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e62:	3304      	adds	r3, #4

08001e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e68:	d3f9      	bcc.n	8001e5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e98 <LoopForever+0x16>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e70:	e001      	b.n	8001e76 <LoopFillZerobss>

08001e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e74:	3204      	adds	r2, #4

08001e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e78:	d3fb      	bcc.n	8001e72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f007 fcfd 	bl	8009878 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e7e:	f7ff f9ed 	bl	800125c <main>

08001e82 <LoopForever>:

LoopForever:
    b LoopForever
 8001e82:	e7fe      	b.n	8001e82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001e90:	0800a998 	.word	0x0800a998
  ldr r2, =_sbss
 8001e94:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001e98:	20004b20 	.word	0x20004b20

08001e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC1_2_IRQHandler>
	...

08001ea0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <HAL_Init+0x3c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a0b      	ldr	r2, [pc, #44]	@ (8001edc <HAL_Init+0x3c>)
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb6:	2003      	movs	r0, #3
 8001eb8:	f000 ff53 	bl	8002d62 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ebc:	200f      	movs	r0, #15
 8001ebe:	f7ff fe81 	bl	8001bc4 <HAL_InitTick>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	71fb      	strb	r3, [r7, #7]
 8001ecc:	e001      	b.n	8001ed2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ece:	f7ff fcfd 	bl	80018cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40022000 	.word	0x40022000

08001ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <HAL_IncTick+0x20>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_IncTick+0x24>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a04      	ldr	r2, [pc, #16]	@ (8001f04 <HAL_IncTick+0x24>)
 8001ef2:	6013      	str	r3, [r2, #0]
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	20000018 	.word	0x20000018
 8001f04:	20004390 	.word	0x20004390

08001f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f0c:	4b03      	ldr	r3, [pc, #12]	@ (8001f1c <HAL_GetTick+0x14>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20004390 	.word	0x20004390

08001f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff ffee 	bl	8001f08 <HAL_GetTick>
 8001f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f38:	d005      	beq.n	8001f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f64 <HAL_Delay+0x44>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f46:	bf00      	nop
 8001f48:	f7ff ffde 	bl	8001f08 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d8f7      	bhi.n	8001f48 <HAL_Delay+0x28>
  {
  }
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000018 	.word	0x20000018

08001f68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e0ed      	b.n	8002156 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d102      	bne.n	8001f8c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7ff fcc4 	bl	8001914 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f9c:	f7ff ffb4 	bl	8001f08 <HAL_GetTick>
 8001fa0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001fa2:	e012      	b.n	8001fca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fa4:	f7ff ffb0 	bl	8001f08 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b0a      	cmp	r3, #10
 8001fb0:	d90b      	bls.n	8001fca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2205      	movs	r2, #5
 8001fc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e0c5      	b.n	8002156 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0e5      	beq.n	8001fa4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0202 	bic.w	r2, r2, #2
 8001fe6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fe8:	f7ff ff8e 	bl	8001f08 <HAL_GetTick>
 8001fec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fee:	e012      	b.n	8002016 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ff0:	f7ff ff8a 	bl	8001f08 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b0a      	cmp	r3, #10
 8001ffc:	d90b      	bls.n	8002016 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002002:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2205      	movs	r2, #5
 800200e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e09f      	b.n	8002156 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1e5      	bne.n	8001ff0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	7e1b      	ldrb	r3, [r3, #24]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d108      	bne.n	800203e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	e007      	b.n	800204e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	7e5b      	ldrb	r3, [r3, #25]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d108      	bne.n	8002068 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	e007      	b.n	8002078 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002076:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	7e9b      	ldrb	r3, [r3, #26]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d108      	bne.n	8002092 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0220 	orr.w	r2, r2, #32
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	e007      	b.n	80020a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0220 	bic.w	r2, r2, #32
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7edb      	ldrb	r3, [r3, #27]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d108      	bne.n	80020bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0210 	bic.w	r2, r2, #16
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e007      	b.n	80020cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 0210 	orr.w	r2, r2, #16
 80020ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	7f1b      	ldrb	r3, [r3, #28]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d108      	bne.n	80020e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0208 	orr.w	r2, r2, #8
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	e007      	b.n	80020f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 0208 	bic.w	r2, r2, #8
 80020f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	7f5b      	ldrb	r3, [r3, #29]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d108      	bne.n	8002110 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f042 0204 	orr.w	r2, r2, #4
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	e007      	b.n	8002120 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 0204 	bic.w	r2, r2, #4
 800211e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	ea42 0103 	orr.w	r1, r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	1e5a      	subs	r2, r3, #1
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800215e:	b480      	push	{r7}
 8002160:	b087      	sub	sp, #28
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800216e:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002170:	7dfb      	ldrb	r3, [r7, #23]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d003      	beq.n	800217e <HAL_CAN_ConfigFilter+0x20>
 8002176:	7dfb      	ldrb	r3, [r7, #23]
 8002178:	2b02      	cmp	r3, #2
 800217a:	f040 80ad 	bne.w	80022d8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
#else
    /* CAN1 is single instance with 14 dedicated filters banks */
    can_ip = hcan->Instance;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	f003 031f 	and.w	r3, r3, #31
 800219c:	2201      	movs	r2, #1
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	401a      	ands	r2, r3
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d123      	bne.n	8002206 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	401a      	ands	r2, r3
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	3248      	adds	r2, #72	@ 0x48
 80021e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021fc:	6939      	ldr	r1, [r7, #16]
 80021fe:	3348      	adds	r3, #72	@ 0x48
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	440b      	add	r3, r1
 8002204:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d122      	bne.n	8002254 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	431a      	orrs	r2, r3
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800222e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	3248      	adds	r2, #72	@ 0x48
 8002234:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002248:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800224a:	6939      	ldr	r1, [r7, #16]
 800224c:	3348      	adds	r3, #72	@ 0x48
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	440b      	add	r3, r1
 8002252:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d109      	bne.n	8002270 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43db      	mvns	r3, r3
 8002266:	401a      	ands	r2, r3
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800226e:	e007      	b.n	8002280 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	431a      	orrs	r2, r3
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d109      	bne.n	800229c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	43db      	mvns	r3, r3
 8002292:	401a      	ands	r2, r3
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800229a:	e007      	b.n	80022ac <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d107      	bne.n	80022c4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	431a      	orrs	r2, r3
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80022ca:	f023 0201 	bic.w	r2, r3, #1
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e006      	b.n	80022e6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
  }
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b01      	cmp	r3, #1
 8002304:	d12e      	bne.n	8002364 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2202      	movs	r2, #2
 800230a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800231e:	f7ff fdf3 	bl	8001f08 <HAL_GetTick>
 8002322:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002324:	e012      	b.n	800234c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002326:	f7ff fdef 	bl	8001f08 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b0a      	cmp	r3, #10
 8002332:	d90b      	bls.n	800234c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002338:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2205      	movs	r2, #5
 8002344:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e012      	b.n	8002372 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1e5      	bne.n	8002326 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002360:	2300      	movs	r3, #0
 8002362:	e006      	b.n	8002372 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002368:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
  }
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800237a:	b480      	push	{r7}
 800237c:	b089      	sub	sp, #36	@ 0x24
 800237e:	af00      	add	r7, sp, #0
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800238e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002398:	7ffb      	ldrb	r3, [r7, #31]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d003      	beq.n	80023a6 <HAL_CAN_AddTxMessage+0x2c>
 800239e:	7ffb      	ldrb	r3, [r7, #31]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	f040 80ad 	bne.w	8002500 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10a      	bne.n	80023c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d105      	bne.n	80023c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8095 	beq.w	80024f0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	0e1b      	lsrs	r3, r3, #24
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80023d0:	2201      	movs	r2, #1
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	409a      	lsls	r2, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10d      	bne.n	80023fe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023ec:	68f9      	ldr	r1, [r7, #12]
 80023ee:	6809      	ldr	r1, [r1, #0]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	3318      	adds	r3, #24
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	440b      	add	r3, r1
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	e00f      	b.n	800241e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002408:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800240e:	68f9      	ldr	r1, [r7, #12]
 8002410:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002412:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	3318      	adds	r3, #24
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	440b      	add	r3, r1
 800241c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6819      	ldr	r1, [r3, #0]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	3318      	adds	r3, #24
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	440b      	add	r3, r1
 800242e:	3304      	adds	r3, #4
 8002430:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	7d1b      	ldrb	r3, [r3, #20]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d111      	bne.n	800245e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	3318      	adds	r3, #24
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	4413      	add	r3, r2
 8002446:	3304      	adds	r3, #4
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	6811      	ldr	r1, [r2, #0]
 800244e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3318      	adds	r3, #24
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	440b      	add	r3, r1
 800245a:	3304      	adds	r3, #4
 800245c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3307      	adds	r3, #7
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	061a      	lsls	r2, r3, #24
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3306      	adds	r3, #6
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	041b      	lsls	r3, r3, #16
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	3305      	adds	r3, #5
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	4313      	orrs	r3, r2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	3204      	adds	r2, #4
 800247e:	7812      	ldrb	r2, [r2, #0]
 8002480:	4610      	mov	r0, r2
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	6811      	ldr	r1, [r2, #0]
 8002486:	ea43 0200 	orr.w	r2, r3, r0
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	440b      	add	r3, r1
 8002490:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002494:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3303      	adds	r3, #3
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	061a      	lsls	r2, r3, #24
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3302      	adds	r3, #2
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	041b      	lsls	r3, r3, #16
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3301      	adds	r3, #1
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	021b      	lsls	r3, r3, #8
 80024b0:	4313      	orrs	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	7812      	ldrb	r2, [r2, #0]
 80024b6:	4610      	mov	r0, r2
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	6811      	ldr	r1, [r2, #0]
 80024bc:	ea43 0200 	orr.w	r2, r3, r0
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	440b      	add	r3, r1
 80024c6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80024ca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	3318      	adds	r3, #24
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	4413      	add	r3, r2
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	6811      	ldr	r1, [r2, #0]
 80024de:	f043 0201 	orr.w	r2, r3, #1
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	3318      	adds	r3, #24
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	440b      	add	r3, r1
 80024ea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e00e      	b.n	800250e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e006      	b.n	800250e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
  }
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	@ 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800251a:	b480      	push	{r7}
 800251c:	b087      	sub	sp, #28
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800252e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002530:	7dfb      	ldrb	r3, [r7, #23]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d003      	beq.n	800253e <HAL_CAN_GetRxMessage+0x24>
 8002536:	7dfb      	ldrb	r3, [r7, #23]
 8002538:	2b02      	cmp	r3, #2
 800253a:	f040 8103 	bne.w	8002744 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10e      	bne.n	8002562 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d116      	bne.n	8002580 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002556:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e0f7      	b.n	8002752 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	f003 0303 	and.w	r3, r3, #3
 800256c:	2b00      	cmp	r3, #0
 800256e:	d107      	bne.n	8002580 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002574:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0e8      	b.n	8002752 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	331b      	adds	r3, #27
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	4413      	add	r3, r2
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0204 	and.w	r2, r3, #4
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10c      	bne.n	80025b8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	331b      	adds	r3, #27
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	4413      	add	r3, r2
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	0d5b      	lsrs	r3, r3, #21
 80025ae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	e00b      	b.n	80025d0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	331b      	adds	r3, #27
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	4413      	add	r3, r2
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	08db      	lsrs	r3, r3, #3
 80025c8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	331b      	adds	r3, #27
 80025d8:	011b      	lsls	r3, r3, #4
 80025da:	4413      	add	r3, r2
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0202 	and.w	r2, r3, #2
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	331b      	adds	r3, #27
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	4413      	add	r3, r2
 80025f2:	3304      	adds	r3, #4
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2208      	movs	r2, #8
 8002602:	611a      	str	r2, [r3, #16]
 8002604:	e00b      	b.n	800261e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	331b      	adds	r3, #27
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	4413      	add	r3, r2
 8002612:	3304      	adds	r3, #4
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 020f 	and.w	r2, r3, #15
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	331b      	adds	r3, #27
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	4413      	add	r3, r2
 800262a:	3304      	adds	r3, #4
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	b2da      	uxtb	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	331b      	adds	r3, #27
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	4413      	add	r3, r2
 8002642:	3304      	adds	r3, #4
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	0c1b      	lsrs	r3, r3, #16
 8002648:	b29a      	uxth	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	4413      	add	r3, r2
 8002658:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	b2da      	uxtb	r2, r3
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	4413      	add	r3, r2
 800266e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	0a1a      	lsrs	r2, r3, #8
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	3301      	adds	r3, #1
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	4413      	add	r3, r2
 8002688:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	0c1a      	lsrs	r2, r3, #16
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	3302      	adds	r3, #2
 8002694:	b2d2      	uxtb	r2, r2
 8002696:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	4413      	add	r3, r2
 80026a2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	0e1a      	lsrs	r2, r3, #24
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	3303      	adds	r3, #3
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	3304      	adds	r3, #4
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	4413      	add	r3, r2
 80026d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	0a1a      	lsrs	r2, r3, #8
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	3305      	adds	r3, #5
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	0c1a      	lsrs	r2, r3, #16
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	3306      	adds	r3, #6
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	4413      	add	r3, r2
 8002708:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	0e1a      	lsrs	r2, r3, #24
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	3307      	adds	r3, #7
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d108      	bne.n	8002730 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 0220 	orr.w	r2, r2, #32
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	e007      	b.n	8002740 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691a      	ldr	r2, [r3, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f042 0220 	orr.w	r2, r2, #32
 800273e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	e006      	b.n	8002752 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002748:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
  }
}
 8002752:	4618      	mov	r0, r3
 8002754:	371c      	adds	r7, #28
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800275e:	b480      	push	{r7}
 8002760:	b085      	sub	sp, #20
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800276e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	2b01      	cmp	r3, #1
 8002774:	d002      	beq.n	800277c <HAL_CAN_ActivateNotification+0x1e>
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d109      	bne.n	8002790 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6959      	ldr	r1, [r3, #20]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	e006      	b.n	800279e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002794:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
  }
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b08a      	sub	sp, #40	@ 0x28
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80027e6:	6a3b      	ldr	r3, [r7, #32]
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d07c      	beq.n	80028ea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d023      	beq.n	8002842 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2201      	movs	r2, #1
 8002800:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f983 	bl	8002b18 <HAL_CAN_TxMailbox0CompleteCallback>
 8002812:	e016      	b.n	8002842 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	2b00      	cmp	r3, #0
 800281c:	d004      	beq.n	8002828 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002820:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002824:	627b      	str	r3, [r7, #36]	@ 0x24
 8002826:	e00c      	b.n	8002842 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b00      	cmp	r3, #0
 8002830:	d004      	beq.n	800283c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
 800283a:	e002      	b.n	8002842 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 f989 	bl	8002b54 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d024      	beq.n	8002896 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002854:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f963 	bl	8002b2c <HAL_CAN_TxMailbox1CompleteCallback>
 8002866:	e016      	b.n	8002896 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	2b00      	cmp	r3, #0
 8002870:	d004      	beq.n	800287c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
 800287a:	e00c      	b.n	8002896 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002882:	2b00      	cmp	r3, #0
 8002884:	d004      	beq.n	8002890 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
 800288e:	e002      	b.n	8002896 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 f969 	bl	8002b68 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d024      	beq.n	80028ea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80028a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 f943 	bl	8002b40 <HAL_CAN_TxMailbox2CompleteCallback>
 80028ba:	e016      	b.n	80028ea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d004      	beq.n	80028d0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80028c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ce:	e00c      	b.n	80028ea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d004      	beq.n	80028e4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80028da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e2:	e002      	b.n	80028ea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 f949 	bl	8002b7c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	f003 0308 	and.w	r3, r3, #8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00c      	beq.n	800290e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d007      	beq.n	800290e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80028fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002900:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002904:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2210      	movs	r2, #16
 800290c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800290e:	6a3b      	ldr	r3, [r7, #32]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00b      	beq.n	8002930 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	2b00      	cmp	r3, #0
 8002920:	d006      	beq.n	8002930 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2208      	movs	r2, #8
 8002928:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f93a 	bl	8002ba4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002930:	6a3b      	ldr	r3, [r7, #32]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d009      	beq.n	800294e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f921 	bl	8002b90 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002954:	2b00      	cmp	r3, #0
 8002956:	d00c      	beq.n	8002972 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	f003 0310 	and.w	r3, r3, #16
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002964:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2210      	movs	r2, #16
 8002970:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00b      	beq.n	8002994 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d006      	beq.n	8002994 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2208      	movs	r2, #8
 800298c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f912 	bl	8002bb8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	f003 0310 	and.w	r3, r3, #16
 800299a:	2b00      	cmp	r3, #0
 800299c:	d009      	beq.n	80029b2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d002      	beq.n	80029b2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7fe f95b 	bl	8000c68 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d00b      	beq.n	80029d4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d006      	beq.n	80029d4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2210      	movs	r2, #16
 80029cc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f8fc 	bl	8002bcc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00b      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d006      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2208      	movs	r2, #8
 80029ee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f8f5 	bl	8002be0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80029f6:	6a3b      	ldr	r3, [r7, #32]
 80029f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d07b      	beq.n	8002af8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f003 0304 	and.w	r3, r3, #4
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d072      	beq.n	8002af0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d008      	beq.n	8002a26 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a26:	6a3b      	ldr	r3, [r7, #32]
 8002a28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a42:	6a3b      	ldr	r3, [r7, #32]
 8002a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d008      	beq.n	8002a5e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	f043 0304 	orr.w	r3, r3, #4
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d043      	beq.n	8002af0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d03e      	beq.n	8002af0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a78:	2b60      	cmp	r3, #96	@ 0x60
 8002a7a:	d02b      	beq.n	8002ad4 <HAL_CAN_IRQHandler+0x32a>
 8002a7c:	2b60      	cmp	r3, #96	@ 0x60
 8002a7e:	d82e      	bhi.n	8002ade <HAL_CAN_IRQHandler+0x334>
 8002a80:	2b50      	cmp	r3, #80	@ 0x50
 8002a82:	d022      	beq.n	8002aca <HAL_CAN_IRQHandler+0x320>
 8002a84:	2b50      	cmp	r3, #80	@ 0x50
 8002a86:	d82a      	bhi.n	8002ade <HAL_CAN_IRQHandler+0x334>
 8002a88:	2b40      	cmp	r3, #64	@ 0x40
 8002a8a:	d019      	beq.n	8002ac0 <HAL_CAN_IRQHandler+0x316>
 8002a8c:	2b40      	cmp	r3, #64	@ 0x40
 8002a8e:	d826      	bhi.n	8002ade <HAL_CAN_IRQHandler+0x334>
 8002a90:	2b30      	cmp	r3, #48	@ 0x30
 8002a92:	d010      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x30c>
 8002a94:	2b30      	cmp	r3, #48	@ 0x30
 8002a96:	d822      	bhi.n	8002ade <HAL_CAN_IRQHandler+0x334>
 8002a98:	2b10      	cmp	r3, #16
 8002a9a:	d002      	beq.n	8002aa2 <HAL_CAN_IRQHandler+0x2f8>
 8002a9c:	2b20      	cmp	r3, #32
 8002a9e:	d005      	beq.n	8002aac <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002aa0:	e01d      	b.n	8002ade <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	f043 0308 	orr.w	r3, r3, #8
 8002aa8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002aaa:	e019      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	f043 0310 	orr.w	r3, r3, #16
 8002ab2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ab4:	e014      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	f043 0320 	orr.w	r3, r3, #32
 8002abc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002abe:	e00f      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ac6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ac8:	e00a      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ad0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002ad2:	e005      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002adc:	e000      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x336>
            break;
 8002ade:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002aee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2204      	movs	r2, #4
 8002af6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d008      	beq.n	8002b10 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b04:	431a      	orrs	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f872 	bl	8002bf4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002b10:	bf00      	nop
 8002b12:	3728      	adds	r7, #40	@ 0x28
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002b34:	bf00      	nop
 8002b36:	370c      	adds	r7, #12
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c18:	4b0c      	ldr	r3, [pc, #48]	@ (8002c4c <__NVIC_SetPriorityGrouping+0x44>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c24:	4013      	ands	r3, r2
 8002c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c3a:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <__NVIC_SetPriorityGrouping+0x44>)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	60d3      	str	r3, [r2, #12]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c54:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <__NVIC_GetPriorityGrouping+0x18>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	0a1b      	lsrs	r3, r3, #8
 8002c5a:	f003 0307 	and.w	r3, r3, #7
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000ed00 	.word	0xe000ed00

08002c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	db0b      	blt.n	8002c96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	f003 021f 	and.w	r2, r3, #31
 8002c84:	4907      	ldr	r1, [pc, #28]	@ (8002ca4 <__NVIC_EnableIRQ+0x38>)
 8002c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	e000e100 	.word	0xe000e100

08002ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	4603      	mov	r3, r0
 8002cb0:	6039      	str	r1, [r7, #0]
 8002cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	db0a      	blt.n	8002cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	490c      	ldr	r1, [pc, #48]	@ (8002cf4 <__NVIC_SetPriority+0x4c>)
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	0112      	lsls	r2, r2, #4
 8002cc8:	b2d2      	uxtb	r2, r2
 8002cca:	440b      	add	r3, r1
 8002ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cd0:	e00a      	b.n	8002ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	4908      	ldr	r1, [pc, #32]	@ (8002cf8 <__NVIC_SetPriority+0x50>)
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	3b04      	subs	r3, #4
 8002ce0:	0112      	lsls	r2, r2, #4
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	761a      	strb	r2, [r3, #24]
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	e000e100 	.word	0xe000e100
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b089      	sub	sp, #36	@ 0x24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f1c3 0307 	rsb	r3, r3, #7
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	bf28      	it	cs
 8002d1a:	2304      	movcs	r3, #4
 8002d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3304      	adds	r3, #4
 8002d22:	2b06      	cmp	r3, #6
 8002d24:	d902      	bls.n	8002d2c <NVIC_EncodePriority+0x30>
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	3b03      	subs	r3, #3
 8002d2a:	e000      	b.n	8002d2e <NVIC_EncodePriority+0x32>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d30:	f04f 32ff 	mov.w	r2, #4294967295
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43da      	mvns	r2, r3
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	401a      	ands	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d44:	f04f 31ff 	mov.w	r1, #4294967295
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43d9      	mvns	r1, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d54:	4313      	orrs	r3, r2
         );
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7ff ff4c 	bl	8002c08 <__NVIC_SetPriorityGrouping>
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d86:	2300      	movs	r3, #0
 8002d88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d8a:	f7ff ff61 	bl	8002c50 <__NVIC_GetPriorityGrouping>
 8002d8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	6978      	ldr	r0, [r7, #20]
 8002d96:	f7ff ffb1 	bl	8002cfc <NVIC_EncodePriority>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002da0:	4611      	mov	r1, r2
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff ff80 	bl	8002ca8 <__NVIC_SetPriority>
}
 8002da8:	bf00      	nop
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff54 	bl	8002c6c <__NVIC_EnableIRQ>
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b087      	sub	sp, #28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dda:	e17f      	b.n	80030dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	2101      	movs	r1, #1
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	fa01 f303 	lsl.w	r3, r1, r3
 8002de8:	4013      	ands	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f000 8171 	beq.w	80030d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d005      	beq.n	8002e0c <HAL_GPIO_Init+0x40>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 0303 	and.w	r3, r3, #3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d130      	bne.n	8002e6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	2203      	movs	r2, #3
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4013      	ands	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	693a      	ldr	r2, [r7, #16]
 8002e3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e42:	2201      	movs	r2, #1
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	091b      	lsrs	r3, r3, #4
 8002e58:	f003 0201 	and.w	r2, r3, #1
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d118      	bne.n	8002eac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002e80:	2201      	movs	r2, #1
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	08db      	lsrs	r3, r3, #3
 8002e96:	f003 0201 	and.w	r2, r3, #1
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d017      	beq.n	8002ee8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 0303 	and.w	r3, r3, #3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d123      	bne.n	8002f3c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	08da      	lsrs	r2, r3, #3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3208      	adds	r2, #8
 8002efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	220f      	movs	r2, #15
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	4013      	ands	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	691a      	ldr	r2, [r3, #16]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	08da      	lsrs	r2, r3, #3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3208      	adds	r2, #8
 8002f36:	6939      	ldr	r1, [r7, #16]
 8002f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	2203      	movs	r2, #3
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4013      	ands	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 0203 	and.w	r2, r3, #3
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f000 80ac 	beq.w	80030d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f7e:	4b5f      	ldr	r3, [pc, #380]	@ (80030fc <HAL_GPIO_Init+0x330>)
 8002f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f82:	4a5e      	ldr	r2, [pc, #376]	@ (80030fc <HAL_GPIO_Init+0x330>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f8a:	4b5c      	ldr	r3, [pc, #368]	@ (80030fc <HAL_GPIO_Init+0x330>)
 8002f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	60bb      	str	r3, [r7, #8]
 8002f94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f96:	4a5a      	ldr	r2, [pc, #360]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	089b      	lsrs	r3, r3, #2
 8002f9c:	3302      	adds	r3, #2
 8002f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f003 0303 	and.w	r3, r3, #3
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	220f      	movs	r2, #15
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fc0:	d025      	beq.n	800300e <HAL_GPIO_Init+0x242>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8003104 <HAL_GPIO_Init+0x338>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d01f      	beq.n	800300a <HAL_GPIO_Init+0x23e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8003108 <HAL_GPIO_Init+0x33c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d019      	beq.n	8003006 <HAL_GPIO_Init+0x23a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800310c <HAL_GPIO_Init+0x340>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d013      	beq.n	8003002 <HAL_GPIO_Init+0x236>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4c      	ldr	r2, [pc, #304]	@ (8003110 <HAL_GPIO_Init+0x344>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d00d      	beq.n	8002ffe <HAL_GPIO_Init+0x232>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8003114 <HAL_GPIO_Init+0x348>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <HAL_GPIO_Init+0x22e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a4a      	ldr	r2, [pc, #296]	@ (8003118 <HAL_GPIO_Init+0x34c>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d101      	bne.n	8002ff6 <HAL_GPIO_Init+0x22a>
 8002ff2:	2306      	movs	r3, #6
 8002ff4:	e00c      	b.n	8003010 <HAL_GPIO_Init+0x244>
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	e00a      	b.n	8003010 <HAL_GPIO_Init+0x244>
 8002ffa:	2305      	movs	r3, #5
 8002ffc:	e008      	b.n	8003010 <HAL_GPIO_Init+0x244>
 8002ffe:	2304      	movs	r3, #4
 8003000:	e006      	b.n	8003010 <HAL_GPIO_Init+0x244>
 8003002:	2303      	movs	r3, #3
 8003004:	e004      	b.n	8003010 <HAL_GPIO_Init+0x244>
 8003006:	2302      	movs	r3, #2
 8003008:	e002      	b.n	8003010 <HAL_GPIO_Init+0x244>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <HAL_GPIO_Init+0x244>
 800300e:	2300      	movs	r3, #0
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	f002 0203 	and.w	r2, r2, #3
 8003016:	0092      	lsls	r2, r2, #2
 8003018:	4093      	lsls	r3, r2
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003020:	4937      	ldr	r1, [pc, #220]	@ (8003100 <HAL_GPIO_Init+0x334>)
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	089b      	lsrs	r3, r3, #2
 8003026:	3302      	adds	r3, #2
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800302e:	4b3b      	ldr	r3, [pc, #236]	@ (800311c <HAL_GPIO_Init+0x350>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	43db      	mvns	r3, r3
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4013      	ands	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003052:	4a32      	ldr	r2, [pc, #200]	@ (800311c <HAL_GPIO_Init+0x350>)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003058:	4b30      	ldr	r3, [pc, #192]	@ (800311c <HAL_GPIO_Init+0x350>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	43db      	mvns	r3, r3
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4013      	ands	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4313      	orrs	r3, r2
 800307a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800307c:	4a27      	ldr	r2, [pc, #156]	@ (800311c <HAL_GPIO_Init+0x350>)
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003082:	4b26      	ldr	r3, [pc, #152]	@ (800311c <HAL_GPIO_Init+0x350>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030a6:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_GPIO_Init+0x350>)
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80030ac:	4b1b      	ldr	r3, [pc, #108]	@ (800311c <HAL_GPIO_Init+0x350>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	4013      	ands	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80030c8:	693a      	ldr	r2, [r7, #16]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030d0:	4a12      	ldr	r2, [pc, #72]	@ (800311c <HAL_GPIO_Init+0x350>)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	3301      	adds	r3, #1
 80030da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	fa22 f303 	lsr.w	r3, r2, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f47f ae78 	bne.w	8002ddc <HAL_GPIO_Init+0x10>
  }
}
 80030ec:	bf00      	nop
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000
 8003100:	40010000 	.word	0x40010000
 8003104:	48000400 	.word	0x48000400
 8003108:	48000800 	.word	0x48000800
 800310c:	48000c00 	.word	0x48000c00
 8003110:	48001000 	.word	0x48001000
 8003114:	48001400 	.word	0x48001400
 8003118:	48001800 	.word	0x48001800
 800311c:	40010400 	.word	0x40010400

08003120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	807b      	strh	r3, [r7, #2]
 800312c:	4613      	mov	r3, r2
 800312e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003130:	787b      	ldrb	r3, [r7, #1]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003136:	887a      	ldrh	r2, [r7, #2]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800313c:	e002      	b.n	8003144 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e08d      	b.n	800327e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d106      	bne.n	800317c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7fe fc18 	bl	80019ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2224      	movs	r2, #36	@ 0x24
 8003180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0201 	bic.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d107      	bne.n	80031ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031c6:	609a      	str	r2, [r3, #8]
 80031c8:	e006      	b.n	80031d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80031d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d108      	bne.n	80031f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ee:	605a      	str	r2, [r3, #4]
 80031f0:	e007      	b.n	8003202 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003200:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003210:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003214:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003224:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	691a      	ldr	r2, [r3, #16]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69d9      	ldr	r1, [r3, #28]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1a      	ldr	r2, [r3, #32]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 0201 	orr.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2220      	movs	r2, #32
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af02      	add	r7, sp, #8
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	607a      	str	r2, [r7, #4]
 8003292:	461a      	mov	r2, r3
 8003294:	460b      	mov	r3, r1
 8003296:	817b      	strh	r3, [r7, #10]
 8003298:	4613      	mov	r3, r2
 800329a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	f040 80fd 	bne.w	80034a4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <HAL_I2C_Master_Transmit+0x30>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e0f6      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032c0:	f7fe fe22 	bl	8001f08 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	2319      	movs	r3, #25
 80032cc:	2201      	movs	r2, #1
 80032ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f914 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e0e1      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2221      	movs	r2, #33	@ 0x21
 80032e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2210      	movs	r2, #16
 80032ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	893a      	ldrh	r2, [r7, #8]
 8003302:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330e:	b29b      	uxth	r3, r3
 8003310:	2bff      	cmp	r3, #255	@ 0xff
 8003312:	d906      	bls.n	8003322 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	22ff      	movs	r2, #255	@ 0xff
 8003318:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800331a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800331e:	617b      	str	r3, [r7, #20]
 8003320:	e007      	b.n	8003332 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003326:	b29a      	uxth	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800332c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003330:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003336:	2b00      	cmp	r3, #0
 8003338:	d024      	beq.n	8003384 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	781a      	ldrb	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	1c5a      	adds	r2, r3, #1
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336e:	b2db      	uxtb	r3, r3
 8003370:	3301      	adds	r3, #1
 8003372:	b2da      	uxtb	r2, r3
 8003374:	8979      	ldrh	r1, [r7, #10]
 8003376:	4b4e      	ldr	r3, [pc, #312]	@ (80034b0 <HAL_I2C_Master_Transmit+0x228>)
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fa83 	bl	8003888 <I2C_TransferConfig>
 8003382:	e066      	b.n	8003452 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003388:	b2da      	uxtb	r2, r3
 800338a:	8979      	ldrh	r1, [r7, #10]
 800338c:	4b48      	ldr	r3, [pc, #288]	@ (80034b0 <HAL_I2C_Master_Transmit+0x228>)
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 fa78 	bl	8003888 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003398:	e05b      	b.n	8003452 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	6a39      	ldr	r1, [r7, #32]
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f000 f907 	bl	80035b2 <I2C_WaitOnTXISFlagUntilTimeout>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e07b      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b2:	781a      	ldrb	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d6:	3b01      	subs	r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d034      	beq.n	8003452 <HAL_I2C_Master_Transmit+0x1ca>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d130      	bne.n	8003452 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	2200      	movs	r2, #0
 80033f8:	2180      	movs	r1, #128	@ 0x80
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f880 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e04d      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	2bff      	cmp	r3, #255	@ 0xff
 8003412:	d90e      	bls.n	8003432 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	22ff      	movs	r2, #255	@ 0xff
 8003418:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	b2da      	uxtb	r2, r3
 8003420:	8979      	ldrh	r1, [r7, #10]
 8003422:	2300      	movs	r3, #0
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 fa2c 	bl	8003888 <I2C_TransferConfig>
 8003430:	e00f      	b.n	8003452 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	b2da      	uxtb	r2, r3
 8003442:	8979      	ldrh	r1, [r7, #10]
 8003444:	2300      	movs	r3, #0
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fa1b 	bl	8003888 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b00      	cmp	r3, #0
 800345a:	d19e      	bne.n	800339a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	6a39      	ldr	r1, [r7, #32]
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f8ed 	bl	8003640 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e01a      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2220      	movs	r2, #32
 8003476:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6859      	ldr	r1, [r3, #4]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <HAL_I2C_Master_Transmit+0x22c>)
 8003484:	400b      	ands	r3, r1
 8003486:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2220      	movs	r2, #32
 800348c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e000      	b.n	80034a6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80034a4:	2302      	movs	r3, #2
  }
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	80002000 	.word	0x80002000
 80034b4:	fe00e800 	.word	0xfe00e800

080034b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d103      	bne.n	80034d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2200      	movs	r2, #0
 80034d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d007      	beq.n	80034f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	699a      	ldr	r2, [r3, #24]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0201 	orr.w	r2, r2, #1
 80034f2:	619a      	str	r2, [r3, #24]
  }
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	4613      	mov	r3, r2
 800350e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003510:	e03b      	b.n	800358a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	6839      	ldr	r1, [r7, #0]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f8d6 	bl	80036c8 <I2C_IsErrorOccurred>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e041      	b.n	80035aa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352c:	d02d      	beq.n	800358a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800352e:	f7fe fceb 	bl	8001f08 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d302      	bcc.n	8003544 <I2C_WaitOnFlagUntilTimeout+0x44>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d122      	bne.n	800358a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	4013      	ands	r3, r2
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	429a      	cmp	r2, r3
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	461a      	mov	r2, r3
 800355c:	79fb      	ldrb	r3, [r7, #7]
 800355e:	429a      	cmp	r2, r3
 8003560:	d113      	bne.n	800358a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e00f      	b.n	80035aa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699a      	ldr	r2, [r3, #24]
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	4013      	ands	r3, r2
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	429a      	cmp	r2, r3
 8003598:	bf0c      	ite	eq
 800359a:	2301      	moveq	r3, #1
 800359c:	2300      	movne	r3, #0
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	461a      	mov	r2, r3
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d0b4      	beq.n	8003512 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b084      	sub	sp, #16
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	60f8      	str	r0, [r7, #12]
 80035ba:	60b9      	str	r1, [r7, #8]
 80035bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035be:	e033      	b.n	8003628 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	68b9      	ldr	r1, [r7, #8]
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 f87f 	bl	80036c8 <I2C_IsErrorOccurred>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e031      	b.n	8003638 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035da:	d025      	beq.n	8003628 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035dc:	f7fe fc94 	bl	8001f08 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d302      	bcc.n	80035f2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d11a      	bne.n	8003628 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d013      	beq.n	8003628 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003604:	f043 0220 	orr.w	r2, r3, #32
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e007      	b.n	8003638 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f003 0302 	and.w	r3, r3, #2
 8003632:	2b02      	cmp	r3, #2
 8003634:	d1c4      	bne.n	80035c0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800364c:	e02f      	b.n	80036ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 f838 	bl	80036c8 <I2C_IsErrorOccurred>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e02d      	b.n	80036be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003662:	f7fe fc51 	bl	8001f08 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	429a      	cmp	r2, r3
 8003670:	d302      	bcc.n	8003678 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d11a      	bne.n	80036ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f003 0320 	and.w	r3, r3, #32
 8003682:	2b20      	cmp	r3, #32
 8003684:	d013      	beq.n	80036ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368a:	f043 0220 	orr.w	r2, r3, #32
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2220      	movs	r2, #32
 8003696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e007      	b.n	80036be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d1c8      	bne.n	800364e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80036e2:	2300      	movs	r3, #0
 80036e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	f003 0310 	and.w	r3, r3, #16
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d068      	beq.n	80037c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2210      	movs	r2, #16
 80036fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036fc:	e049      	b.n	8003792 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d045      	beq.n	8003792 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7fe fbff 	bl	8001f08 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <I2C_IsErrorOccurred+0x54>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d13a      	bne.n	8003792 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003726:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800372e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800373a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800373e:	d121      	bne.n	8003784 <I2C_IsErrorOccurred+0xbc>
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003746:	d01d      	beq.n	8003784 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	2b20      	cmp	r3, #32
 800374c:	d01a      	beq.n	8003784 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800375c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800375e:	f7fe fbd3 	bl	8001f08 <HAL_GetTick>
 8003762:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003764:	e00e      	b.n	8003784 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003766:	f7fe fbcf 	bl	8001f08 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b19      	cmp	r3, #25
 8003772:	d907      	bls.n	8003784 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	f043 0320 	orr.w	r3, r3, #32
 800377a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003782:	e006      	b.n	8003792 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b20      	cmp	r3, #32
 8003790:	d1e9      	bne.n	8003766 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	2b20      	cmp	r3, #32
 800379e:	d003      	beq.n	80037a8 <I2C_IsErrorOccurred+0xe0>
 80037a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0aa      	beq.n	80036fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80037a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d103      	bne.n	80037b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2220      	movs	r2, #32
 80037b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	f043 0304 	orr.w	r3, r3, #4
 80037be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	f043 0308 	orr.w	r3, r3, #8
 8003800:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800380a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00b      	beq.n	8003834 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800381c:	6a3b      	ldr	r3, [r7, #32]
 800381e:	f043 0302 	orr.w	r3, r3, #2
 8003822:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800382c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003838:	2b00      	cmp	r3, #0
 800383a:	d01c      	beq.n	8003876 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800383c:	68f8      	ldr	r0, [r7, #12]
 800383e:	f7ff fe3b 	bl	80034b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6859      	ldr	r1, [r3, #4]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	4b0d      	ldr	r3, [pc, #52]	@ (8003884 <I2C_IsErrorOccurred+0x1bc>)
 800384e:	400b      	ands	r3, r1
 8003850:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003856:	6a3b      	ldr	r3, [r7, #32]
 8003858:	431a      	orrs	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2220      	movs	r2, #32
 8003862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003876:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800387a:	4618      	mov	r0, r3
 800387c:	3728      	adds	r7, #40	@ 0x28
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	fe00e800 	.word	0xfe00e800

08003888 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003888:	b480      	push	{r7}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	607b      	str	r3, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	817b      	strh	r3, [r7, #10]
 8003896:	4613      	mov	r3, r2
 8003898:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800389a:	897b      	ldrh	r3, [r7, #10]
 800389c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80038a0:	7a7b      	ldrb	r3, [r7, #9]
 80038a2:	041b      	lsls	r3, r3, #16
 80038a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038a8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038b6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	0d5b      	lsrs	r3, r3, #21
 80038c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80038c6:	4b08      	ldr	r3, [pc, #32]	@ (80038e8 <I2C_TransferConfig+0x60>)
 80038c8:	430b      	orrs	r3, r1
 80038ca:	43db      	mvns	r3, r3
 80038cc:	ea02 0103 	and.w	r1, r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	430a      	orrs	r2, r1
 80038d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80038da:	bf00      	nop
 80038dc:	371c      	adds	r7, #28
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	03ff63ff 	.word	0x03ff63ff

080038ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d138      	bne.n	8003974 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800390c:	2302      	movs	r3, #2
 800390e:	e032      	b.n	8003976 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2224      	movs	r2, #36	@ 0x24
 800391c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0201 	bic.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800393e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6819      	ldr	r1, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003970:	2300      	movs	r3, #0
 8003972:	e000      	b.n	8003976 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003974:	2302      	movs	r3, #2
  }
}
 8003976:	4618      	mov	r0, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003982:	b480      	push	{r7}
 8003984:	b085      	sub	sp, #20
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b20      	cmp	r3, #32
 8003996:	d139      	bne.n	8003a0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e033      	b.n	8003a0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2224      	movs	r2, #36	@ 0x24
 80039b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0201 	bic.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	021b      	lsls	r3, r3, #8
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	4313      	orrs	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e000      	b.n	8003a0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a0c:	2302      	movs	r3, #2
  }
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
	...

08003a1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40007000 	.word	0x40007000

08003a38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a46:	d130      	bne.n	8003aaa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a48:	4b23      	ldr	r3, [pc, #140]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a54:	d038      	beq.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a66:	4b1d      	ldr	r3, [pc, #116]	@ (8003adc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2232      	movs	r2, #50	@ 0x32
 8003a6c:	fb02 f303 	mul.w	r3, r2, r3
 8003a70:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a72:	fba2 2303 	umull	r2, r3, r2, r3
 8003a76:	0c9b      	lsrs	r3, r3, #18
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a7c:	e002      	b.n	8003a84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a84:	4b14      	ldr	r3, [pc, #80]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a90:	d102      	bne.n	8003a98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1f2      	bne.n	8003a7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aa4:	d110      	bne.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e00f      	b.n	8003aca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ab6:	d007      	beq.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ab8:	4b07      	ldr	r3, [pc, #28]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ac0:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ac6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3714      	adds	r7, #20
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40007000 	.word	0x40007000
 8003adc:	20000010 	.word	0x20000010
 8003ae0:	431bde83 	.word	0x431bde83

08003ae4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b088      	sub	sp, #32
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e3ca      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003af6:	4b97      	ldr	r3, [pc, #604]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 030c 	and.w	r3, r3, #12
 8003afe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b00:	4b94      	ldr	r3, [pc, #592]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0310 	and.w	r3, r3, #16
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 80e4 	beq.w	8003ce0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d007      	beq.n	8003b2e <HAL_RCC_OscConfig+0x4a>
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	2b0c      	cmp	r3, #12
 8003b22:	f040 808b 	bne.w	8003c3c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	f040 8087 	bne.w	8003c3c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b2e:	4b89      	ldr	r3, [pc, #548]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_RCC_OscConfig+0x62>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e3a2      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1a      	ldr	r2, [r3, #32]
 8003b4a:	4b82      	ldr	r3, [pc, #520]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d004      	beq.n	8003b60 <HAL_RCC_OscConfig+0x7c>
 8003b56:	4b7f      	ldr	r3, [pc, #508]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b5e:	e005      	b.n	8003b6c <HAL_RCC_OscConfig+0x88>
 8003b60:	4b7c      	ldr	r3, [pc, #496]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d223      	bcs.n	8003bb8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 fd87 	bl	8004688 <RCC_SetFlashLatencyFromMSIRange>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e383      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b84:	4b73      	ldr	r3, [pc, #460]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a72      	ldr	r2, [pc, #456]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b8a:	f043 0308 	orr.w	r3, r3, #8
 8003b8e:	6013      	str	r3, [r2, #0]
 8003b90:	4b70      	ldr	r3, [pc, #448]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	496d      	ldr	r1, [pc, #436]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ba2:	4b6c      	ldr	r3, [pc, #432]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	4968      	ldr	r1, [pc, #416]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	604b      	str	r3, [r1, #4]
 8003bb6:	e025      	b.n	8003c04 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bb8:	4b66      	ldr	r3, [pc, #408]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a65      	ldr	r2, [pc, #404]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bbe:	f043 0308 	orr.w	r3, r3, #8
 8003bc2:	6013      	str	r3, [r2, #0]
 8003bc4:	4b63      	ldr	r3, [pc, #396]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	4960      	ldr	r1, [pc, #384]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bd6:	4b5f      	ldr	r3, [pc, #380]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	021b      	lsls	r3, r3, #8
 8003be4:	495b      	ldr	r1, [pc, #364]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d109      	bne.n	8003c04 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a1b      	ldr	r3, [r3, #32]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fd47 	bl	8004688 <RCC_SetFlashLatencyFromMSIRange>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e343      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c04:	f000 fc4a 	bl	800449c <HAL_RCC_GetSysClockFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b52      	ldr	r3, [pc, #328]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	091b      	lsrs	r3, r3, #4
 8003c10:	f003 030f 	and.w	r3, r3, #15
 8003c14:	4950      	ldr	r1, [pc, #320]	@ (8003d58 <HAL_RCC_OscConfig+0x274>)
 8003c16:	5ccb      	ldrb	r3, [r1, r3]
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c20:	4a4e      	ldr	r2, [pc, #312]	@ (8003d5c <HAL_RCC_OscConfig+0x278>)
 8003c22:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c24:	4b4e      	ldr	r3, [pc, #312]	@ (8003d60 <HAL_RCC_OscConfig+0x27c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fd ffcb 	bl	8001bc4 <HAL_InitTick>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d052      	beq.n	8003cde <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	e327      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d032      	beq.n	8003caa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c44:	4b43      	ldr	r3, [pc, #268]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a42      	ldr	r2, [pc, #264]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c4a:	f043 0301 	orr.w	r3, r3, #1
 8003c4e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c50:	f7fe f95a 	bl	8001f08 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c58:	f7fe f956 	bl	8001f08 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e310      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c6a:	4b3a      	ldr	r3, [pc, #232]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0f0      	beq.n	8003c58 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c76:	4b37      	ldr	r3, [pc, #220]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a36      	ldr	r2, [pc, #216]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c7c:	f043 0308 	orr.w	r3, r3, #8
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	4b34      	ldr	r3, [pc, #208]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	4931      	ldr	r1, [pc, #196]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c94:	4b2f      	ldr	r3, [pc, #188]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	021b      	lsls	r3, r3, #8
 8003ca2:	492c      	ldr	r1, [pc, #176]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]
 8003ca8:	e01a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003caa:	4b2a      	ldr	r3, [pc, #168]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a29      	ldr	r2, [pc, #164]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003cb0:	f023 0301 	bic.w	r3, r3, #1
 8003cb4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cb6:	f7fe f927 	bl	8001f08 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cbe:	f7fe f923 	bl	8001f08 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e2dd      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cd0:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0302 	and.w	r3, r3, #2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1f0      	bne.n	8003cbe <HAL_RCC_OscConfig+0x1da>
 8003cdc:	e000      	b.n	8003ce0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cde:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d074      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d005      	beq.n	8003cfe <HAL_RCC_OscConfig+0x21a>
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b0c      	cmp	r3, #12
 8003cf6:	d10e      	bne.n	8003d16 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d10b      	bne.n	8003d16 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfe:	4b15      	ldr	r3, [pc, #84]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d064      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x2f0>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d160      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e2ba      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x24a>
 8003d20:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0b      	ldr	r2, [pc, #44]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	e026      	b.n	8003d7c <HAL_RCC_OscConfig+0x298>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d36:	d115      	bne.n	8003d64 <HAL_RCC_OscConfig+0x280>
 8003d38:	4b06      	ldr	r3, [pc, #24]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a05      	ldr	r2, [pc, #20]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d3e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	4b03      	ldr	r3, [pc, #12]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a02      	ldr	r2, [pc, #8]	@ (8003d54 <HAL_RCC_OscConfig+0x270>)
 8003d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d4e:	6013      	str	r3, [r2, #0]
 8003d50:	e014      	b.n	8003d7c <HAL_RCC_OscConfig+0x298>
 8003d52:	bf00      	nop
 8003d54:	40021000 	.word	0x40021000
 8003d58:	0800a90c 	.word	0x0800a90c
 8003d5c:	20000010 	.word	0x20000010
 8003d60:	20000014 	.word	0x20000014
 8003d64:	4ba0      	ldr	r3, [pc, #640]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a9f      	ldr	r2, [pc, #636]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d6e:	6013      	str	r3, [r2, #0]
 8003d70:	4b9d      	ldr	r3, [pc, #628]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d013      	beq.n	8003dac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe f8c0 	bl	8001f08 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d8c:	f7fe f8bc 	bl	8001f08 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b64      	cmp	r3, #100	@ 0x64
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e276      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d9e:	4b92      	ldr	r3, [pc, #584]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x2a8>
 8003daa:	e014      	b.n	8003dd6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dac:	f7fe f8ac 	bl	8001f08 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db4:	f7fe f8a8 	bl	8001f08 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	@ 0x64
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e262      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dc6:	4b88      	ldr	r3, [pc, #544]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x2d0>
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d060      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d005      	beq.n	8003df4 <HAL_RCC_OscConfig+0x310>
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	2b0c      	cmp	r3, #12
 8003dec:	d119      	bne.n	8003e22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d116      	bne.n	8003e22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df4:	4b7c      	ldr	r3, [pc, #496]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <HAL_RCC_OscConfig+0x328>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e23f      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0c:	4b76      	ldr	r3, [pc, #472]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	061b      	lsls	r3, r3, #24
 8003e1a:	4973      	ldr	r1, [pc, #460]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e20:	e040      	b.n	8003ea4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d023      	beq.n	8003e72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e2a:	4b6f      	ldr	r3, [pc, #444]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e36:	f7fe f867 	bl	8001f08 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e3e:	f7fe f863 	bl	8001f08 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e21d      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e50:	4b65      	ldr	r3, [pc, #404]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0f0      	beq.n	8003e3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5c:	4b62      	ldr	r3, [pc, #392]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	061b      	lsls	r3, r3, #24
 8003e6a:	495f      	ldr	r1, [pc, #380]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	604b      	str	r3, [r1, #4]
 8003e70:	e018      	b.n	8003ea4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e72:	4b5d      	ldr	r3, [pc, #372]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a5c      	ldr	r2, [pc, #368]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7e:	f7fe f843 	bl	8001f08 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e84:	e008      	b.n	8003e98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e86:	f7fe f83f 	bl	8001f08 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e1f9      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e98:	4b53      	ldr	r3, [pc, #332]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1f0      	bne.n	8003e86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0308 	and.w	r3, r3, #8
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d03c      	beq.n	8003f2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d01c      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec8:	f7fe f81e 	bl	8001f08 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed0:	f7fe f81a 	bl	8001f08 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e1d4      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ee2:	4b41      	ldr	r3, [pc, #260]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0ef      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x3ec>
 8003ef0:	e01b      	b.n	8003f2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef8:	4a3b      	ldr	r2, [pc, #236]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003efa:	f023 0301 	bic.w	r3, r3, #1
 8003efe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f02:	f7fe f801 	bl	8001f08 <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f08:	e008      	b.n	8003f1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f0a:	f7fd fffd 	bl	8001f08 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e1b7      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f1c:	4b32      	ldr	r3, [pc, #200]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d1ef      	bne.n	8003f0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 80a6 	beq.w	8004084 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10d      	bne.n	8003f64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f48:	4b27      	ldr	r3, [pc, #156]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4c:	4a26      	ldr	r2, [pc, #152]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f54:	4b24      	ldr	r3, [pc, #144]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f5c:	60bb      	str	r3, [r7, #8]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f60:	2301      	movs	r3, #1
 8003f62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f64:	4b21      	ldr	r3, [pc, #132]	@ (8003fec <HAL_RCC_OscConfig+0x508>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d118      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f70:	4b1e      	ldr	r3, [pc, #120]	@ (8003fec <HAL_RCC_OscConfig+0x508>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a1d      	ldr	r2, [pc, #116]	@ (8003fec <HAL_RCC_OscConfig+0x508>)
 8003f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f7c:	f7fd ffc4 	bl	8001f08 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f84:	f7fd ffc0 	bl	8001f08 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e17a      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f96:	4b15      	ldr	r3, [pc, #84]	@ (8003fec <HAL_RCC_OscConfig+0x508>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d108      	bne.n	8003fbc <HAL_RCC_OscConfig+0x4d8>
 8003faa:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fba:	e029      	b.n	8004010 <HAL_RCC_OscConfig+0x52c>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	2b05      	cmp	r3, #5
 8003fc2:	d115      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x50c>
 8003fc4:	4b08      	ldr	r3, [pc, #32]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fca:	4a07      	ldr	r2, [pc, #28]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fcc:	f043 0304 	orr.w	r3, r3, #4
 8003fd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fd4:	4b04      	ldr	r3, [pc, #16]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fda:	4a03      	ldr	r2, [pc, #12]	@ (8003fe8 <HAL_RCC_OscConfig+0x504>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fe4:	e014      	b.n	8004010 <HAL_RCC_OscConfig+0x52c>
 8003fe6:	bf00      	nop
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40007000 	.word	0x40007000
 8003ff0:	4b9c      	ldr	r3, [pc, #624]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8003ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff6:	4a9b      	ldr	r2, [pc, #620]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8003ff8:	f023 0301 	bic.w	r3, r3, #1
 8003ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004000:	4b98      	ldr	r3, [pc, #608]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004006:	4a97      	ldr	r2, [pc, #604]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004008:	f023 0304 	bic.w	r3, r3, #4
 800400c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d016      	beq.n	8004046 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004018:	f7fd ff76 	bl	8001f08 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004020:	f7fd ff72 	bl	8001f08 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e12a      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004036:	4b8b      	ldr	r3, [pc, #556]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0ed      	beq.n	8004020 <HAL_RCC_OscConfig+0x53c>
 8004044:	e015      	b.n	8004072 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004046:	f7fd ff5f 	bl	8001f08 <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800404c:	e00a      	b.n	8004064 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404e:	f7fd ff5b 	bl	8001f08 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800405c:	4293      	cmp	r3, r2
 800405e:	d901      	bls.n	8004064 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e113      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004064:	4b7f      	ldr	r3, [pc, #508]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1ed      	bne.n	800404e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004072:	7ffb      	ldrb	r3, [r7, #31]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d105      	bne.n	8004084 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004078:	4b7a      	ldr	r3, [pc, #488]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 800407a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407c:	4a79      	ldr	r2, [pc, #484]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 800407e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004082:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 80fe 	beq.w	800428a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004092:	2b02      	cmp	r3, #2
 8004094:	f040 80d0 	bne.w	8004238 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004098:	4b72      	ldr	r3, [pc, #456]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f003 0203 	and.w	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d130      	bne.n	800410e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b6:	3b01      	subs	r3, #1
 80040b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d127      	bne.n	800410e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d11f      	bne.n	800410e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040d8:	2a07      	cmp	r2, #7
 80040da:	bf14      	ite	ne
 80040dc:	2201      	movne	r2, #1
 80040de:	2200      	moveq	r2, #0
 80040e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d113      	bne.n	800410e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f0:	085b      	lsrs	r3, r3, #1
 80040f2:	3b01      	subs	r3, #1
 80040f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d109      	bne.n	800410e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004104:	085b      	lsrs	r3, r3, #1
 8004106:	3b01      	subs	r3, #1
 8004108:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800410a:	429a      	cmp	r2, r3
 800410c:	d06e      	beq.n	80041ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	2b0c      	cmp	r3, #12
 8004112:	d069      	beq.n	80041e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004114:	4b53      	ldr	r3, [pc, #332]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d105      	bne.n	800412c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004120:	4b50      	ldr	r3, [pc, #320]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e0ad      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004130:	4b4c      	ldr	r3, [pc, #304]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a4b      	ldr	r2, [pc, #300]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800413a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800413c:	f7fd fee4 	bl	8001f08 <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004144:	f7fd fee0 	bl	8001f08 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e09a      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004156:	4b43      	ldr	r3, [pc, #268]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1f0      	bne.n	8004144 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004162:	4b40      	ldr	r3, [pc, #256]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	4b40      	ldr	r3, [pc, #256]	@ (8004268 <HAL_RCC_OscConfig+0x784>)
 8004168:	4013      	ands	r3, r2
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004172:	3a01      	subs	r2, #1
 8004174:	0112      	lsls	r2, r2, #4
 8004176:	4311      	orrs	r1, r2
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800417c:	0212      	lsls	r2, r2, #8
 800417e:	4311      	orrs	r1, r2
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004184:	0852      	lsrs	r2, r2, #1
 8004186:	3a01      	subs	r2, #1
 8004188:	0552      	lsls	r2, r2, #21
 800418a:	4311      	orrs	r1, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004190:	0852      	lsrs	r2, r2, #1
 8004192:	3a01      	subs	r2, #1
 8004194:	0652      	lsls	r2, r2, #25
 8004196:	4311      	orrs	r1, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800419c:	0912      	lsrs	r2, r2, #4
 800419e:	0452      	lsls	r2, r2, #17
 80041a0:	430a      	orrs	r2, r1
 80041a2:	4930      	ldr	r1, [pc, #192]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	4a2a      	ldr	r2, [pc, #168]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041c0:	f7fd fea2 	bl	8001f08 <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c6:	e008      	b.n	80041da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c8:	f7fd fe9e 	bl	8001f08 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	2b02      	cmp	r3, #2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e058      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041da:	4b22      	ldr	r3, [pc, #136]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d0f0      	beq.n	80041c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041e6:	e050      	b.n	800428a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e04f      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d148      	bne.n	800428a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a19      	ldr	r2, [pc, #100]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 80041fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004202:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004204:	4b17      	ldr	r3, [pc, #92]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4a16      	ldr	r2, [pc, #88]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 800420a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800420e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004210:	f7fd fe7a 	bl	8001f08 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004218:	f7fd fe76 	bl	8001f08 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e030      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422a:	4b0e      	ldr	r3, [pc, #56]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x734>
 8004236:	e028      	b.n	800428a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	2b0c      	cmp	r3, #12
 800423c:	d023      	beq.n	8004286 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800423e:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a08      	ldr	r2, [pc, #32]	@ (8004264 <HAL_RCC_OscConfig+0x780>)
 8004244:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424a:	f7fd fe5d 	bl	8001f08 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004250:	e00c      	b.n	800426c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004252:	f7fd fe59 	bl	8001f08 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d905      	bls.n	800426c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e013      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
 8004264:	40021000 	.word	0x40021000
 8004268:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800426c:	4b09      	ldr	r3, [pc, #36]	@ (8004294 <HAL_RCC_OscConfig+0x7b0>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ec      	bne.n	8004252 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004278:	4b06      	ldr	r3, [pc, #24]	@ (8004294 <HAL_RCC_OscConfig+0x7b0>)
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	4905      	ldr	r1, [pc, #20]	@ (8004294 <HAL_RCC_OscConfig+0x7b0>)
 800427e:	4b06      	ldr	r3, [pc, #24]	@ (8004298 <HAL_RCC_OscConfig+0x7b4>)
 8004280:	4013      	ands	r3, r2
 8004282:	60cb      	str	r3, [r1, #12]
 8004284:	e001      	b.n	800428a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e000      	b.n	800428c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3720      	adds	r7, #32
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	40021000 	.word	0x40021000
 8004298:	feeefffc 	.word	0xfeeefffc

0800429c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0e7      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042b0:	4b75      	ldr	r3, [pc, #468]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d910      	bls.n	80042e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042be:	4b72      	ldr	r3, [pc, #456]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f023 0207 	bic.w	r2, r3, #7
 80042c6:	4970      	ldr	r1, [pc, #448]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ce:	4b6e      	ldr	r3, [pc, #440]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0307 	and.w	r3, r3, #7
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d001      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e0cf      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d010      	beq.n	800430e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	4b66      	ldr	r3, [pc, #408]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d908      	bls.n	800430e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042fc:	4b63      	ldr	r3, [pc, #396]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	4960      	ldr	r1, [pc, #384]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 800430a:	4313      	orrs	r3, r2
 800430c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d04c      	beq.n	80043b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b03      	cmp	r3, #3
 8004320:	d107      	bne.n	8004332 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004322:	4b5a      	ldr	r3, [pc, #360]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d121      	bne.n	8004372 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e0a6      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d107      	bne.n	800434a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800433a:	4b54      	ldr	r3, [pc, #336]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d115      	bne.n	8004372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e09a      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d107      	bne.n	8004362 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004352:	4b4e      	ldr	r3, [pc, #312]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e08e      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004362:	4b4a      	ldr	r3, [pc, #296]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e086      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004372:	4b46      	ldr	r3, [pc, #280]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f023 0203 	bic.w	r2, r3, #3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	4943      	ldr	r1, [pc, #268]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004380:	4313      	orrs	r3, r2
 8004382:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004384:	f7fd fdc0 	bl	8001f08 <HAL_GetTick>
 8004388:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800438a:	e00a      	b.n	80043a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800438c:	f7fd fdbc 	bl	8001f08 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800439a:	4293      	cmp	r3, r2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e06e      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a2:	4b3a      	ldr	r3, [pc, #232]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f003 020c 	and.w	r2, r3, #12
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d1eb      	bne.n	800438c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d010      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	4b31      	ldr	r3, [pc, #196]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d208      	bcs.n	80043e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043d0:	4b2e      	ldr	r3, [pc, #184]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	492b      	ldr	r1, [pc, #172]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043e2:	4b29      	ldr	r3, [pc, #164]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d210      	bcs.n	8004412 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f0:	4b25      	ldr	r3, [pc, #148]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f023 0207 	bic.w	r2, r3, #7
 80043f8:	4923      	ldr	r1, [pc, #140]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004400:	4b21      	ldr	r3, [pc, #132]	@ (8004488 <HAL_RCC_ClockConfig+0x1ec>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d001      	beq.n	8004412 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e036      	b.n	8004480 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0304 	and.w	r3, r3, #4
 800441a:	2b00      	cmp	r3, #0
 800441c:	d008      	beq.n	8004430 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800441e:	4b1b      	ldr	r3, [pc, #108]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	4918      	ldr	r1, [pc, #96]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 800442c:	4313      	orrs	r3, r2
 800442e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0308 	and.w	r3, r3, #8
 8004438:	2b00      	cmp	r3, #0
 800443a:	d009      	beq.n	8004450 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800443c:	4b13      	ldr	r3, [pc, #76]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4910      	ldr	r1, [pc, #64]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 800444c:	4313      	orrs	r3, r2
 800444e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004450:	f000 f824 	bl	800449c <HAL_RCC_GetSysClockFreq>
 8004454:	4602      	mov	r2, r0
 8004456:	4b0d      	ldr	r3, [pc, #52]	@ (800448c <HAL_RCC_ClockConfig+0x1f0>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	091b      	lsrs	r3, r3, #4
 800445c:	f003 030f 	and.w	r3, r3, #15
 8004460:	490b      	ldr	r1, [pc, #44]	@ (8004490 <HAL_RCC_ClockConfig+0x1f4>)
 8004462:	5ccb      	ldrb	r3, [r1, r3]
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	fa22 f303 	lsr.w	r3, r2, r3
 800446c:	4a09      	ldr	r2, [pc, #36]	@ (8004494 <HAL_RCC_ClockConfig+0x1f8>)
 800446e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004470:	4b09      	ldr	r3, [pc, #36]	@ (8004498 <HAL_RCC_ClockConfig+0x1fc>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7fd fba5 	bl	8001bc4 <HAL_InitTick>
 800447a:	4603      	mov	r3, r0
 800447c:	72fb      	strb	r3, [r7, #11]

  return status;
 800447e:	7afb      	ldrb	r3, [r7, #11]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	40022000 	.word	0x40022000
 800448c:	40021000 	.word	0x40021000
 8004490:	0800a90c 	.word	0x0800a90c
 8004494:	20000010 	.word	0x20000010
 8004498:	20000014 	.word	0x20000014

0800449c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800449c:	b480      	push	{r7}
 800449e:	b089      	sub	sp, #36	@ 0x24
 80044a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61fb      	str	r3, [r7, #28]
 80044a6:	2300      	movs	r3, #0
 80044a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044aa:	4b3e      	ldr	r3, [pc, #248]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 030c 	and.w	r3, r3, #12
 80044b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044b4:	4b3b      	ldr	r3, [pc, #236]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d005      	beq.n	80044d0 <HAL_RCC_GetSysClockFreq+0x34>
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	2b0c      	cmp	r3, #12
 80044c8:	d121      	bne.n	800450e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d11e      	bne.n	800450e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044d0:	4b34      	ldr	r3, [pc, #208]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d107      	bne.n	80044ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044dc:	4b31      	ldr	r3, [pc, #196]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e2:	0a1b      	lsrs	r3, r3, #8
 80044e4:	f003 030f 	and.w	r3, r3, #15
 80044e8:	61fb      	str	r3, [r7, #28]
 80044ea:	e005      	b.n	80044f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044ec:	4b2d      	ldr	r3, [pc, #180]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	091b      	lsrs	r3, r3, #4
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044f8:	4a2b      	ldr	r2, [pc, #172]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004500:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10d      	bne.n	8004524 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800450c:	e00a      	b.n	8004524 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	2b04      	cmp	r3, #4
 8004512:	d102      	bne.n	800451a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004514:	4b25      	ldr	r3, [pc, #148]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x110>)
 8004516:	61bb      	str	r3, [r7, #24]
 8004518:	e004      	b.n	8004524 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	2b08      	cmp	r3, #8
 800451e:	d101      	bne.n	8004524 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004520:	4b23      	ldr	r3, [pc, #140]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004522:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	2b0c      	cmp	r3, #12
 8004528:	d134      	bne.n	8004594 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800452a:	4b1e      	ldr	r3, [pc, #120]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2b02      	cmp	r3, #2
 8004538:	d003      	beq.n	8004542 <HAL_RCC_GetSysClockFreq+0xa6>
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2b03      	cmp	r3, #3
 800453e:	d003      	beq.n	8004548 <HAL_RCC_GetSysClockFreq+0xac>
 8004540:	e005      	b.n	800454e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004542:	4b1a      	ldr	r3, [pc, #104]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x110>)
 8004544:	617b      	str	r3, [r7, #20]
      break;
 8004546:	e005      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004548:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <HAL_RCC_GetSysClockFreq+0x114>)
 800454a:	617b      	str	r3, [r7, #20]
      break;
 800454c:	e002      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	617b      	str	r3, [r7, #20]
      break;
 8004552:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004554:	4b13      	ldr	r3, [pc, #76]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	091b      	lsrs	r3, r3, #4
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	3301      	adds	r3, #1
 8004560:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004562:	4b10      	ldr	r3, [pc, #64]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	0a1b      	lsrs	r3, r3, #8
 8004568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	fb03 f202 	mul.w	r2, r3, r2
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	fbb2 f3f3 	udiv	r3, r2, r3
 8004578:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800457a:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	0e5b      	lsrs	r3, r3, #25
 8004580:	f003 0303 	and.w	r3, r3, #3
 8004584:	3301      	adds	r3, #1
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004594:	69bb      	ldr	r3, [r7, #24]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3724      	adds	r7, #36	@ 0x24
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	40021000 	.word	0x40021000
 80045a8:	0800a924 	.word	0x0800a924
 80045ac:	00f42400 	.word	0x00f42400
 80045b0:	007a1200 	.word	0x007a1200

080045b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045b8:	4b03      	ldr	r3, [pc, #12]	@ (80045c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ba:	681b      	ldr	r3, [r3, #0]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	20000010 	.word	0x20000010

080045cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80045d0:	f7ff fff0 	bl	80045b4 <HAL_RCC_GetHCLKFreq>
 80045d4:	4602      	mov	r2, r0
 80045d6:	4b06      	ldr	r3, [pc, #24]	@ (80045f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	0a1b      	lsrs	r3, r3, #8
 80045dc:	f003 0307 	and.w	r3, r3, #7
 80045e0:	4904      	ldr	r1, [pc, #16]	@ (80045f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	f003 031f 	and.w	r3, r3, #31
 80045e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40021000 	.word	0x40021000
 80045f4:	0800a91c 	.word	0x0800a91c

080045f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80045fc:	f7ff ffda 	bl	80045b4 <HAL_RCC_GetHCLKFreq>
 8004600:	4602      	mov	r2, r0
 8004602:	4b06      	ldr	r3, [pc, #24]	@ (800461c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	0adb      	lsrs	r3, r3, #11
 8004608:	f003 0307 	and.w	r3, r3, #7
 800460c:	4904      	ldr	r1, [pc, #16]	@ (8004620 <HAL_RCC_GetPCLK2Freq+0x28>)
 800460e:	5ccb      	ldrb	r3, [r1, r3]
 8004610:	f003 031f 	and.w	r3, r3, #31
 8004614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004618:	4618      	mov	r0, r3
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40021000 	.word	0x40021000
 8004620:	0800a91c 	.word	0x0800a91c

08004624 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	220f      	movs	r2, #15
 8004632:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004634:	4b12      	ldr	r3, [pc, #72]	@ (8004680 <HAL_RCC_GetClockConfig+0x5c>)
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f003 0203 	and.w	r2, r3, #3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004640:	4b0f      	ldr	r3, [pc, #60]	@ (8004680 <HAL_RCC_GetClockConfig+0x5c>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800464c:	4b0c      	ldr	r3, [pc, #48]	@ (8004680 <HAL_RCC_GetClockConfig+0x5c>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004658:	4b09      	ldr	r3, [pc, #36]	@ (8004680 <HAL_RCC_GetClockConfig+0x5c>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	08db      	lsrs	r3, r3, #3
 800465e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004666:	4b07      	ldr	r3, [pc, #28]	@ (8004684 <HAL_RCC_GetClockConfig+0x60>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0207 	and.w	r2, r3, #7
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	601a      	str	r2, [r3, #0]
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40021000 	.word	0x40021000
 8004684:	40022000 	.word	0x40022000

08004688 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004690:	2300      	movs	r3, #0
 8004692:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004694:	4b2a      	ldr	r3, [pc, #168]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046a0:	f7ff f9bc 	bl	8003a1c <HAL_PWREx_GetVoltageRange>
 80046a4:	6178      	str	r0, [r7, #20]
 80046a6:	e014      	b.n	80046d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046a8:	4b25      	ldr	r3, [pc, #148]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ac:	4a24      	ldr	r2, [pc, #144]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80046b4:	4b22      	ldr	r3, [pc, #136]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046c0:	f7ff f9ac 	bl	8003a1c <HAL_PWREx_GetVoltageRange>
 80046c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046d8:	d10b      	bne.n	80046f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b80      	cmp	r3, #128	@ 0x80
 80046de:	d919      	bls.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80046e4:	d902      	bls.n	80046ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046e6:	2302      	movs	r3, #2
 80046e8:	613b      	str	r3, [r7, #16]
 80046ea:	e013      	b.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046ec:	2301      	movs	r3, #1
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	e010      	b.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b80      	cmp	r3, #128	@ 0x80
 80046f6:	d902      	bls.n	80046fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046f8:	2303      	movs	r3, #3
 80046fa:	613b      	str	r3, [r7, #16]
 80046fc:	e00a      	b.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b80      	cmp	r3, #128	@ 0x80
 8004702:	d102      	bne.n	800470a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004704:	2302      	movs	r3, #2
 8004706:	613b      	str	r3, [r7, #16]
 8004708:	e004      	b.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2b70      	cmp	r3, #112	@ 0x70
 800470e:	d101      	bne.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004710:	2301      	movs	r3, #1
 8004712:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004714:	4b0b      	ldr	r3, [pc, #44]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f023 0207 	bic.w	r2, r3, #7
 800471c:	4909      	ldr	r1, [pc, #36]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004724:	4b07      	ldr	r3, [pc, #28]	@ (8004744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	429a      	cmp	r2, r3
 8004730:	d001      	beq.n	8004736 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e000      	b.n	8004738 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40021000 	.word	0x40021000
 8004744:	40022000 	.word	0x40022000

08004748 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004750:	2300      	movs	r3, #0
 8004752:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004754:	2300      	movs	r3, #0
 8004756:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004760:	2b00      	cmp	r3, #0
 8004762:	d041      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004768:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800476c:	d02a      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800476e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004772:	d824      	bhi.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004774:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004778:	d008      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800477a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800477e:	d81e      	bhi.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00a      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004788:	d010      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800478a:	e018      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800478c:	4b86      	ldr	r3, [pc, #536]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	4a85      	ldr	r2, [pc, #532]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004796:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004798:	e015      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	3304      	adds	r3, #4
 800479e:	2100      	movs	r1, #0
 80047a0:	4618      	mov	r0, r3
 80047a2:	f000 fabb 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 80047a6:	4603      	mov	r3, r0
 80047a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047aa:	e00c      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3320      	adds	r3, #32
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fba6 	bl	8004f04 <RCCEx_PLLSAI2_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047bc:	e003      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	74fb      	strb	r3, [r7, #19]
      break;
 80047c2:	e000      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80047c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047c6:	7cfb      	ldrb	r3, [r7, #19]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10b      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047cc:	4b76      	ldr	r3, [pc, #472]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047da:	4973      	ldr	r1, [pc, #460]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80047e2:	e001      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e4:	7cfb      	ldrb	r3, [r7, #19]
 80047e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d041      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80047fc:	d02a      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80047fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004802:	d824      	bhi.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004804:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004808:	d008      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800480a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800480e:	d81e      	bhi.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00a      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004818:	d010      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800481a:	e018      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800481c:	4b62      	ldr	r3, [pc, #392]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	4a61      	ldr	r2, [pc, #388]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004826:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004828:	e015      	b.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3304      	adds	r3, #4
 800482e:	2100      	movs	r1, #0
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fa73 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 8004836:	4603      	mov	r3, r0
 8004838:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800483a:	e00c      	b.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	3320      	adds	r3, #32
 8004840:	2100      	movs	r1, #0
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fb5e 	bl	8004f04 <RCCEx_PLLSAI2_Config>
 8004848:	4603      	mov	r3, r0
 800484a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800484c:	e003      	b.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	74fb      	strb	r3, [r7, #19]
      break;
 8004852:	e000      	b.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004856:	7cfb      	ldrb	r3, [r7, #19]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10b      	bne.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800485c:	4b52      	ldr	r3, [pc, #328]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800485e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004862:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486a:	494f      	ldr	r1, [pc, #316]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800486c:	4313      	orrs	r3, r2
 800486e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004872:	e001      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004874:	7cfb      	ldrb	r3, [r7, #19]
 8004876:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 80a0 	beq.w	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004886:	2300      	movs	r3, #0
 8004888:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800488a:	4b47      	ldr	r3, [pc, #284]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800488c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800488e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800489a:	2300      	movs	r3, #0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00d      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048a0:	4b41      	ldr	r3, [pc, #260]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a4:	4a40      	ldr	r2, [pc, #256]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ac:	4b3e      	ldr	r3, [pc, #248]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b4:	60bb      	str	r3, [r7, #8]
 80048b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b8:	2301      	movs	r3, #1
 80048ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048bc:	4b3b      	ldr	r3, [pc, #236]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a3a      	ldr	r2, [pc, #232]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048c8:	f7fd fb1e 	bl	8001f08 <HAL_GetTick>
 80048cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048ce:	e009      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d0:	f7fd fb1a 	bl	8001f08 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d902      	bls.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	74fb      	strb	r3, [r7, #19]
        break;
 80048e2:	e005      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80048e4:	4b31      	ldr	r3, [pc, #196]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d0ef      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80048f0:	7cfb      	ldrb	r3, [r7, #19]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d15c      	bne.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048f6:	4b2c      	ldr	r3, [pc, #176]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004900:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01f      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	429a      	cmp	r2, r3
 8004912:	d019      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004914:	4b24      	ldr	r3, [pc, #144]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800491a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800491e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004920:	4b21      	ldr	r3, [pc, #132]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004926:	4a20      	ldr	r2, [pc, #128]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800492c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004930:	4b1d      	ldr	r3, [pc, #116]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004936:	4a1c      	ldr	r2, [pc, #112]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800493c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004940:	4a19      	ldr	r2, [pc, #100]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004952:	f7fd fad9 	bl	8001f08 <HAL_GetTick>
 8004956:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004958:	e00b      	b.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495a:	f7fd fad5 	bl	8001f08 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004968:	4293      	cmp	r3, r2
 800496a:	d902      	bls.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	74fb      	strb	r3, [r7, #19]
            break;
 8004970:	e006      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004972:	4b0d      	ldr	r3, [pc, #52]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d0ec      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004980:	7cfb      	ldrb	r3, [r7, #19]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10c      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004986:	4b08      	ldr	r3, [pc, #32]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004996:	4904      	ldr	r1, [pc, #16]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800499e:	e009      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049a0:	7cfb      	ldrb	r3, [r7, #19]
 80049a2:	74bb      	strb	r3, [r7, #18]
 80049a4:	e006      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80049a6:	bf00      	nop
 80049a8:	40021000 	.word	0x40021000
 80049ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b0:	7cfb      	ldrb	r3, [r7, #19]
 80049b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049b4:	7c7b      	ldrb	r3, [r7, #17]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d105      	bne.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ba:	4b9e      	ldr	r3, [pc, #632]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049be:	4a9d      	ldr	r2, [pc, #628]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00a      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049d2:	4b98      	ldr	r3, [pc, #608]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d8:	f023 0203 	bic.w	r2, r3, #3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e0:	4994      	ldr	r1, [pc, #592]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00a      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049f4:	4b8f      	ldr	r3, [pc, #572]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f023 020c 	bic.w	r2, r3, #12
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a02:	498c      	ldr	r1, [pc, #560]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00a      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a16:	4b87      	ldr	r3, [pc, #540]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a24:	4983      	ldr	r1, [pc, #524]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0308 	and.w	r3, r3, #8
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00a      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a38:	4b7e      	ldr	r3, [pc, #504]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a46:	497b      	ldr	r1, [pc, #492]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0310 	and.w	r3, r3, #16
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00a      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a5a:	4b76      	ldr	r3, [pc, #472]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a68:	4972      	ldr	r1, [pc, #456]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0320 	and.w	r3, r3, #32
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00a      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a7c:	4b6d      	ldr	r3, [pc, #436]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a8a:	496a      	ldr	r1, [pc, #424]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a9e:	4b65      	ldr	r3, [pc, #404]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aac:	4961      	ldr	r1, [pc, #388]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00a      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ac0:	4b5c      	ldr	r3, [pc, #368]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ace:	4959      	ldr	r1, [pc, #356]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ae2:	4b54      	ldr	r3, [pc, #336]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004af0:	4950      	ldr	r1, [pc, #320]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b04:	4b4b      	ldr	r3, [pc, #300]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b12:	4948      	ldr	r1, [pc, #288]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b26:	4b43      	ldr	r3, [pc, #268]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b34:	493f      	ldr	r1, [pc, #252]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d028      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b48:	4b3a      	ldr	r3, [pc, #232]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b56:	4937      	ldr	r1, [pc, #220]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b66:	d106      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b68:	4b32      	ldr	r3, [pc, #200]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4a31      	ldr	r2, [pc, #196]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b72:	60d3      	str	r3, [r2, #12]
 8004b74:	e011      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b7e:	d10c      	bne.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3304      	adds	r3, #4
 8004b84:	2101      	movs	r1, #1
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 f8c8 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b90:	7cfb      	ldrb	r3, [r7, #19]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004b96:	7cfb      	ldrb	r3, [r7, #19]
 8004b98:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d028      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ba6:	4b23      	ldr	r3, [pc, #140]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb4:	491f      	ldr	r1, [pc, #124]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bc4:	d106      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	4a1a      	ldr	r2, [pc, #104]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bd0:	60d3      	str	r3, [r2, #12]
 8004bd2:	e011      	b.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	3304      	adds	r3, #4
 8004be2:	2101      	movs	r1, #1
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 f899 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 8004bea:	4603      	mov	r3, r0
 8004bec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bee:	7cfb      	ldrb	r3, [r7, #19]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d02b      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c04:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c12:	4908      	ldr	r1, [pc, #32]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c22:	d109      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c24:	4b03      	ldr	r3, [pc, #12]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	4a02      	ldr	r2, [pc, #8]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c2e:	60d3      	str	r3, [r2, #12]
 8004c30:	e014      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004c32:	bf00      	nop
 8004c34:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	3304      	adds	r3, #4
 8004c46:	2101      	movs	r1, #1
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 f867 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c52:	7cfb      	ldrb	r3, [r7, #19]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d001      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d02f      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c68:	4b2b      	ldr	r3, [pc, #172]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c76:	4928      	ldr	r1, [pc, #160]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c86:	d10d      	bne.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f000 f844 	bl	8004d1c <RCCEx_PLLSAI1_Config>
 8004c94:	4603      	mov	r3, r0
 8004c96:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c98:	7cfb      	ldrb	r3, [r7, #19]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d014      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004c9e:	7cfb      	ldrb	r3, [r7, #19]
 8004ca0:	74bb      	strb	r3, [r7, #18]
 8004ca2:	e011      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cac:	d10c      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3320      	adds	r3, #32
 8004cb2:	2102      	movs	r1, #2
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f000 f925 	bl	8004f04 <RCCEx_PLLSAI2_Config>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cbe:	7cfb      	ldrb	r3, [r7, #19]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004cc4:	7cfb      	ldrb	r3, [r7, #19]
 8004cc6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00a      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cd4:	4b10      	ldr	r3, [pc, #64]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cda:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ce2:	490d      	ldr	r1, [pc, #52]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00b      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cf6:	4b08      	ldr	r3, [pc, #32]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004cf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d06:	4904      	ldr	r1, [pc, #16]	@ (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d0e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3718      	adds	r7, #24
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40021000 	.word	0x40021000

08004d1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d26:	2300      	movs	r3, #0
 8004d28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d2a:	4b75      	ldr	r3, [pc, #468]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d018      	beq.n	8004d68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d36:	4b72      	ldr	r3, [pc, #456]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f003 0203 	and.w	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d10d      	bne.n	8004d62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
       ||
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d4e:	4b6c      	ldr	r3, [pc, #432]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	091b      	lsrs	r3, r3, #4
 8004d54:	f003 0307 	and.w	r3, r3, #7
 8004d58:	1c5a      	adds	r2, r3, #1
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
       ||
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d047      	beq.n	8004df2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	73fb      	strb	r3, [r7, #15]
 8004d66:	e044      	b.n	8004df2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d018      	beq.n	8004da2 <RCCEx_PLLSAI1_Config+0x86>
 8004d70:	2b03      	cmp	r3, #3
 8004d72:	d825      	bhi.n	8004dc0 <RCCEx_PLLSAI1_Config+0xa4>
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d002      	beq.n	8004d7e <RCCEx_PLLSAI1_Config+0x62>
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d009      	beq.n	8004d90 <RCCEx_PLLSAI1_Config+0x74>
 8004d7c:	e020      	b.n	8004dc0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d7e:	4b60      	ldr	r3, [pc, #384]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d11d      	bne.n	8004dc6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d8e:	e01a      	b.n	8004dc6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d90:	4b5b      	ldr	r3, [pc, #364]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d116      	bne.n	8004dca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004da0:	e013      	b.n	8004dca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004da2:	4b57      	ldr	r3, [pc, #348]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10f      	bne.n	8004dce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004dae:	4b54      	ldr	r3, [pc, #336]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d109      	bne.n	8004dce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004dbe:	e006      	b.n	8004dce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc4:	e004      	b.n	8004dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dc6:	bf00      	nop
 8004dc8:	e002      	b.n	8004dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dca:	bf00      	nop
 8004dcc:	e000      	b.n	8004dd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dce:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d10d      	bne.n	8004df2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dd6:	4b4a      	ldr	r3, [pc, #296]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6819      	ldr	r1, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	011b      	lsls	r3, r3, #4
 8004dea:	430b      	orrs	r3, r1
 8004dec:	4944      	ldr	r1, [pc, #272]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004df2:	7bfb      	ldrb	r3, [r7, #15]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d17d      	bne.n	8004ef4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004df8:	4b41      	ldr	r3, [pc, #260]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a40      	ldr	r2, [pc, #256]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e04:	f7fd f880 	bl	8001f08 <HAL_GetTick>
 8004e08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e0a:	e009      	b.n	8004e20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e0c:	f7fd f87c 	bl	8001f08 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d902      	bls.n	8004e20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	73fb      	strb	r3, [r7, #15]
        break;
 8004e1e:	e005      	b.n	8004e2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e20:	4b37      	ldr	r3, [pc, #220]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1ef      	bne.n	8004e0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d160      	bne.n	8004ef4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d111      	bne.n	8004e5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e38:	4b31      	ldr	r3, [pc, #196]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6892      	ldr	r2, [r2, #8]
 8004e48:	0211      	lsls	r1, r2, #8
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	68d2      	ldr	r2, [r2, #12]
 8004e4e:	0912      	lsrs	r2, r2, #4
 8004e50:	0452      	lsls	r2, r2, #17
 8004e52:	430a      	orrs	r2, r1
 8004e54:	492a      	ldr	r1, [pc, #168]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	610b      	str	r3, [r1, #16]
 8004e5a:	e027      	b.n	8004eac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d112      	bne.n	8004e88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e62:	4b27      	ldr	r3, [pc, #156]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004e6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	6892      	ldr	r2, [r2, #8]
 8004e72:	0211      	lsls	r1, r2, #8
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6912      	ldr	r2, [r2, #16]
 8004e78:	0852      	lsrs	r2, r2, #1
 8004e7a:	3a01      	subs	r2, #1
 8004e7c:	0552      	lsls	r2, r2, #21
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	491f      	ldr	r1, [pc, #124]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	610b      	str	r3, [r1, #16]
 8004e86:	e011      	b.n	8004eac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	6892      	ldr	r2, [r2, #8]
 8004e98:	0211      	lsls	r1, r2, #8
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6952      	ldr	r2, [r2, #20]
 8004e9e:	0852      	lsrs	r2, r2, #1
 8004ea0:	3a01      	subs	r2, #1
 8004ea2:	0652      	lsls	r2, r2, #25
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	4916      	ldr	r1, [pc, #88]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004eac:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a13      	ldr	r2, [pc, #76]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb8:	f7fd f826 	bl	8001f08 <HAL_GetTick>
 8004ebc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ebe:	e009      	b.n	8004ed4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ec0:	f7fd f822 	bl	8001f08 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d902      	bls.n	8004ed4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	73fb      	strb	r3, [r7, #15]
          break;
 8004ed2:	e005      	b.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0ef      	beq.n	8004ec0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d106      	bne.n	8004ef4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ee6:	4b06      	ldr	r3, [pc, #24]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee8:	691a      	ldr	r2, [r3, #16]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	4904      	ldr	r1, [pc, #16]	@ (8004f00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000

08004f04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f12:	4b6a      	ldr	r3, [pc, #424]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d018      	beq.n	8004f50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f1e:	4b67      	ldr	r3, [pc, #412]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f003 0203 	and.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d10d      	bne.n	8004f4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
       ||
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f36:	4b61      	ldr	r3, [pc, #388]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
       ||
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d047      	beq.n	8004fda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	73fb      	strb	r3, [r7, #15]
 8004f4e:	e044      	b.n	8004fda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d018      	beq.n	8004f8a <RCCEx_PLLSAI2_Config+0x86>
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d825      	bhi.n	8004fa8 <RCCEx_PLLSAI2_Config+0xa4>
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d002      	beq.n	8004f66 <RCCEx_PLLSAI2_Config+0x62>
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d009      	beq.n	8004f78 <RCCEx_PLLSAI2_Config+0x74>
 8004f64:	e020      	b.n	8004fa8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f66:	4b55      	ldr	r3, [pc, #340]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d11d      	bne.n	8004fae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f76:	e01a      	b.n	8004fae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f78:	4b50      	ldr	r3, [pc, #320]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d116      	bne.n	8004fb2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f88:	e013      	b.n	8004fb2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f8a:	4b4c      	ldr	r3, [pc, #304]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10f      	bne.n	8004fb6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f96:	4b49      	ldr	r3, [pc, #292]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d109      	bne.n	8004fb6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004fa6:	e006      	b.n	8004fb6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
      break;
 8004fac:	e004      	b.n	8004fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fae:	bf00      	nop
 8004fb0:	e002      	b.n	8004fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fb2:	bf00      	nop
 8004fb4:	e000      	b.n	8004fb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10d      	bne.n	8004fda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6819      	ldr	r1, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	011b      	lsls	r3, r3, #4
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	4939      	ldr	r1, [pc, #228]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d167      	bne.n	80050b0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fe0:	4b36      	ldr	r3, [pc, #216]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a35      	ldr	r2, [pc, #212]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fe6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fec:	f7fc ff8c 	bl	8001f08 <HAL_GetTick>
 8004ff0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ff2:	e009      	b.n	8005008 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ff4:	f7fc ff88 	bl	8001f08 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d902      	bls.n	8005008 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	73fb      	strb	r3, [r7, #15]
        break;
 8005006:	e005      	b.n	8005014 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005008:	4b2c      	ldr	r3, [pc, #176]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1ef      	bne.n	8004ff4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005014:	7bfb      	ldrb	r3, [r7, #15]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d14a      	bne.n	80050b0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d111      	bne.n	8005044 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005020:	4b26      	ldr	r3, [pc, #152]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6892      	ldr	r2, [r2, #8]
 8005030:	0211      	lsls	r1, r2, #8
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68d2      	ldr	r2, [r2, #12]
 8005036:	0912      	lsrs	r2, r2, #4
 8005038:	0452      	lsls	r2, r2, #17
 800503a:	430a      	orrs	r2, r1
 800503c:	491f      	ldr	r1, [pc, #124]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800503e:	4313      	orrs	r3, r2
 8005040:	614b      	str	r3, [r1, #20]
 8005042:	e011      	b.n	8005068 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005044:	4b1d      	ldr	r3, [pc, #116]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800504c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	6892      	ldr	r2, [r2, #8]
 8005054:	0211      	lsls	r1, r2, #8
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	6912      	ldr	r2, [r2, #16]
 800505a:	0852      	lsrs	r2, r2, #1
 800505c:	3a01      	subs	r2, #1
 800505e:	0652      	lsls	r2, r2, #25
 8005060:	430a      	orrs	r2, r1
 8005062:	4916      	ldr	r1, [pc, #88]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005064:	4313      	orrs	r3, r2
 8005066:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005068:	4b14      	ldr	r3, [pc, #80]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a13      	ldr	r2, [pc, #76]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800506e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005072:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005074:	f7fc ff48 	bl	8001f08 <HAL_GetTick>
 8005078:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800507a:	e009      	b.n	8005090 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800507c:	f7fc ff44 	bl	8001f08 <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b02      	cmp	r3, #2
 8005088:	d902      	bls.n	8005090 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	73fb      	strb	r3, [r7, #15]
          break;
 800508e:	e005      	b.n	800509c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005090:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0ef      	beq.n	800507c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800509c:	7bfb      	ldrb	r3, [r7, #15]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d106      	bne.n	80050b0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80050a2:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	4904      	ldr	r1, [pc, #16]	@ (80050bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40021000 	.word	0x40021000

080050c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e049      	b.n	8005166 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7fc fcbe 	bl	8001a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3304      	adds	r3, #4
 80050fc:	4619      	mov	r1, r3
 80050fe:	4610      	mov	r0, r2
 8005100:	f000 fd1c 	bl	8005b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	d001      	beq.n	8005188 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e04f      	b.n	8005228 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a23      	ldr	r2, [pc, #140]	@ (8005234 <HAL_TIM_Base_Start_IT+0xc4>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01d      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051b2:	d018      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	@ (8005238 <HAL_TIM_Base_Start_IT+0xc8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d013      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a1e      	ldr	r2, [pc, #120]	@ (800523c <HAL_TIM_Base_Start_IT+0xcc>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d00e      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a1c      	ldr	r2, [pc, #112]	@ (8005240 <HAL_TIM_Base_Start_IT+0xd0>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d009      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a1b      	ldr	r2, [pc, #108]	@ (8005244 <HAL_TIM_Base_Start_IT+0xd4>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d004      	beq.n	80051e6 <HAL_TIM_Base_Start_IT+0x76>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a19      	ldr	r2, [pc, #100]	@ (8005248 <HAL_TIM_Base_Start_IT+0xd8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d115      	bne.n	8005212 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	4b17      	ldr	r3, [pc, #92]	@ (800524c <HAL_TIM_Base_Start_IT+0xdc>)
 80051ee:	4013      	ands	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b06      	cmp	r3, #6
 80051f6:	d015      	beq.n	8005224 <HAL_TIM_Base_Start_IT+0xb4>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051fe:	d011      	beq.n	8005224 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f042 0201 	orr.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005210:	e008      	b.n	8005224 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f042 0201 	orr.w	r2, r2, #1
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	e000      	b.n	8005226 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005224:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	40012c00 	.word	0x40012c00
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40000c00 	.word	0x40000c00
 8005244:	40013400 	.word	0x40013400
 8005248:	40014000 	.word	0x40014000
 800524c:	00010007 	.word	0x00010007

08005250 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e049      	b.n	80052f6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f841 	bl	80052fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3304      	adds	r3, #4
 800528c:	4619      	mov	r1, r3
 800528e:	4610      	mov	r0, r2
 8005290:	f000 fc54 	bl	8005b3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80052fe:	b480      	push	{r7}
 8005300:	b083      	sub	sp, #12
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005306:	bf00      	nop
 8005308:	370c      	adds	r7, #12
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
	...

08005314 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d109      	bne.n	8005338 <HAL_TIM_PWM_Start+0x24>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b01      	cmp	r3, #1
 800532e:	bf14      	ite	ne
 8005330:	2301      	movne	r3, #1
 8005332:	2300      	moveq	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	e03c      	b.n	80053b2 <HAL_TIM_PWM_Start+0x9e>
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2b04      	cmp	r3, #4
 800533c:	d109      	bne.n	8005352 <HAL_TIM_PWM_Start+0x3e>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b01      	cmp	r3, #1
 8005348:	bf14      	ite	ne
 800534a:	2301      	movne	r3, #1
 800534c:	2300      	moveq	r3, #0
 800534e:	b2db      	uxtb	r3, r3
 8005350:	e02f      	b.n	80053b2 <HAL_TIM_PWM_Start+0x9e>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b08      	cmp	r3, #8
 8005356:	d109      	bne.n	800536c <HAL_TIM_PWM_Start+0x58>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b01      	cmp	r3, #1
 8005362:	bf14      	ite	ne
 8005364:	2301      	movne	r3, #1
 8005366:	2300      	moveq	r3, #0
 8005368:	b2db      	uxtb	r3, r3
 800536a:	e022      	b.n	80053b2 <HAL_TIM_PWM_Start+0x9e>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	2b0c      	cmp	r3, #12
 8005370:	d109      	bne.n	8005386 <HAL_TIM_PWM_Start+0x72>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b01      	cmp	r3, #1
 800537c:	bf14      	ite	ne
 800537e:	2301      	movne	r3, #1
 8005380:	2300      	moveq	r3, #0
 8005382:	b2db      	uxtb	r3, r3
 8005384:	e015      	b.n	80053b2 <HAL_TIM_PWM_Start+0x9e>
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b10      	cmp	r3, #16
 800538a:	d109      	bne.n	80053a0 <HAL_TIM_PWM_Start+0x8c>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b01      	cmp	r3, #1
 8005396:	bf14      	ite	ne
 8005398:	2301      	movne	r3, #1
 800539a:	2300      	moveq	r3, #0
 800539c:	b2db      	uxtb	r3, r3
 800539e:	e008      	b.n	80053b2 <HAL_TIM_PWM_Start+0x9e>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	bf14      	ite	ne
 80053ac:	2301      	movne	r3, #1
 80053ae:	2300      	moveq	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e09c      	b.n	80054f4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d104      	bne.n	80053ca <HAL_TIM_PWM_Start+0xb6>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c8:	e023      	b.n	8005412 <HAL_TIM_PWM_Start+0xfe>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d104      	bne.n	80053da <HAL_TIM_PWM_Start+0xc6>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053d8:	e01b      	b.n	8005412 <HAL_TIM_PWM_Start+0xfe>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d104      	bne.n	80053ea <HAL_TIM_PWM_Start+0xd6>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053e8:	e013      	b.n	8005412 <HAL_TIM_PWM_Start+0xfe>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b0c      	cmp	r3, #12
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_PWM_Start+0xe6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053f8:	e00b      	b.n	8005412 <HAL_TIM_PWM_Start+0xfe>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d104      	bne.n	800540a <HAL_TIM_PWM_Start+0xf6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005408:	e003      	b.n	8005412 <HAL_TIM_PWM_Start+0xfe>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2202      	movs	r2, #2
 800540e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2201      	movs	r2, #1
 8005418:	6839      	ldr	r1, [r7, #0]
 800541a:	4618      	mov	r0, r3
 800541c:	f000 ffdb 	bl	80063d6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a35      	ldr	r2, [pc, #212]	@ (80054fc <HAL_TIM_PWM_Start+0x1e8>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d013      	beq.n	8005452 <HAL_TIM_PWM_Start+0x13e>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a34      	ldr	r2, [pc, #208]	@ (8005500 <HAL_TIM_PWM_Start+0x1ec>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00e      	beq.n	8005452 <HAL_TIM_PWM_Start+0x13e>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a32      	ldr	r2, [pc, #200]	@ (8005504 <HAL_TIM_PWM_Start+0x1f0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d009      	beq.n	8005452 <HAL_TIM_PWM_Start+0x13e>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a31      	ldr	r2, [pc, #196]	@ (8005508 <HAL_TIM_PWM_Start+0x1f4>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d004      	beq.n	8005452 <HAL_TIM_PWM_Start+0x13e>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a2f      	ldr	r2, [pc, #188]	@ (800550c <HAL_TIM_PWM_Start+0x1f8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d101      	bne.n	8005456 <HAL_TIM_PWM_Start+0x142>
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <HAL_TIM_PWM_Start+0x144>
 8005456:	2300      	movs	r3, #0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d007      	beq.n	800546c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800546a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a22      	ldr	r2, [pc, #136]	@ (80054fc <HAL_TIM_PWM_Start+0x1e8>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01d      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800547e:	d018      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a22      	ldr	r2, [pc, #136]	@ (8005510 <HAL_TIM_PWM_Start+0x1fc>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d013      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a21      	ldr	r2, [pc, #132]	@ (8005514 <HAL_TIM_PWM_Start+0x200>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00e      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a1f      	ldr	r2, [pc, #124]	@ (8005518 <HAL_TIM_PWM_Start+0x204>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d009      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a17      	ldr	r2, [pc, #92]	@ (8005500 <HAL_TIM_PWM_Start+0x1ec>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d004      	beq.n	80054b2 <HAL_TIM_PWM_Start+0x19e>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a15      	ldr	r2, [pc, #84]	@ (8005504 <HAL_TIM_PWM_Start+0x1f0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d115      	bne.n	80054de <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689a      	ldr	r2, [r3, #8]
 80054b8:	4b18      	ldr	r3, [pc, #96]	@ (800551c <HAL_TIM_PWM_Start+0x208>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2b06      	cmp	r3, #6
 80054c2:	d015      	beq.n	80054f0 <HAL_TIM_PWM_Start+0x1dc>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ca:	d011      	beq.n	80054f0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054dc:	e008      	b.n	80054f0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0201 	orr.w	r2, r2, #1
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	e000      	b.n	80054f2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	40012c00 	.word	0x40012c00
 8005500:	40013400 	.word	0x40013400
 8005504:	40014000 	.word	0x40014000
 8005508:	40014400 	.word	0x40014400
 800550c:	40014800 	.word	0x40014800
 8005510:	40000400 	.word	0x40000400
 8005514:	40000800 	.word	0x40000800
 8005518:	40000c00 	.word	0x40000c00
 800551c:	00010007 	.word	0x00010007

08005520 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d020      	beq.n	8005584 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01b      	beq.n	8005584 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f06f 0202 	mvn.w	r2, #2
 8005554:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	f003 0303 	and.w	r3, r3, #3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fac7 	bl	8005afe <HAL_TIM_IC_CaptureCallback>
 8005570:	e005      	b.n	800557e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fab9 	bl	8005aea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 faca 	bl	8005b12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	f003 0304 	and.w	r3, r3, #4
 800558a:	2b00      	cmp	r3, #0
 800558c:	d020      	beq.n	80055d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	d01b      	beq.n	80055d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f06f 0204 	mvn.w	r2, #4
 80055a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2202      	movs	r2, #2
 80055a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d003      	beq.n	80055be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 faa1 	bl	8005afe <HAL_TIM_IC_CaptureCallback>
 80055bc:	e005      	b.n	80055ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fa93 	bl	8005aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 faa4 	bl	8005b12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d020      	beq.n	800561c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d01b      	beq.n	800561c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f06f 0208 	mvn.w	r2, #8
 80055ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2204      	movs	r2, #4
 80055f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f003 0303 	and.w	r3, r3, #3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fa7b 	bl	8005afe <HAL_TIM_IC_CaptureCallback>
 8005608:	e005      	b.n	8005616 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fa6d 	bl	8005aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 fa7e 	bl	8005b12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f003 0310 	and.w	r3, r3, #16
 8005622:	2b00      	cmp	r3, #0
 8005624:	d020      	beq.n	8005668 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b00      	cmp	r3, #0
 800562e:	d01b      	beq.n	8005668 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f06f 0210 	mvn.w	r2, #16
 8005638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2208      	movs	r2, #8
 800563e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	69db      	ldr	r3, [r3, #28]
 8005646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fa55 	bl	8005afe <HAL_TIM_IC_CaptureCallback>
 8005654:	e005      	b.n	8005662 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fa47 	bl	8005aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 fa58 	bl	8005b12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00c      	beq.n	800568c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f06f 0201 	mvn.w	r2, #1
 8005684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fb ffd0 	bl	800162c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005692:	2b00      	cmp	r3, #0
 8005694:	d104      	bne.n	80056a0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00c      	beq.n	80056ba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d007      	beq.n	80056ba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80056b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 ff45 	bl	8006544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00c      	beq.n	80056de <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d007      	beq.n	80056de <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80056d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 ff3d 	bl	8006558 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00c      	beq.n	8005702 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d007      	beq.n	8005702 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fa12 	bl	8005b26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f003 0320 	and.w	r3, r3, #32
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00c      	beq.n	8005726 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	2b00      	cmp	r3, #0
 8005714:	d007      	beq.n	8005726 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f06f 0220 	mvn.w	r2, #32
 800571e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 ff05 	bl	8006530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b086      	sub	sp, #24
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800573c:	2300      	movs	r3, #0
 800573e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005746:	2b01      	cmp	r3, #1
 8005748:	d101      	bne.n	800574e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800574a:	2302      	movs	r3, #2
 800574c:	e0ff      	b.n	800594e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b14      	cmp	r3, #20
 800575a:	f200 80f0 	bhi.w	800593e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800575e:	a201      	add	r2, pc, #4	@ (adr r2, 8005764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005764:	080057b9 	.word	0x080057b9
 8005768:	0800593f 	.word	0x0800593f
 800576c:	0800593f 	.word	0x0800593f
 8005770:	0800593f 	.word	0x0800593f
 8005774:	080057f9 	.word	0x080057f9
 8005778:	0800593f 	.word	0x0800593f
 800577c:	0800593f 	.word	0x0800593f
 8005780:	0800593f 	.word	0x0800593f
 8005784:	0800583b 	.word	0x0800583b
 8005788:	0800593f 	.word	0x0800593f
 800578c:	0800593f 	.word	0x0800593f
 8005790:	0800593f 	.word	0x0800593f
 8005794:	0800587b 	.word	0x0800587b
 8005798:	0800593f 	.word	0x0800593f
 800579c:	0800593f 	.word	0x0800593f
 80057a0:	0800593f 	.word	0x0800593f
 80057a4:	080058bd 	.word	0x080058bd
 80057a8:	0800593f 	.word	0x0800593f
 80057ac:	0800593f 	.word	0x0800593f
 80057b0:	0800593f 	.word	0x0800593f
 80057b4:	080058fd 	.word	0x080058fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 fa5c 	bl	8005c7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0208 	orr.w	r2, r2, #8
 80057d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699a      	ldr	r2, [r3, #24]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f022 0204 	bic.w	r2, r2, #4
 80057e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6999      	ldr	r1, [r3, #24]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	691a      	ldr	r2, [r3, #16]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	619a      	str	r2, [r3, #24]
      break;
 80057f6:	e0a5      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68b9      	ldr	r1, [r7, #8]
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 face 	bl	8005da0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005812:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699a      	ldr	r2, [r3, #24]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005822:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6999      	ldr	r1, [r3, #24]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	021a      	lsls	r2, r3, #8
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	619a      	str	r2, [r3, #24]
      break;
 8005838:	e084      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68b9      	ldr	r1, [r7, #8]
 8005840:	4618      	mov	r0, r3
 8005842:	f000 fb39 	bl	8005eb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69da      	ldr	r2, [r3, #28]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f042 0208 	orr.w	r2, r2, #8
 8005854:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69da      	ldr	r2, [r3, #28]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 0204 	bic.w	r2, r2, #4
 8005864:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	69d9      	ldr	r1, [r3, #28]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	691a      	ldr	r2, [r3, #16]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	61da      	str	r2, [r3, #28]
      break;
 8005878:	e064      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	4618      	mov	r0, r3
 8005882:	f000 fba3 	bl	8005fcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	69da      	ldr	r2, [r3, #28]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005894:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69da      	ldr	r2, [r3, #28]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	69d9      	ldr	r1, [r3, #28]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	021a      	lsls	r2, r3, #8
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	430a      	orrs	r2, r1
 80058b8:	61da      	str	r2, [r3, #28]
      break;
 80058ba:	e043      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68b9      	ldr	r1, [r7, #8]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fbec 	bl	80060a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0208 	orr.w	r2, r2, #8
 80058d6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0204 	bic.w	r2, r2, #4
 80058e6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80058fa:	e023      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fc30 	bl	8006168 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005916:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005926:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	021a      	lsls	r2, r3, #8
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800593c:	e002      	b.n	8005944 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	75fb      	strb	r3, [r7, #23]
      break;
 8005942:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800594c:	7dfb      	ldrb	r3, [r7, #23]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop

08005958 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005962:	2300      	movs	r3, #0
 8005964:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <HAL_TIM_ConfigClockSource+0x1c>
 8005970:	2302      	movs	r3, #2
 8005972:	e0b6      	b.n	8005ae2 <HAL_TIM_ConfigClockSource+0x18a>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005992:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800599e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059b0:	d03e      	beq.n	8005a30 <HAL_TIM_ConfigClockSource+0xd8>
 80059b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059b6:	f200 8087 	bhi.w	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059be:	f000 8086 	beq.w	8005ace <HAL_TIM_ConfigClockSource+0x176>
 80059c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059c6:	d87f      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059c8:	2b70      	cmp	r3, #112	@ 0x70
 80059ca:	d01a      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0xaa>
 80059cc:	2b70      	cmp	r3, #112	@ 0x70
 80059ce:	d87b      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059d0:	2b60      	cmp	r3, #96	@ 0x60
 80059d2:	d050      	beq.n	8005a76 <HAL_TIM_ConfigClockSource+0x11e>
 80059d4:	2b60      	cmp	r3, #96	@ 0x60
 80059d6:	d877      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059d8:	2b50      	cmp	r3, #80	@ 0x50
 80059da:	d03c      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0xfe>
 80059dc:	2b50      	cmp	r3, #80	@ 0x50
 80059de:	d873      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059e0:	2b40      	cmp	r3, #64	@ 0x40
 80059e2:	d058      	beq.n	8005a96 <HAL_TIM_ConfigClockSource+0x13e>
 80059e4:	2b40      	cmp	r3, #64	@ 0x40
 80059e6:	d86f      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059e8:	2b30      	cmp	r3, #48	@ 0x30
 80059ea:	d064      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0x15e>
 80059ec:	2b30      	cmp	r3, #48	@ 0x30
 80059ee:	d86b      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d060      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0x15e>
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d867      	bhi.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d05c      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0x15e>
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d05a      	beq.n	8005ab6 <HAL_TIM_ConfigClockSource+0x15e>
 8005a00:	e062      	b.n	8005ac8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a12:	f000 fcc0 	bl	8006396 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	609a      	str	r2, [r3, #8]
      break;
 8005a2e:	e04f      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a40:	f000 fca9 	bl	8006396 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a52:	609a      	str	r2, [r3, #8]
      break;
 8005a54:	e03c      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a62:	461a      	mov	r2, r3
 8005a64:	f000 fbe6 	bl	8006234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2150      	movs	r1, #80	@ 0x50
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 fc76 	bl	8006360 <TIM_ITRx_SetConfig>
      break;
 8005a74:	e02c      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a82:	461a      	mov	r2, r3
 8005a84:	f000 fc2a 	bl	80062dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2160      	movs	r1, #96	@ 0x60
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 fc66 	bl	8006360 <TIM_ITRx_SetConfig>
      break;
 8005a94:	e01c      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f000 fbc6 	bl	8006234 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2140      	movs	r1, #64	@ 0x40
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f000 fc56 	bl	8006360 <TIM_ITRx_SetConfig>
      break;
 8005ab4:	e00c      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4619      	mov	r1, r3
 8005ac0:	4610      	mov	r0, r2
 8005ac2:	f000 fc4d 	bl	8006360 <TIM_ITRx_SetConfig>
      break;
 8005ac6:	e003      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	73fb      	strb	r3, [r7, #15]
      break;
 8005acc:	e000      	b.n	8005ad0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005ace:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b083      	sub	sp, #12
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
	...

08005b3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a43      	ldr	r2, [pc, #268]	@ (8005c5c <TIM_Base_SetConfig+0x120>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d013      	beq.n	8005b7c <TIM_Base_SetConfig+0x40>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b5a:	d00f      	beq.n	8005b7c <TIM_Base_SetConfig+0x40>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a40      	ldr	r2, [pc, #256]	@ (8005c60 <TIM_Base_SetConfig+0x124>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d00b      	beq.n	8005b7c <TIM_Base_SetConfig+0x40>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a3f      	ldr	r2, [pc, #252]	@ (8005c64 <TIM_Base_SetConfig+0x128>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d007      	beq.n	8005b7c <TIM_Base_SetConfig+0x40>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a3e      	ldr	r2, [pc, #248]	@ (8005c68 <TIM_Base_SetConfig+0x12c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a3d      	ldr	r2, [pc, #244]	@ (8005c6c <TIM_Base_SetConfig+0x130>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d108      	bne.n	8005b8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a32      	ldr	r2, [pc, #200]	@ (8005c5c <TIM_Base_SetConfig+0x120>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01f      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b9c:	d01b      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a2f      	ldr	r2, [pc, #188]	@ (8005c60 <TIM_Base_SetConfig+0x124>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d017      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2e      	ldr	r2, [pc, #184]	@ (8005c64 <TIM_Base_SetConfig+0x128>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d013      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005c68 <TIM_Base_SetConfig+0x12c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d00f      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c6c <TIM_Base_SetConfig+0x130>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00b      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8005c70 <TIM_Base_SetConfig+0x134>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d007      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a2a      	ldr	r2, [pc, #168]	@ (8005c74 <TIM_Base_SetConfig+0x138>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_Base_SetConfig+0x9a>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a29      	ldr	r2, [pc, #164]	@ (8005c78 <TIM_Base_SetConfig+0x13c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d108      	bne.n	8005be8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a14      	ldr	r2, [pc, #80]	@ (8005c5c <TIM_Base_SetConfig+0x120>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d00f      	beq.n	8005c2e <TIM_Base_SetConfig+0xf2>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a16      	ldr	r2, [pc, #88]	@ (8005c6c <TIM_Base_SetConfig+0x130>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00b      	beq.n	8005c2e <TIM_Base_SetConfig+0xf2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a15      	ldr	r2, [pc, #84]	@ (8005c70 <TIM_Base_SetConfig+0x134>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d007      	beq.n	8005c2e <TIM_Base_SetConfig+0xf2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a14      	ldr	r2, [pc, #80]	@ (8005c74 <TIM_Base_SetConfig+0x138>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d003      	beq.n	8005c2e <TIM_Base_SetConfig+0xf2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a13      	ldr	r2, [pc, #76]	@ (8005c78 <TIM_Base_SetConfig+0x13c>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d103      	bne.n	8005c36 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	691a      	ldr	r2, [r3, #16]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f043 0204 	orr.w	r2, r3, #4
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2201      	movs	r2, #1
 8005c46:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	601a      	str	r2, [r3, #0]
}
 8005c4e:	bf00      	nop
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40012c00 	.word	0x40012c00
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00
 8005c6c:	40013400 	.word	0x40013400
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40014400 	.word	0x40014400
 8005c78:	40014800 	.word	0x40014800

08005c7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
 8005c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	f023 0201 	bic.w	r2, r3, #1
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0303 	bic.w	r3, r3, #3
 8005cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f023 0302 	bic.w	r3, r3, #2
 8005cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8005d8c <TIM_OC1_SetConfig+0x110>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00f      	beq.n	8005cfc <TIM_OC1_SetConfig+0x80>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a2c      	ldr	r2, [pc, #176]	@ (8005d90 <TIM_OC1_SetConfig+0x114>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00b      	beq.n	8005cfc <TIM_OC1_SetConfig+0x80>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d94 <TIM_OC1_SetConfig+0x118>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d007      	beq.n	8005cfc <TIM_OC1_SetConfig+0x80>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a2a      	ldr	r2, [pc, #168]	@ (8005d98 <TIM_OC1_SetConfig+0x11c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d003      	beq.n	8005cfc <TIM_OC1_SetConfig+0x80>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a29      	ldr	r2, [pc, #164]	@ (8005d9c <TIM_OC1_SetConfig+0x120>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d10e      	bne.n	8005d1a <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f023 0204 	bic.w	r2, r3, #4
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f023 0308 	bic.w	r3, r3, #8
 8005d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005d8c <TIM_OC1_SetConfig+0x110>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d00f      	beq.n	8005d42 <TIM_OC1_SetConfig+0xc6>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a1a      	ldr	r2, [pc, #104]	@ (8005d90 <TIM_OC1_SetConfig+0x114>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00b      	beq.n	8005d42 <TIM_OC1_SetConfig+0xc6>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a19      	ldr	r2, [pc, #100]	@ (8005d94 <TIM_OC1_SetConfig+0x118>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d007      	beq.n	8005d42 <TIM_OC1_SetConfig+0xc6>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a18      	ldr	r2, [pc, #96]	@ (8005d98 <TIM_OC1_SetConfig+0x11c>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d003      	beq.n	8005d42 <TIM_OC1_SetConfig+0xc6>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a17      	ldr	r2, [pc, #92]	@ (8005d9c <TIM_OC1_SetConfig+0x120>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d111      	bne.n	8005d66 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	621a      	str	r2, [r3, #32]
}
 8005d80:	bf00      	nop
 8005d82:	371c      	adds	r7, #28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	40012c00 	.word	0x40012c00
 8005d90:	40013400 	.word	0x40013400
 8005d94:	40014000 	.word	0x40014000
 8005d98:	40014400 	.word	0x40014400
 8005d9c:	40014800 	.word	0x40014800

08005da0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	f023 0210 	bic.w	r2, r3, #16
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	021b      	lsls	r3, r3, #8
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f023 0320 	bic.w	r3, r3, #32
 8005dee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a29      	ldr	r2, [pc, #164]	@ (8005ea4 <TIM_OC2_SetConfig+0x104>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d003      	beq.n	8005e0c <TIM_OC2_SetConfig+0x6c>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a28      	ldr	r2, [pc, #160]	@ (8005ea8 <TIM_OC2_SetConfig+0x108>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d10f      	bne.n	8005e2c <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	697a      	ldr	r2, [r7, #20]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ea4 <TIM_OC2_SetConfig+0x104>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d00f      	beq.n	8005e54 <TIM_OC2_SetConfig+0xb4>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a1c      	ldr	r2, [pc, #112]	@ (8005ea8 <TIM_OC2_SetConfig+0x108>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d00b      	beq.n	8005e54 <TIM_OC2_SetConfig+0xb4>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8005eac <TIM_OC2_SetConfig+0x10c>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d007      	beq.n	8005e54 <TIM_OC2_SetConfig+0xb4>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a1a      	ldr	r2, [pc, #104]	@ (8005eb0 <TIM_OC2_SetConfig+0x110>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d003      	beq.n	8005e54 <TIM_OC2_SetConfig+0xb4>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a19      	ldr	r2, [pc, #100]	@ (8005eb4 <TIM_OC2_SetConfig+0x114>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d113      	bne.n	8005e7c <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40012c00 	.word	0x40012c00
 8005ea8:	40013400 	.word	0x40013400
 8005eac:	40014000 	.word	0x40014000
 8005eb0:	40014400 	.word	0x40014400
 8005eb4:	40014800 	.word	0x40014800

08005eb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	69db      	ldr	r3, [r3, #28]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f023 0303 	bic.w	r3, r3, #3
 8005ef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	021b      	lsls	r3, r3, #8
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a28      	ldr	r2, [pc, #160]	@ (8005fb8 <TIM_OC3_SetConfig+0x100>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d003      	beq.n	8005f22 <TIM_OC3_SetConfig+0x6a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a27      	ldr	r2, [pc, #156]	@ (8005fbc <TIM_OC3_SetConfig+0x104>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d10f      	bne.n	8005f42 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	021b      	lsls	r3, r3, #8
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb8 <TIM_OC3_SetConfig+0x100>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <TIM_OC3_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fbc <TIM_OC3_SetConfig+0x104>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <TIM_OC3_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a1a      	ldr	r2, [pc, #104]	@ (8005fc0 <TIM_OC3_SetConfig+0x108>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <TIM_OC3_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a19      	ldr	r2, [pc, #100]	@ (8005fc4 <TIM_OC3_SetConfig+0x10c>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <TIM_OC3_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <TIM_OC3_SetConfig+0x110>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d113      	bne.n	8005f92 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	011b      	lsls	r3, r3, #4
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	621a      	str	r2, [r3, #32]
}
 8005fac:	bf00      	nop
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40013400 	.word	0x40013400
 8005fc0:	40014000 	.word	0x40014000
 8005fc4:	40014400 	.word	0x40014400
 8005fc8:	40014800 	.word	0x40014800

08005fcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	021b      	lsls	r3, r3, #8
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	4313      	orrs	r3, r2
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800601a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	031b      	lsls	r3, r3, #12
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a18      	ldr	r2, [pc, #96]	@ (800608c <TIM_OC4_SetConfig+0xc0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00f      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a17      	ldr	r2, [pc, #92]	@ (8006090 <TIM_OC4_SetConfig+0xc4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00b      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a16      	ldr	r2, [pc, #88]	@ (8006094 <TIM_OC4_SetConfig+0xc8>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d007      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a15      	ldr	r2, [pc, #84]	@ (8006098 <TIM_OC4_SetConfig+0xcc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d003      	beq.n	8006050 <TIM_OC4_SetConfig+0x84>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a14      	ldr	r2, [pc, #80]	@ (800609c <TIM_OC4_SetConfig+0xd0>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d109      	bne.n	8006064 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006056:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	019b      	lsls	r3, r3, #6
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	4313      	orrs	r3, r2
 8006062:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	621a      	str	r2, [r3, #32]
}
 800607e:	bf00      	nop
 8006080:	371c      	adds	r7, #28
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40012c00 	.word	0x40012c00
 8006090:	40013400 	.word	0x40013400
 8006094:	40014000 	.word	0x40014000
 8006098:	40014400 	.word	0x40014400
 800609c:	40014800 	.word	0x40014800

080060a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	041b      	lsls	r3, r3, #16
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a17      	ldr	r2, [pc, #92]	@ (8006154 <TIM_OC5_SetConfig+0xb4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d00f      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a16      	ldr	r2, [pc, #88]	@ (8006158 <TIM_OC5_SetConfig+0xb8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00b      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a15      	ldr	r2, [pc, #84]	@ (800615c <TIM_OC5_SetConfig+0xbc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d007      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a14      	ldr	r2, [pc, #80]	@ (8006160 <TIM_OC5_SetConfig+0xc0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_OC5_SetConfig+0x7a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a13      	ldr	r2, [pc, #76]	@ (8006164 <TIM_OC5_SetConfig+0xc4>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d109      	bne.n	800612e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006120:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4313      	orrs	r3, r2
 800612c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	621a      	str	r2, [r3, #32]
}
 8006148:	bf00      	nop
 800614a:	371c      	adds	r7, #28
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	40012c00 	.word	0x40012c00
 8006158:	40013400 	.word	0x40013400
 800615c:	40014000 	.word	0x40014000
 8006160:	40014400 	.word	0x40014400
 8006164:	40014800 	.word	0x40014800

08006168 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006168:	b480      	push	{r7}
 800616a:	b087      	sub	sp, #28
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006196:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800619a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	021b      	lsls	r3, r3, #8
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	051b      	lsls	r3, r3, #20
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a18      	ldr	r2, [pc, #96]	@ (8006220 <TIM_OC6_SetConfig+0xb8>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00f      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a17      	ldr	r2, [pc, #92]	@ (8006224 <TIM_OC6_SetConfig+0xbc>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00b      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a16      	ldr	r2, [pc, #88]	@ (8006228 <TIM_OC6_SetConfig+0xc0>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d007      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a15      	ldr	r2, [pc, #84]	@ (800622c <TIM_OC6_SetConfig+0xc4>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d003      	beq.n	80061e4 <TIM_OC6_SetConfig+0x7c>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a14      	ldr	r2, [pc, #80]	@ (8006230 <TIM_OC6_SetConfig+0xc8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d109      	bne.n	80061f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	029b      	lsls	r3, r3, #10
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40012c00 	.word	0x40012c00
 8006224:	40013400 	.word	0x40013400
 8006228:	40014000 	.word	0x40014000
 800622c:	40014400 	.word	0x40014400
 8006230:	40014800 	.word	0x40014800

08006234 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6a1b      	ldr	r3, [r3, #32]
 8006244:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	f023 0201 	bic.w	r2, r3, #1
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	4a1c      	ldr	r2, [pc, #112]	@ (80062c8 <TIM_TI1_ConfigInputStage+0x94>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00f      	beq.n	800627a <TIM_TI1_ConfigInputStage+0x46>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	4a1b      	ldr	r2, [pc, #108]	@ (80062cc <TIM_TI1_ConfigInputStage+0x98>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d00b      	beq.n	800627a <TIM_TI1_ConfigInputStage+0x46>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	4a1a      	ldr	r2, [pc, #104]	@ (80062d0 <TIM_TI1_ConfigInputStage+0x9c>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d007      	beq.n	800627a <TIM_TI1_ConfigInputStage+0x46>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	4a19      	ldr	r2, [pc, #100]	@ (80062d4 <TIM_TI1_ConfigInputStage+0xa0>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_TI1_ConfigInputStage+0x46>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4a18      	ldr	r2, [pc, #96]	@ (80062d8 <TIM_TI1_ConfigInputStage+0xa4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d105      	bne.n	8006286 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	f023 0204 	bic.w	r2, r3, #4
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	011b      	lsls	r3, r3, #4
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	f023 030a 	bic.w	r3, r3, #10
 80062a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	621a      	str	r2, [r3, #32]
}
 80062ba:	bf00      	nop
 80062bc:	371c      	adds	r7, #28
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	40012c00 	.word	0x40012c00
 80062cc:	40013400 	.word	0x40013400
 80062d0:	40014000 	.word	0x40014000
 80062d4:	40014400 	.word	0x40014400
 80062d8:	40014800 	.word	0x40014800

080062dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0210 	bic.w	r2, r3, #16
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4a16      	ldr	r2, [pc, #88]	@ (8006358 <TIM_TI2_ConfigInputStage+0x7c>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d003      	beq.n	800630a <TIM_TI2_ConfigInputStage+0x2e>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	4a15      	ldr	r2, [pc, #84]	@ (800635c <TIM_TI2_ConfigInputStage+0x80>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d105      	bne.n	8006316 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	031b      	lsls	r3, r3, #12
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006334:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	621a      	str	r2, [r3, #32]
}
 800634c:	bf00      	nop
 800634e:	371c      	adds	r7, #28
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr
 8006358:	40012c00 	.word	0x40012c00
 800635c:	40013400 	.word	0x40013400

08006360 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006376:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4313      	orrs	r3, r2
 800637e:	f043 0307 	orr.w	r3, r3, #7
 8006382:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	609a      	str	r2, [r3, #8]
}
 800638a:	bf00      	nop
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006396:	b480      	push	{r7}
 8006398:	b087      	sub	sp, #28
 800639a:	af00      	add	r7, sp, #0
 800639c:	60f8      	str	r0, [r7, #12]
 800639e:	60b9      	str	r1, [r7, #8]
 80063a0:	607a      	str	r2, [r7, #4]
 80063a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	021a      	lsls	r2, r3, #8
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	431a      	orrs	r2, r3
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4313      	orrs	r3, r2
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	609a      	str	r2, [r3, #8]
}
 80063ca:	bf00      	nop
 80063cc:	371c      	adds	r7, #28
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b087      	sub	sp, #28
 80063da:	af00      	add	r7, sp, #0
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f003 031f 	and.w	r3, r3, #31
 80063e8:	2201      	movs	r2, #1
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a1a      	ldr	r2, [r3, #32]
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	43db      	mvns	r3, r3
 80063f8:	401a      	ands	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a1a      	ldr	r2, [r3, #32]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f003 031f 	and.w	r3, r3, #31
 8006408:	6879      	ldr	r1, [r7, #4]
 800640a:	fa01 f303 	lsl.w	r3, r1, r3
 800640e:	431a      	orrs	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	621a      	str	r2, [r3, #32]
}
 8006414:	bf00      	nop
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006434:	2302      	movs	r3, #2
 8006436:	e068      	b.n	800650a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a2e      	ldr	r2, [pc, #184]	@ (8006518 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d004      	beq.n	800646c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a2d      	ldr	r2, [pc, #180]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d108      	bne.n	800647e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006472:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	4313      	orrs	r3, r2
 800647c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006484:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a1e      	ldr	r2, [pc, #120]	@ (8006518 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d01d      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064aa:	d018      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006520 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d013      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006524 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d00e      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a18      	ldr	r2, [pc, #96]	@ (8006528 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d009      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a13      	ldr	r2, [pc, #76]	@ (800651c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d004      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a14      	ldr	r2, [pc, #80]	@ (800652c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d10c      	bne.n	80064f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	4313      	orrs	r3, r2
 80064ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	40012c00 	.word	0x40012c00
 800651c:	40013400 	.word	0x40013400
 8006520:	40000400 	.word	0x40000400
 8006524:	40000800 	.word	0x40000800
 8006528:	40000c00 	.word	0x40000c00
 800652c:	40014000 	.word	0x40014000

08006530 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e040      	b.n	8006600 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006582:	2b00      	cmp	r3, #0
 8006584:	d106      	bne.n	8006594 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f7fb fabc 	bl	8001b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2224      	movs	r2, #36	@ 0x24
 8006598:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0201 	bic.w	r2, r2, #1
 80065a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d002      	beq.n	80065b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 fb74 	bl	8006ca0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 f8b9 	bl	8006730 <UART_SetConfig>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d101      	bne.n	80065c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e01b      	b.n	8006600 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689a      	ldr	r2, [r3, #8]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f042 0201 	orr.w	r2, r2, #1
 80065f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 fbf3 	bl	8006de4 <UART_CheckIdleState>
 80065fe:	4603      	mov	r3, r0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b08a      	sub	sp, #40	@ 0x28
 800660c:	af02      	add	r7, sp, #8
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	603b      	str	r3, [r7, #0]
 8006614:	4613      	mov	r3, r2
 8006616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800661c:	2b20      	cmp	r3, #32
 800661e:	f040 8081 	bne.w	8006724 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d002      	beq.n	800662e <HAL_UART_Transmit+0x26>
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e079      	b.n	8006726 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2221      	movs	r2, #33	@ 0x21
 800663e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006640:	f7fb fc62 	bl	8001f08 <HAL_GetTick>
 8006644:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	88fa      	ldrh	r2, [r7, #6]
 800664a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	88fa      	ldrh	r2, [r7, #6]
 8006652:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665e:	d108      	bne.n	8006672 <HAL_UART_Transmit+0x6a>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d104      	bne.n	8006672 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8006668:	2300      	movs	r3, #0
 800666a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	61bb      	str	r3, [r7, #24]
 8006670:	e003      	b.n	800667a <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006676:	2300      	movs	r3, #0
 8006678:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800667a:	e038      	b.n	80066ee <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2200      	movs	r2, #0
 8006684:	2180      	movs	r1, #128	@ 0x80
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 fc54 	bl	8006f34 <UART_WaitOnFlagUntilTimeout>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d004      	beq.n	800669c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2220      	movs	r2, #32
 8006696:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e044      	b.n	8006726 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10b      	bne.n	80066ba <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	881b      	ldrh	r3, [r3, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	3302      	adds	r3, #2
 80066b6:	61bb      	str	r3, [r7, #24]
 80066b8:	e007      	b.n	80066ca <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	781a      	ldrb	r2, [r3, #0]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	3301      	adds	r3, #1
 80066c8:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066ce:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80066d2:	2b21      	cmp	r3, #33	@ 0x21
 80066d4:	d109      	bne.n	80066ea <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066dc:	b29b      	uxth	r3, r3
 80066de:	3b01      	subs	r3, #1
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80066e8:	e001      	b.n	80066ee <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e01b      	b.n	8006726 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1c0      	bne.n	800667c <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	2200      	movs	r2, #0
 8006702:	2140      	movs	r1, #64	@ 0x40
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 fc15 	bl	8006f34 <UART_WaitOnFlagUntilTimeout>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d004      	beq.n	800671a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2220      	movs	r2, #32
 8006714:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e005      	b.n	8006726 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2220      	movs	r2, #32
 800671e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	e000      	b.n	8006726 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006724:	2302      	movs	r3, #2
  }
}
 8006726:	4618      	mov	r0, r3
 8006728:	3720      	adds	r7, #32
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
	...

08006730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006734:	b08a      	sub	sp, #40	@ 0x28
 8006736:	af00      	add	r7, sp, #0
 8006738:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800673a:	2300      	movs	r3, #0
 800673c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	689a      	ldr	r2, [r3, #8]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	431a      	orrs	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	431a      	orrs	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	69db      	ldr	r3, [r3, #28]
 8006754:	4313      	orrs	r3, r2
 8006756:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	4ba4      	ldr	r3, [pc, #656]	@ (80069f0 <UART_SetConfig+0x2c0>)
 8006760:	4013      	ands	r3, r2
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	6812      	ldr	r2, [r2, #0]
 8006766:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006768:	430b      	orrs	r3, r1
 800676a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	68da      	ldr	r2, [r3, #12]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a99      	ldr	r2, [pc, #612]	@ (80069f4 <UART_SetConfig+0x2c4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006798:	4313      	orrs	r3, r2
 800679a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ac:	430a      	orrs	r2, r1
 80067ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a90      	ldr	r2, [pc, #576]	@ (80069f8 <UART_SetConfig+0x2c8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d126      	bne.n	8006808 <UART_SetConfig+0xd8>
 80067ba:	4b90      	ldr	r3, [pc, #576]	@ (80069fc <UART_SetConfig+0x2cc>)
 80067bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c0:	f003 0303 	and.w	r3, r3, #3
 80067c4:	2b03      	cmp	r3, #3
 80067c6:	d81b      	bhi.n	8006800 <UART_SetConfig+0xd0>
 80067c8:	a201      	add	r2, pc, #4	@ (adr r2, 80067d0 <UART_SetConfig+0xa0>)
 80067ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ce:	bf00      	nop
 80067d0:	080067e1 	.word	0x080067e1
 80067d4:	080067f1 	.word	0x080067f1
 80067d8:	080067e9 	.word	0x080067e9
 80067dc:	080067f9 	.word	0x080067f9
 80067e0:	2301      	movs	r3, #1
 80067e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067e6:	e116      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80067e8:	2302      	movs	r3, #2
 80067ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067ee:	e112      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80067f0:	2304      	movs	r3, #4
 80067f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067f6:	e10e      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80067f8:	2308      	movs	r3, #8
 80067fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80067fe:	e10a      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006800:	2310      	movs	r3, #16
 8006802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006806:	e106      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a7c      	ldr	r2, [pc, #496]	@ (8006a00 <UART_SetConfig+0x2d0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d138      	bne.n	8006884 <UART_SetConfig+0x154>
 8006812:	4b7a      	ldr	r3, [pc, #488]	@ (80069fc <UART_SetConfig+0x2cc>)
 8006814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006818:	f003 030c 	and.w	r3, r3, #12
 800681c:	2b0c      	cmp	r3, #12
 800681e:	d82d      	bhi.n	800687c <UART_SetConfig+0x14c>
 8006820:	a201      	add	r2, pc, #4	@ (adr r2, 8006828 <UART_SetConfig+0xf8>)
 8006822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006826:	bf00      	nop
 8006828:	0800685d 	.word	0x0800685d
 800682c:	0800687d 	.word	0x0800687d
 8006830:	0800687d 	.word	0x0800687d
 8006834:	0800687d 	.word	0x0800687d
 8006838:	0800686d 	.word	0x0800686d
 800683c:	0800687d 	.word	0x0800687d
 8006840:	0800687d 	.word	0x0800687d
 8006844:	0800687d 	.word	0x0800687d
 8006848:	08006865 	.word	0x08006865
 800684c:	0800687d 	.word	0x0800687d
 8006850:	0800687d 	.word	0x0800687d
 8006854:	0800687d 	.word	0x0800687d
 8006858:	08006875 	.word	0x08006875
 800685c:	2300      	movs	r3, #0
 800685e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006862:	e0d8      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006864:	2302      	movs	r3, #2
 8006866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800686a:	e0d4      	b.n	8006a16 <UART_SetConfig+0x2e6>
 800686c:	2304      	movs	r3, #4
 800686e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006872:	e0d0      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006874:	2308      	movs	r3, #8
 8006876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800687a:	e0cc      	b.n	8006a16 <UART_SetConfig+0x2e6>
 800687c:	2310      	movs	r3, #16
 800687e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006882:	e0c8      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a5e      	ldr	r2, [pc, #376]	@ (8006a04 <UART_SetConfig+0x2d4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d125      	bne.n	80068da <UART_SetConfig+0x1aa>
 800688e:	4b5b      	ldr	r3, [pc, #364]	@ (80069fc <UART_SetConfig+0x2cc>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006898:	2b30      	cmp	r3, #48	@ 0x30
 800689a:	d016      	beq.n	80068ca <UART_SetConfig+0x19a>
 800689c:	2b30      	cmp	r3, #48	@ 0x30
 800689e:	d818      	bhi.n	80068d2 <UART_SetConfig+0x1a2>
 80068a0:	2b20      	cmp	r3, #32
 80068a2:	d00a      	beq.n	80068ba <UART_SetConfig+0x18a>
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	d814      	bhi.n	80068d2 <UART_SetConfig+0x1a2>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d002      	beq.n	80068b2 <UART_SetConfig+0x182>
 80068ac:	2b10      	cmp	r3, #16
 80068ae:	d008      	beq.n	80068c2 <UART_SetConfig+0x192>
 80068b0:	e00f      	b.n	80068d2 <UART_SetConfig+0x1a2>
 80068b2:	2300      	movs	r3, #0
 80068b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068b8:	e0ad      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80068ba:	2302      	movs	r3, #2
 80068bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068c0:	e0a9      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80068c2:	2304      	movs	r3, #4
 80068c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068c8:	e0a5      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80068ca:	2308      	movs	r3, #8
 80068cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068d0:	e0a1      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80068d2:	2310      	movs	r3, #16
 80068d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068d8:	e09d      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a4a      	ldr	r2, [pc, #296]	@ (8006a08 <UART_SetConfig+0x2d8>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d125      	bne.n	8006930 <UART_SetConfig+0x200>
 80068e4:	4b45      	ldr	r3, [pc, #276]	@ (80069fc <UART_SetConfig+0x2cc>)
 80068e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80068f0:	d016      	beq.n	8006920 <UART_SetConfig+0x1f0>
 80068f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068f4:	d818      	bhi.n	8006928 <UART_SetConfig+0x1f8>
 80068f6:	2b80      	cmp	r3, #128	@ 0x80
 80068f8:	d00a      	beq.n	8006910 <UART_SetConfig+0x1e0>
 80068fa:	2b80      	cmp	r3, #128	@ 0x80
 80068fc:	d814      	bhi.n	8006928 <UART_SetConfig+0x1f8>
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <UART_SetConfig+0x1d8>
 8006902:	2b40      	cmp	r3, #64	@ 0x40
 8006904:	d008      	beq.n	8006918 <UART_SetConfig+0x1e8>
 8006906:	e00f      	b.n	8006928 <UART_SetConfig+0x1f8>
 8006908:	2300      	movs	r3, #0
 800690a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800690e:	e082      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006910:	2302      	movs	r3, #2
 8006912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006916:	e07e      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006918:	2304      	movs	r3, #4
 800691a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800691e:	e07a      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006920:	2308      	movs	r3, #8
 8006922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006926:	e076      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006928:	2310      	movs	r3, #16
 800692a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800692e:	e072      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a35      	ldr	r2, [pc, #212]	@ (8006a0c <UART_SetConfig+0x2dc>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d12a      	bne.n	8006990 <UART_SetConfig+0x260>
 800693a:	4b30      	ldr	r3, [pc, #192]	@ (80069fc <UART_SetConfig+0x2cc>)
 800693c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006940:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006944:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006948:	d01a      	beq.n	8006980 <UART_SetConfig+0x250>
 800694a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800694e:	d81b      	bhi.n	8006988 <UART_SetConfig+0x258>
 8006950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006954:	d00c      	beq.n	8006970 <UART_SetConfig+0x240>
 8006956:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800695a:	d815      	bhi.n	8006988 <UART_SetConfig+0x258>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <UART_SetConfig+0x238>
 8006960:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006964:	d008      	beq.n	8006978 <UART_SetConfig+0x248>
 8006966:	e00f      	b.n	8006988 <UART_SetConfig+0x258>
 8006968:	2300      	movs	r3, #0
 800696a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800696e:	e052      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006970:	2302      	movs	r3, #2
 8006972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006976:	e04e      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006978:	2304      	movs	r3, #4
 800697a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800697e:	e04a      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006980:	2308      	movs	r3, #8
 8006982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006986:	e046      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006988:	2310      	movs	r3, #16
 800698a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800698e:	e042      	b.n	8006a16 <UART_SetConfig+0x2e6>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a17      	ldr	r2, [pc, #92]	@ (80069f4 <UART_SetConfig+0x2c4>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d13a      	bne.n	8006a10 <UART_SetConfig+0x2e0>
 800699a:	4b18      	ldr	r3, [pc, #96]	@ (80069fc <UART_SetConfig+0x2cc>)
 800699c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80069a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069a8:	d01a      	beq.n	80069e0 <UART_SetConfig+0x2b0>
 80069aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ae:	d81b      	bhi.n	80069e8 <UART_SetConfig+0x2b8>
 80069b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069b4:	d00c      	beq.n	80069d0 <UART_SetConfig+0x2a0>
 80069b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069ba:	d815      	bhi.n	80069e8 <UART_SetConfig+0x2b8>
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <UART_SetConfig+0x298>
 80069c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c4:	d008      	beq.n	80069d8 <UART_SetConfig+0x2a8>
 80069c6:	e00f      	b.n	80069e8 <UART_SetConfig+0x2b8>
 80069c8:	2300      	movs	r3, #0
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ce:	e022      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80069d0:	2302      	movs	r3, #2
 80069d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069d6:	e01e      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80069d8:	2304      	movs	r3, #4
 80069da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069de:	e01a      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80069e0:	2308      	movs	r3, #8
 80069e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069e6:	e016      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80069e8:	2310      	movs	r3, #16
 80069ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ee:	e012      	b.n	8006a16 <UART_SetConfig+0x2e6>
 80069f0:	efff69f3 	.word	0xefff69f3
 80069f4:	40008000 	.word	0x40008000
 80069f8:	40013800 	.word	0x40013800
 80069fc:	40021000 	.word	0x40021000
 8006a00:	40004400 	.word	0x40004400
 8006a04:	40004800 	.word	0x40004800
 8006a08:	40004c00 	.word	0x40004c00
 8006a0c:	40005000 	.word	0x40005000
 8006a10:	2310      	movs	r3, #16
 8006a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8006c98 <UART_SetConfig+0x568>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d17a      	bne.n	8006b16 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d824      	bhi.n	8006a72 <UART_SetConfig+0x342>
 8006a28:	a201      	add	r2, pc, #4	@ (adr r2, 8006a30 <UART_SetConfig+0x300>)
 8006a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2e:	bf00      	nop
 8006a30:	08006a55 	.word	0x08006a55
 8006a34:	08006a73 	.word	0x08006a73
 8006a38:	08006a5d 	.word	0x08006a5d
 8006a3c:	08006a73 	.word	0x08006a73
 8006a40:	08006a63 	.word	0x08006a63
 8006a44:	08006a73 	.word	0x08006a73
 8006a48:	08006a73 	.word	0x08006a73
 8006a4c:	08006a73 	.word	0x08006a73
 8006a50:	08006a6b 	.word	0x08006a6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a54:	f7fd fdba 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8006a58:	61f8      	str	r0, [r7, #28]
        break;
 8006a5a:	e010      	b.n	8006a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8006c9c <UART_SetConfig+0x56c>)
 8006a5e:	61fb      	str	r3, [r7, #28]
        break;
 8006a60:	e00d      	b.n	8006a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a62:	f7fd fd1b 	bl	800449c <HAL_RCC_GetSysClockFreq>
 8006a66:	61f8      	str	r0, [r7, #28]
        break;
 8006a68:	e009      	b.n	8006a7e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a6e:	61fb      	str	r3, [r7, #28]
        break;
 8006a70:	e005      	b.n	8006a7e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006a72:	2300      	movs	r3, #0
 8006a74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006a7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 80fb 	beq.w	8006c7c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	4413      	add	r3, r2
 8006a90:	69fa      	ldr	r2, [r7, #28]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d305      	bcc.n	8006aa2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a9c:	69fa      	ldr	r2, [r7, #28]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d903      	bls.n	8006aaa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006aa8:	e0e8      	b.n	8006c7c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	2200      	movs	r2, #0
 8006aae:	461c      	mov	r4, r3
 8006ab0:	4615      	mov	r5, r2
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	f04f 0300 	mov.w	r3, #0
 8006aba:	022b      	lsls	r3, r5, #8
 8006abc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006ac0:	0222      	lsls	r2, r4, #8
 8006ac2:	68f9      	ldr	r1, [r7, #12]
 8006ac4:	6849      	ldr	r1, [r1, #4]
 8006ac6:	0849      	lsrs	r1, r1, #1
 8006ac8:	2000      	movs	r0, #0
 8006aca:	4688      	mov	r8, r1
 8006acc:	4681      	mov	r9, r0
 8006ace:	eb12 0a08 	adds.w	sl, r2, r8
 8006ad2:	eb43 0b09 	adc.w	fp, r3, r9
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	603b      	str	r3, [r7, #0]
 8006ade:	607a      	str	r2, [r7, #4]
 8006ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ae4:	4650      	mov	r0, sl
 8006ae6:	4659      	mov	r1, fp
 8006ae8:	f7f9 fce2 	bl	80004b0 <__aeabi_uldivmod>
 8006aec:	4602      	mov	r2, r0
 8006aee:	460b      	mov	r3, r1
 8006af0:	4613      	mov	r3, r2
 8006af2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006afa:	d308      	bcc.n	8006b0e <UART_SetConfig+0x3de>
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b02:	d204      	bcs.n	8006b0e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	69ba      	ldr	r2, [r7, #24]
 8006b0a:	60da      	str	r2, [r3, #12]
 8006b0c:	e0b6      	b.n	8006c7c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006b14:	e0b2      	b.n	8006c7c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b1e:	d15e      	bne.n	8006bde <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006b20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d828      	bhi.n	8006b7a <UART_SetConfig+0x44a>
 8006b28:	a201      	add	r2, pc, #4	@ (adr r2, 8006b30 <UART_SetConfig+0x400>)
 8006b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2e:	bf00      	nop
 8006b30:	08006b55 	.word	0x08006b55
 8006b34:	08006b5d 	.word	0x08006b5d
 8006b38:	08006b65 	.word	0x08006b65
 8006b3c:	08006b7b 	.word	0x08006b7b
 8006b40:	08006b6b 	.word	0x08006b6b
 8006b44:	08006b7b 	.word	0x08006b7b
 8006b48:	08006b7b 	.word	0x08006b7b
 8006b4c:	08006b7b 	.word	0x08006b7b
 8006b50:	08006b73 	.word	0x08006b73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b54:	f7fd fd3a 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8006b58:	61f8      	str	r0, [r7, #28]
        break;
 8006b5a:	e014      	b.n	8006b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b5c:	f7fd fd4c 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 8006b60:	61f8      	str	r0, [r7, #28]
        break;
 8006b62:	e010      	b.n	8006b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b64:	4b4d      	ldr	r3, [pc, #308]	@ (8006c9c <UART_SetConfig+0x56c>)
 8006b66:	61fb      	str	r3, [r7, #28]
        break;
 8006b68:	e00d      	b.n	8006b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b6a:	f7fd fc97 	bl	800449c <HAL_RCC_GetSysClockFreq>
 8006b6e:	61f8      	str	r0, [r7, #28]
        break;
 8006b70:	e009      	b.n	8006b86 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b76:	61fb      	str	r3, [r7, #28]
        break;
 8006b78:	e005      	b.n	8006b86 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d077      	beq.n	8006c7c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	005a      	lsls	r2, r3, #1
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	085b      	lsrs	r3, r3, #1
 8006b96:	441a      	add	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	2b0f      	cmp	r3, #15
 8006ba6:	d916      	bls.n	8006bd6 <UART_SetConfig+0x4a6>
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bae:	d212      	bcs.n	8006bd6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	f023 030f 	bic.w	r3, r3, #15
 8006bb8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006bba:	69bb      	ldr	r3, [r7, #24]
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	f003 0307 	and.w	r3, r3, #7
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	8afb      	ldrh	r3, [r7, #22]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	8afa      	ldrh	r2, [r7, #22]
 8006bd2:	60da      	str	r2, [r3, #12]
 8006bd4:	e052      	b.n	8006c7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006bdc:	e04e      	b.n	8006c7c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bde:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006be2:	2b08      	cmp	r3, #8
 8006be4:	d827      	bhi.n	8006c36 <UART_SetConfig+0x506>
 8006be6:	a201      	add	r2, pc, #4	@ (adr r2, 8006bec <UART_SetConfig+0x4bc>)
 8006be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bec:	08006c11 	.word	0x08006c11
 8006bf0:	08006c19 	.word	0x08006c19
 8006bf4:	08006c21 	.word	0x08006c21
 8006bf8:	08006c37 	.word	0x08006c37
 8006bfc:	08006c27 	.word	0x08006c27
 8006c00:	08006c37 	.word	0x08006c37
 8006c04:	08006c37 	.word	0x08006c37
 8006c08:	08006c37 	.word	0x08006c37
 8006c0c:	08006c2f 	.word	0x08006c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c10:	f7fd fcdc 	bl	80045cc <HAL_RCC_GetPCLK1Freq>
 8006c14:	61f8      	str	r0, [r7, #28]
        break;
 8006c16:	e014      	b.n	8006c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c18:	f7fd fcee 	bl	80045f8 <HAL_RCC_GetPCLK2Freq>
 8006c1c:	61f8      	str	r0, [r7, #28]
        break;
 8006c1e:	e010      	b.n	8006c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c20:	4b1e      	ldr	r3, [pc, #120]	@ (8006c9c <UART_SetConfig+0x56c>)
 8006c22:	61fb      	str	r3, [r7, #28]
        break;
 8006c24:	e00d      	b.n	8006c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c26:	f7fd fc39 	bl	800449c <HAL_RCC_GetSysClockFreq>
 8006c2a:	61f8      	str	r0, [r7, #28]
        break;
 8006c2c:	e009      	b.n	8006c42 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c32:	61fb      	str	r3, [r7, #28]
        break;
 8006c34:	e005      	b.n	8006c42 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006c40:	bf00      	nop
    }

    if (pclk != 0U)
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d019      	beq.n	8006c7c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	085a      	lsrs	r2, r3, #1
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	441a      	add	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c5a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	2b0f      	cmp	r3, #15
 8006c60:	d909      	bls.n	8006c76 <UART_SetConfig+0x546>
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c68:	d205      	bcs.n	8006c76 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60da      	str	r2, [r3, #12]
 8006c74:	e002      	b.n	8006c7c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006c88:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3728      	adds	r7, #40	@ 0x28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c96:	bf00      	nop
 8006c98:	40008000 	.word	0x40008000
 8006c9c:	00f42400 	.word	0x00f42400

08006ca0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cac:	f003 0308 	and.w	r3, r3, #8
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00a      	beq.n	8006cca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cce:	f003 0301 	and.w	r3, r3, #1
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00a      	beq.n	8006cec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d00a      	beq.n	8006d0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d12:	f003 0304 	and.w	r3, r3, #4
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d34:	f003 0310 	and.w	r3, r3, #16
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00a      	beq.n	8006d52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d56:	f003 0320 	and.w	r3, r3, #32
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00a      	beq.n	8006d74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	430a      	orrs	r2, r1
 8006d72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d01a      	beq.n	8006db6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	430a      	orrs	r2, r1
 8006d94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d9e:	d10a      	bne.n	8006db6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	430a      	orrs	r2, r1
 8006db4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00a      	beq.n	8006dd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	605a      	str	r2, [r3, #4]
  }
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b098      	sub	sp, #96	@ 0x60
 8006de8:	af02      	add	r7, sp, #8
 8006dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006df4:	f7fb f888 	bl	8001f08 <HAL_GetTick>
 8006df8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	2b08      	cmp	r3, #8
 8006e06:	d12e      	bne.n	8006e66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e10:	2200      	movs	r2, #0
 8006e12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f88c 	bl	8006f34 <UART_WaitOnFlagUntilTimeout>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d021      	beq.n	8006e66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e36:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e6      	bne.n	8006e22 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2220      	movs	r2, #32
 8006e58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e062      	b.n	8006f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0304 	and.w	r3, r3, #4
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	d149      	bne.n	8006f08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f856 	bl	8006f34 <UART_WaitOnFlagUntilTimeout>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d03c      	beq.n	8006f08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	e853 3f00 	ldrex	r3, [r3]
 8006e9a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eb4:	e841 2300 	strex	r3, r2, [r1]
 8006eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e6      	bne.n	8006e8e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3308      	adds	r3, #8
 8006ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	e853 3f00 	ldrex	r3, [r3]
 8006ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0301 	bic.w	r3, r3, #1
 8006ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3308      	adds	r3, #8
 8006ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee0:	61fa      	str	r2, [r7, #28]
 8006ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee4:	69b9      	ldr	r1, [r7, #24]
 8006ee6:	69fa      	ldr	r2, [r7, #28]
 8006ee8:	e841 2300 	strex	r3, r2, [r1]
 8006eec:	617b      	str	r3, [r7, #20]
   return(result);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1e5      	bne.n	8006ec0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e011      	b.n	8006f2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2220      	movs	r2, #32
 8006f0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2220      	movs	r2, #32
 8006f12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006f2a:	2300      	movs	r3, #0
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3758      	adds	r7, #88	@ 0x58
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	603b      	str	r3, [r7, #0]
 8006f40:	4613      	mov	r3, r2
 8006f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f44:	e04f      	b.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4c:	d04b      	beq.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f4e:	f7fa ffdb 	bl	8001f08 <HAL_GetTick>
 8006f52:	4602      	mov	r2, r0
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	1ad3      	subs	r3, r2, r3
 8006f58:	69ba      	ldr	r2, [r7, #24]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d302      	bcc.n	8006f64 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f64:	2303      	movs	r3, #3
 8006f66:	e04e      	b.n	8007006 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d037      	beq.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2b80      	cmp	r3, #128	@ 0x80
 8006f7a:	d034      	beq.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	2b40      	cmp	r3, #64	@ 0x40
 8006f80:	d031      	beq.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	69db      	ldr	r3, [r3, #28]
 8006f88:	f003 0308 	and.w	r3, r3, #8
 8006f8c:	2b08      	cmp	r3, #8
 8006f8e:	d110      	bne.n	8006fb2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	2208      	movs	r2, #8
 8006f96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 f838 	bl	800700e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e029      	b.n	8007006 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	69db      	ldr	r3, [r3, #28]
 8006fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fc0:	d111      	bne.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 f81e 	bl	800700e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e00f      	b.n	8007006 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69da      	ldr	r2, [r3, #28]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	4013      	ands	r3, r2
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	bf0c      	ite	eq
 8006ff6:	2301      	moveq	r3, #1
 8006ff8:	2300      	movne	r3, #0
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	79fb      	ldrb	r3, [r7, #7]
 8007000:	429a      	cmp	r2, r3
 8007002:	d0a0      	beq.n	8006f46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800700e:	b480      	push	{r7}
 8007010:	b095      	sub	sp, #84	@ 0x54
 8007012:	af00      	add	r7, sp, #0
 8007014:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800701e:	e853 3f00 	ldrex	r3, [r3]
 8007022:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800702a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007034:	643b      	str	r3, [r7, #64]	@ 0x40
 8007036:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800703a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e6      	bne.n	8007016 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3308      	adds	r3, #8
 800704e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007050:	6a3b      	ldr	r3, [r7, #32]
 8007052:	e853 3f00 	ldrex	r3, [r3]
 8007056:	61fb      	str	r3, [r7, #28]
   return(result);
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	f023 0301 	bic.w	r3, r3, #1
 800705e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007068:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800706a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800706e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007070:	e841 2300 	strex	r3, r2, [r1]
 8007074:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1e5      	bne.n	8007048 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007080:	2b01      	cmp	r3, #1
 8007082:	d118      	bne.n	80070b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	60bb      	str	r3, [r7, #8]
   return(result);
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f023 0310 	bic.w	r3, r3, #16
 8007098:	647b      	str	r3, [r7, #68]	@ 0x44
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070a2:	61bb      	str	r3, [r7, #24]
 80070a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6979      	ldr	r1, [r7, #20]
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	613b      	str	r3, [r7, #16]
   return(result);
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e6      	bne.n	8007084 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2220      	movs	r2, #32
 80070ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80070ca:	bf00      	nop
 80070cc:	3754      	adds	r7, #84	@ 0x54
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
	...

080070d8 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b096      	sub	sp, #88	@ 0x58
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	3303      	adds	r3, #3
 80070ea:	f023 0303 	bic.w	r3, r3, #3
 80070ee:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80070f0:	f3ef 8310 	mrs	r3, PRIMASK
 80070f4:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 80070f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 80070f8:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80070fa:	b672      	cpsid	i
#endif
    return(int_posture);
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80070fe:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8007100:	4b55      	ldr	r3, [pc, #340]	@ (8007258 <_tx_byte_allocate+0x180>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8007106:	2300      	movs	r3, #0
 8007108:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800710e:	621a      	str	r2, [r3, #32]
 8007110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007112:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007116:	f383 8810 	msr	PRIMASK, r3
}
 800711a:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 f9b2 	bl	8007488 <_tx_byte_pool_search>
 8007124:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007126:	f3ef 8310 	mrs	r3, PRIMASK
 800712a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800712c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800712e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007130:	b672      	cpsid	i
    return(int_posture);
 8007132:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8007134:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8007136:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007138:	2b00      	cmp	r3, #0
 800713a:	d002      	beq.n	8007142 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800713c:	2301      	movs	r3, #1
 800713e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007140:	e006      	b.n	8007150 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007148:	429a      	cmp	r2, r3
 800714a:	d101      	bne.n	8007150 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800714c:	2301      	movs	r3, #1
 800714e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8007150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0d9      	beq.n	800710a <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800715a:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800715c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800715e:	2b00      	cmp	r3, #0
 8007160:	d008      	beq.n	8007174 <_tx_byte_allocate+0x9c>
 8007162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007164:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	f383 8810 	msr	PRIMASK, r3
}
 800716c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800716e:	2300      	movs	r3, #0
 8007170:	653b      	str	r3, [r7, #80]	@ 0x50
 8007172:	e06c      	b.n	800724e <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d061      	beq.n	800723e <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800717a:	4b38      	ldr	r3, [pc, #224]	@ (800725c <_tx_byte_allocate+0x184>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d007      	beq.n	8007192 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8007182:	2310      	movs	r3, #16
 8007184:	653b      	str	r3, [r7, #80]	@ 0x50
 8007186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007188:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	f383 8810 	msr	PRIMASK, r3
}
 8007190:	e05d      	b.n	800724e <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8007192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007194:	4a32      	ldr	r2, [pc, #200]	@ (8007260 <_tx_byte_allocate+0x188>)
 8007196:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8007198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800719e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 80071a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80071aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071b4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c2:	1c5a      	adds	r2, r3, #1
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80071c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d109      	bne.n	80071e2 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071d2:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80071d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071d8:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80071da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071de:	675a      	str	r2, [r3, #116]	@ 0x74
 80071e0:	e011      	b.n	8007206 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80071e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80071ec:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80071ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071f2:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80071f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80071f8:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80071fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071fe:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8007200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007202:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007204:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8007206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007208:	2209      	movs	r2, #9
 800720a:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800720c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800720e:	2201      	movs	r2, #1
 8007210:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8007212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8007218:	4b10      	ldr	r3, [pc, #64]	@ (800725c <_tx_byte_allocate+0x184>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3301      	adds	r3, #1
 800721e:	4a0f      	ldr	r2, [pc, #60]	@ (800725c <_tx_byte_allocate+0x184>)
 8007220:	6013      	str	r3, [r2, #0]
 8007222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007224:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	f383 8810 	msr	PRIMASK, r3
}
 800722c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800722e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8007230:	f001 f94a 	bl	80084c8 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8007234:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800723a:	653b      	str	r3, [r7, #80]	@ 0x50
 800723c:	e007      	b.n	800724e <_tx_byte_allocate+0x176>
 800723e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007240:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	f383 8810 	msr	PRIMASK, r3
}
 8007248:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800724a:	2310      	movs	r3, #16
 800724c:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800724e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8007250:	4618      	mov	r0, r3
 8007252:	3758      	adds	r7, #88	@ 0x58
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	200043cc 	.word	0x200043cc
 800725c:	20004464 	.word	0x20004464
 8007260:	08007265 	.word	0x08007265

08007264 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b08e      	sub	sp, #56	@ 0x38
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800726e:	f3ef 8310 	mrs	r3, PRIMASK
 8007272:	623b      	str	r3, [r7, #32]
    return(posture);
 8007274:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007276:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007278:	b672      	cpsid	i
    return(int_posture);
 800727a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007282:	4a33      	ldr	r2, [pc, #204]	@ (8007350 <_tx_byte_pool_cleanup+0xec>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d158      	bne.n	800733a <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800728e:	683a      	ldr	r2, [r7, #0]
 8007290:	429a      	cmp	r2, r3
 8007292:	d152      	bne.n	800733a <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007298:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800729a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729c:	2b00      	cmp	r3, #0
 800729e:	d04c      	beq.n	800733a <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007354 <_tx_byte_pool_cleanup+0xf0>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d147      	bne.n	800733a <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d043      	beq.n	800733a <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80072b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072bc:	1e5a      	subs	r2, r3, #1
 80072be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c0:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80072c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d103      	bne.n	80072d6 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	2200      	movs	r2, #0
 80072d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80072d4:	e013      	b.n	80072fe <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072da:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072e0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80072e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072e6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80072e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072ec:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 80072ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d102      	bne.n	80072fe <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 80072f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072fc:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007302:	2b09      	cmp	r3, #9
 8007304:	d119      	bne.n	800733a <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2210      	movs	r2, #16
 800730a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800730e:	4b12      	ldr	r3, [pc, #72]	@ (8007358 <_tx_byte_pool_cleanup+0xf4>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	3301      	adds	r3, #1
 8007314:	4a10      	ldr	r2, [pc, #64]	@ (8007358 <_tx_byte_pool_cleanup+0xf4>)
 8007316:	6013      	str	r3, [r2, #0]
 8007318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800731a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f383 8810 	msr	PRIMASK, r3
}
 8007322:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 ffcf 	bl	80082c8 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800732a:	f3ef 8310 	mrs	r3, PRIMASK
 800732e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8007330:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8007332:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007334:	b672      	cpsid	i
    return(int_posture);
 8007336:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
 800733a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f383 8810 	msr	PRIMASK, r3
}
 8007344:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8007346:	bf00      	nop
 8007348:	3738      	adds	r7, #56	@ 0x38
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	08007265 	.word	0x08007265
 8007354:	42595445 	.word	0x42595445
 8007358:	20004464 	.word	0x20004464

0800735c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b08e      	sub	sp, #56	@ 0x38
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800736a:	2234      	movs	r2, #52	@ 0x34
 800736c:	2100      	movs	r1, #0
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f002 fa2e 	bl	80097d0 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	f023 0303 	bic.w	r3, r3, #3
 800737a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	f1a3 0208 	sub.w	r2, r3, #8
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2202      	movs	r2, #2
 80073a8:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80073ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	4413      	add	r3, r2
 80073b4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80073b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b8:	3b04      	subs	r3, #4
 80073ba:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80073c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80073c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c8:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80073ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073cc:	3b04      	subs	r3, #4
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80073d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80073d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80073de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80073e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073e6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80073ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ee:	3304      	adds	r3, #4
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80073f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80073f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007478 <_tx_byte_pool_create+0x11c>)
 80073fa:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007402:	f3ef 8310 	mrs	r3, PRIMASK
 8007406:	61bb      	str	r3, [r7, #24]
    return(posture);
 8007408:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800740a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800740c:	b672      	cpsid	i
    return(int_posture);
 800740e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8007410:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4a19      	ldr	r2, [pc, #100]	@ (800747c <_tx_byte_pool_create+0x120>)
 8007416:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8007418:	4b19      	ldr	r3, [pc, #100]	@ (8007480 <_tx_byte_pool_create+0x124>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d109      	bne.n	8007434 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8007420:	4a18      	ldr	r2, [pc, #96]	@ (8007484 <_tx_byte_pool_create+0x128>)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	631a      	str	r2, [r3, #48]	@ 0x30
 8007432:	e011      	b.n	8007458 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8007434:	4b13      	ldr	r3, [pc, #76]	@ (8007484 <_tx_byte_pool_create+0x128>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743e:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	69fa      	ldr	r2, [r7, #28]
 8007450:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6a3a      	ldr	r2, [r7, #32]
 8007456:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8007458:	4b09      	ldr	r3, [pc, #36]	@ (8007480 <_tx_byte_pool_create+0x124>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	3301      	adds	r3, #1
 800745e:	4a08      	ldr	r2, [pc, #32]	@ (8007480 <_tx_byte_pool_create+0x124>)
 8007460:	6013      	str	r3, [r2, #0]
 8007462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007464:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	f383 8810 	msr	PRIMASK, r3
}
 800746c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3738      	adds	r7, #56	@ 0x38
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	ffffeeee 	.word	0xffffeeee
 800747c:	42595445 	.word	0x42595445
 8007480:	200043c0 	.word	0x200043c0
 8007484:	200043bc 	.word	0x200043bc

08007488 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8007488:	b480      	push	{r7}
 800748a:	b097      	sub	sp, #92	@ 0x5c
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8007492:	2300      	movs	r3, #0
 8007494:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007496:	f3ef 8310 	mrs	r3, PRIMASK
 800749a:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800749c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800749e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80074a0:	b672      	cpsid	i
    return(int_posture);
 80074a2:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 80074a4:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	3b02      	subs	r3, #2
 80074b0:	00db      	lsls	r3, r3, #3
 80074b2:	4413      	add	r3, r2
 80074b4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 80074b6:	683a      	ldr	r2, [r7, #0]
 80074b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d308      	bcc.n	80074d0 <_tx_byte_pool_search+0x48>
 80074be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074c0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80074c2:	69fb      	ldr	r3, [r7, #28]
 80074c4:	f383 8810 	msr	PRIMASK, r3
}
 80074c8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 80074ca:	2300      	movs	r3, #0
 80074cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80074ce:	e0dd      	b.n	800768c <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80074d0:	4b72      	ldr	r3, [pc, #456]	@ (800769c <_tx_byte_pool_search+0x214>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80074da:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	695b      	ldr	r3, [r3, #20]
 80074e0:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	3301      	adds	r3, #1
 80074e8:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 80074ea:	2300      	movs	r3, #0
 80074ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80074ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074f0:	3304      	adds	r3, #4
 80074f2:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80074f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f6:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80074f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a68      	ldr	r2, [pc, #416]	@ (80076a0 <_tx_byte_pool_search+0x218>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d143      	bne.n	800758a <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8007502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007504:	2b00      	cmp	r3, #0
 8007506:	d104      	bne.n	8007512 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800750c:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800750e:	2301      	movs	r3, #1
 8007510:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8007512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007514:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 8007516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800751c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800751e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8007524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007526:	3b08      	subs	r3, #8
 8007528:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800752a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	429a      	cmp	r2, r3
 8007530:	d257      	bcs.n	80075e2 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8007532:	2300      	movs	r3, #0
 8007534:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8007536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007538:	3304      	adds	r3, #4
 800753a:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800753c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753e:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8007540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a56      	ldr	r2, [pc, #344]	@ (80076a0 <_tx_byte_pool_search+0x218>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d113      	bne.n	8007572 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800754a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754c:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800754e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007554:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	1e5a      	subs	r2, r3, #1
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007566:	429a      	cmp	r2, r3
 8007568:	d114      	bne.n	8007594 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800756e:	615a      	str	r2, [r3, #20]
 8007570:	e010      	b.n	8007594 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8007572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007574:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 8007576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800757c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757e:	2b00      	cmp	r3, #0
 8007580:	d008      	beq.n	8007594 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8007582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007584:	3b01      	subs	r3, #1
 8007586:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007588:	e004      	b.n	8007594 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800758a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800758c:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800758e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8007594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007596:	2b00      	cmp	r3, #0
 8007598:	d002      	beq.n	80075a0 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800759a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800759c:	3b01      	subs	r3, #1
 800759e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075a2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f383 8810 	msr	PRIMASK, r3
}
 80075aa:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80075ac:	f3ef 8310 	mrs	r3, PRIMASK
 80075b0:	61bb      	str	r3, [r7, #24]
    return(posture);
 80075b2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80075b4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80075b6:	b672      	cpsid	i
    return(int_posture);
 80075b8:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 80075ba:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d009      	beq.n	80075da <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	3301      	adds	r3, #1
 80075d2:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80075d8:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 80075da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d186      	bne.n	80074ee <_tx_byte_pool_search+0x66>
 80075e0:	e000      	b.n	80075e4 <_tx_byte_pool_search+0x15c>
                    break;
 80075e2:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 80075e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d048      	beq.n	800767c <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 80075ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b13      	cmp	r3, #19
 80075f2:	d91e      	bls.n	8007632 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	3308      	adds	r3, #8
 80075f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80075fa:	4413      	add	r3, r2
 80075fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80075fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007600:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8007602:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007604:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 8007606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760c:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800760e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007610:	3304      	adds	r3, #4
 8007612:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8007614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007616:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8007618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800761a:	4a21      	ldr	r2, [pc, #132]	@ (80076a0 <_tx_byte_pool_search+0x218>)
 800761c:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	1c5a      	adds	r2, r3, #1
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8007628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800762c:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8007632:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007634:	3304      	adds	r3, #4
 8007636:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8007638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763a:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800763c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	689a      	ldr	r2, [r3, #8]
 8007646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	f1a3 0208 	sub.w	r2, r3, #8
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007658:	429a      	cmp	r2, r3
 800765a:	d105      	bne.n	8007668 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800765c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800765e:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8007660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	615a      	str	r2, [r3, #20]
 8007668:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800766a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f383 8810 	msr	PRIMASK, r3
}
 8007672:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8007674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007676:	3308      	adds	r3, #8
 8007678:	653b      	str	r3, [r7, #80]	@ 0x50
 800767a:	e007      	b.n	800768c <_tx_byte_pool_search+0x204>
 800767c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800767e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	f383 8810 	msr	PRIMASK, r3
}
 8007686:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 8007688:	2300      	movs	r3, #0
 800768a:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800768c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800768e:	4618      	mov	r0, r3
 8007690:	375c      	adds	r7, #92	@ 0x5c
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	200043cc 	.word	0x200043cc
 80076a0:	ffffeeee 	.word	0xffffeeee

080076a4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80076a8:	f000 fd4c 	bl	8008144 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80076ac:	f001 f8f2 	bl	8008894 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80076b0:	4b12      	ldr	r3, [pc, #72]	@ (80076fc <_tx_initialize_high_level+0x58>)
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	4b12      	ldr	r3, [pc, #72]	@ (8007700 <_tx_initialize_high_level+0x5c>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80076bc:	4b11      	ldr	r3, [pc, #68]	@ (8007704 <_tx_initialize_high_level+0x60>)
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]
 80076c2:	4b11      	ldr	r3, [pc, #68]	@ (8007708 <_tx_initialize_high_level+0x64>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80076c8:	4b10      	ldr	r3, [pc, #64]	@ (800770c <_tx_initialize_high_level+0x68>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	4b10      	ldr	r3, [pc, #64]	@ (8007710 <_tx_initialize_high_level+0x6c>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80076d4:	4b0f      	ldr	r3, [pc, #60]	@ (8007714 <_tx_initialize_high_level+0x70>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]
 80076da:	4b0f      	ldr	r3, [pc, #60]	@ (8007718 <_tx_initialize_high_level+0x74>)
 80076dc:	2200      	movs	r2, #0
 80076de:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80076e0:	4b0e      	ldr	r3, [pc, #56]	@ (800771c <_tx_initialize_high_level+0x78>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]
 80076e6:	4b0e      	ldr	r3, [pc, #56]	@ (8007720 <_tx_initialize_high_level+0x7c>)
 80076e8:	2200      	movs	r2, #0
 80076ea:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80076ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007724 <_tx_initialize_high_level+0x80>)
 80076ee:	2200      	movs	r2, #0
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007728 <_tx_initialize_high_level+0x84>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	601a      	str	r2, [r3, #0]
#endif
}
 80076f8:	bf00      	nop
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	20004394 	.word	0x20004394
 8007700:	20004398 	.word	0x20004398
 8007704:	2000439c 	.word	0x2000439c
 8007708:	200043a0 	.word	0x200043a0
 800770c:	200043a4 	.word	0x200043a4
 8007710:	200043a8 	.word	0x200043a8
 8007714:	200043b4 	.word	0x200043b4
 8007718:	200043b8 	.word	0x200043b8
 800771c:	200043bc 	.word	0x200043bc
 8007720:	200043c0 	.word	0x200043c0
 8007724:	200043ac 	.word	0x200043ac
 8007728:	200043b0 	.word	0x200043b0

0800772c <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8007730:	4b10      	ldr	r3, [pc, #64]	@ (8007774 <_tx_initialize_kernel_enter+0x48>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8007738:	d00c      	beq.n	8007754 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800773a:	4b0e      	ldr	r3, [pc, #56]	@ (8007774 <_tx_initialize_kernel_enter+0x48>)
 800773c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8007740:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8007742:	f7f8 fd45 	bl	80001d0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8007746:	f7ff ffad 	bl	80076a4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800774a:	4b0b      	ldr	r3, [pc, #44]	@ (8007778 <_tx_initialize_kernel_enter+0x4c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3301      	adds	r3, #1
 8007750:	4a09      	ldr	r2, [pc, #36]	@ (8007778 <_tx_initialize_kernel_enter+0x4c>)
 8007752:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8007754:	4b07      	ldr	r3, [pc, #28]	@ (8007774 <_tx_initialize_kernel_enter+0x48>)
 8007756:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800775a:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800775c:	4b07      	ldr	r3, [pc, #28]	@ (800777c <_tx_initialize_kernel_enter+0x50>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4618      	mov	r0, r3
 8007762:	f7f9 f83b 	bl	80007dc <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8007766:	4b03      	ldr	r3, [pc, #12]	@ (8007774 <_tx_initialize_kernel_enter+0x48>)
 8007768:	2200      	movs	r2, #0
 800776a:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800776c:	f7f8 fd70 	bl	8000250 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8007770:	bf00      	nop
 8007772:	bd80      	pop	{r7, pc}
 8007774:	2000001c 	.word	0x2000001c
 8007778:	20004464 	.word	0x20004464
 800777c:	200043c4 	.word	0x200043c4

08007780 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08e      	sub	sp, #56	@ 0x38
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800778a:	f3ef 8310 	mrs	r3, PRIMASK
 800778e:	623b      	str	r3, [r7, #32]
    return(posture);
 8007790:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007792:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007794:	b672      	cpsid	i
    return(int_posture);
 8007796:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800779e:	4a37      	ldr	r2, [pc, #220]	@ (800787c <_tx_queue_cleanup+0xfc>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d161      	bne.n	8007868 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80077aa:	683a      	ldr	r2, [r7, #0]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d15b      	bne.n	8007868 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 80077b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d055      	beq.n	8007868 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 80077bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007880 <_tx_queue_cleanup+0x100>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d150      	bne.n	8007868 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d04c      	beq.n	8007868 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d8:	1e5a      	subs	r2, r3, #1
 80077da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077dc:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80077de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80077e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d103      	bne.n	80077f2 <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 80077ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ec:	2200      	movs	r2, #0
 80077ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80077f0:	e013      	b.n	800781a <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f6:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80077fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007802:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007808:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800780a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	429a      	cmp	r2, r3
 8007812:	d102      	bne.n	800781a <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 8007814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007818:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800781e:	2b05      	cmp	r3, #5
 8007820:	d122      	bne.n	8007868 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d004      	beq.n	8007834 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	220b      	movs	r2, #11
 800782e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8007832:	e003      	b.n	800783c <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	220a      	movs	r2, #10
 8007838:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800783c:	4b11      	ldr	r3, [pc, #68]	@ (8007884 <_tx_queue_cleanup+0x104>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3301      	adds	r3, #1
 8007842:	4a10      	ldr	r2, [pc, #64]	@ (8007884 <_tx_queue_cleanup+0x104>)
 8007844:	6013      	str	r3, [r2, #0]
 8007846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007848:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f383 8810 	msr	PRIMASK, r3
}
 8007850:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fd38 	bl	80082c8 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007858:	f3ef 8310 	mrs	r3, PRIMASK
 800785c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800785e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8007860:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007862:	b672      	cpsid	i
    return(int_posture);
 8007864:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8007866:	637b      	str	r3, [r7, #52]	@ 0x34
 8007868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800786a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f383 8810 	msr	PRIMASK, r3
}
 8007872:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8007874:	bf00      	nop
 8007876:	3738      	adds	r7, #56	@ 0x38
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	08007781 	.word	0x08007781
 8007880:	51554555 	.word	0x51554555
 8007884:	20004464 	.word	0x20004464

08007888 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b08c      	sub	sp, #48	@ 0x30
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	607a      	str	r2, [r7, #4]
 8007894:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8007896:	2238      	movs	r2, #56	@ 0x38
 8007898:	2100      	movs	r1, #0
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f001 ff98 	bl	80097d0 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 80078b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	fb02 f303 	mul.w	r3, r2, r3
 80078c0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	683a      	ldr	r2, [r7, #0]
 80078c6:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	699a      	ldr	r2, [r3, #24]
 80078cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	441a      	add	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	683a      	ldr	r2, [r7, #0]
 80078da:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	683a      	ldr	r2, [r7, #0]
 80078e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078e6:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078ec:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80078ee:	f3ef 8310 	mrs	r3, PRIMASK
 80078f2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80078f4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80078f6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80078f8:	b672      	cpsid	i
    return(int_posture);
 80078fa:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 80078fc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	4a18      	ldr	r2, [pc, #96]	@ (8007964 <_tx_queue_create+0xdc>)
 8007902:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 8007904:	4b18      	ldr	r3, [pc, #96]	@ (8007968 <_tx_queue_create+0xe0>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d109      	bne.n	8007920 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800790c:	4a17      	ldr	r2, [pc, #92]	@ (800796c <_tx_queue_create+0xe4>)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	635a      	str	r2, [r3, #52]	@ 0x34
 800791e:	e011      	b.n	8007944 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 8007920:	4b12      	ldr	r3, [pc, #72]	@ (800796c <_tx_queue_create+0xe4>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800792a:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800792c:	6a3b      	ldr	r3, [r7, #32]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	69fa      	ldr	r2, [r7, #28]
 800793c:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6a3a      	ldr	r2, [r7, #32]
 8007942:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 8007944:	4b08      	ldr	r3, [pc, #32]	@ (8007968 <_tx_queue_create+0xe0>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	3301      	adds	r3, #1
 800794a:	4a07      	ldr	r2, [pc, #28]	@ (8007968 <_tx_queue_create+0xe0>)
 800794c:	6013      	str	r3, [r2, #0]
 800794e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007950:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	f383 8810 	msr	PRIMASK, r3
}
 8007958:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3730      	adds	r7, #48	@ 0x30
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	51554555 	.word	0x51554555
 8007968:	200043a0 	.word	0x200043a0
 800796c:	2000439c 	.word	0x2000439c

08007970 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b096      	sub	sp, #88	@ 0x58
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800797c:	2300      	movs	r3, #0
 800797e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007980:	f3ef 8310 	mrs	r3, PRIMASK
 8007984:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 8007988:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800798a:	b672      	cpsid	i
    return(int_posture);
 800798c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800798e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007994:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	2b00      	cmp	r3, #0
 800799c:	f000 8136 	beq.w	8007c0c <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 80079a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d13c      	bne.n	8007a20 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80079b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079b8:	1d13      	adds	r3, r2, #4
 80079ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80079bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079be:	1d19      	adds	r1, r3, #4
 80079c0:	6539      	str	r1, [r7, #80]	@ 0x50
 80079c2:	6812      	ldr	r2, [r2, #0]
 80079c4:	601a      	str	r2, [r3, #0]
 80079c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d90e      	bls.n	80079ea <_tx_queue_receive+0x7a>
 80079cc:	e007      	b.n	80079de <_tx_queue_receive+0x6e>
 80079ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079d0:	1d13      	adds	r3, r2, #4
 80079d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80079d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079d6:	1d19      	adds	r1, r3, #4
 80079d8:	6539      	str	r1, [r7, #80]	@ 0x50
 80079da:	6812      	ldr	r2, [r2, #0]
 80079dc:	601a      	str	r2, [r3, #0]
 80079de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079e0:	3b01      	subs	r3, #1
 80079e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1f1      	bne.n	80079ce <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d102      	bne.n	80079fa <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079fe:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	695b      	ldr	r3, [r3, #20]
 8007a04:	1c5a      	adds	r2, r3, #1
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	1e5a      	subs	r2, r3, #1
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	611a      	str	r2, [r3, #16]
 8007a14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a16:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1a:	f383 8810 	msr	PRIMASK, r3
}
 8007a1e:	e163      	b.n	8007ce8 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a24:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 8007a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d153      	bne.n	8007ad8 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8007a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a34:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8007a40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a42:	1d13      	adds	r3, r2, #4
 8007a44:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a48:	1d19      	adds	r1, r3, #4
 8007a4a:	6539      	str	r1, [r7, #80]	@ 0x50
 8007a4c:	6812      	ldr	r2, [r2, #0]
 8007a4e:	601a      	str	r2, [r3, #0]
 8007a50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d90e      	bls.n	8007a74 <_tx_queue_receive+0x104>
 8007a56:	e007      	b.n	8007a68 <_tx_queue_receive+0xf8>
 8007a58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a5a:	1d13      	adds	r3, r2, #4
 8007a5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a60:	1d19      	adds	r1, r3, #4
 8007a62:	6539      	str	r1, [r7, #80]	@ 0x50
 8007a64:	6812      	ldr	r2, [r2, #0]
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d1f1      	bne.n	8007a58 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8007a74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a76:	3b01      	subs	r3, #1
 8007a78:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8007a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d103      	bne.n	8007a88 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a86:	e00e      	b.n	8007aa6 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8007a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007a92:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8007a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a98:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8007a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a9e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8007aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aa4:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007aaa:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8007aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aae:	2200      	movs	r2, #0
 8007ab0:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8007ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8007aba:	4b8e      	ldr	r3, [pc, #568]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	4a8c      	ldr	r2, [pc, #560]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007ac2:	6013      	str	r3, [r2, #0]
 8007ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aca:	f383 8810 	msr	PRIMASK, r3
}
 8007ace:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8007ad0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007ad2:	f000 fbf9 	bl	80082c8 <_tx_thread_system_resume>
 8007ad6:	e107      	b.n	8007ce8 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8007ae8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007aea:	1d13      	adds	r3, r2, #4
 8007aec:	657b      	str	r3, [r7, #84]	@ 0x54
 8007aee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007af0:	1d19      	adds	r1, r3, #4
 8007af2:	6539      	str	r1, [r7, #80]	@ 0x50
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	601a      	str	r2, [r3, #0]
 8007af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d90e      	bls.n	8007b1c <_tx_queue_receive+0x1ac>
 8007afe:	e007      	b.n	8007b10 <_tx_queue_receive+0x1a0>
 8007b00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b02:	1d13      	adds	r3, r2, #4
 8007b04:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b08:	1d19      	adds	r1, r3, #4
 8007b0a:	6539      	str	r1, [r7, #80]	@ 0x50
 8007b0c:	6812      	ldr	r2, [r2, #0]
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b12:	3b01      	subs	r3, #1
 8007b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1f1      	bne.n	8007b00 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d102      	bne.n	8007b2c <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b30:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8007b32:	4b70      	ldr	r3, [pc, #448]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3301      	adds	r3, #1
 8007b38:	4a6e      	ldr	r2, [pc, #440]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007b3a:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8007b3c:	4b6d      	ldr	r3, [pc, #436]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	4a6c      	ldr	r2, [pc, #432]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007b44:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8007b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b4a:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b50:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8007b58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b5a:	1d13      	adds	r3, r2, #4
 8007b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b60:	1d19      	adds	r1, r3, #4
 8007b62:	6539      	str	r1, [r7, #80]	@ 0x50
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	601a      	str	r2, [r3, #0]
 8007b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d90e      	bls.n	8007b8c <_tx_queue_receive+0x21c>
 8007b6e:	e007      	b.n	8007b80 <_tx_queue_receive+0x210>
 8007b70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b72:	1d13      	adds	r3, r2, #4
 8007b74:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b78:	1d19      	adds	r1, r3, #4
 8007b7a:	6539      	str	r1, [r7, #80]	@ 0x50
 8007b7c:	6812      	ldr	r2, [r2, #0]
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b82:	3b01      	subs	r3, #1
 8007b84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1f1      	bne.n	8007b70 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	69db      	ldr	r3, [r3, #28]
 8007b90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d102      	bne.n	8007b9c <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007ba0:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8007ba8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007baa:	3b01      	subs	r3, #1
 8007bac:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8007bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d103      	bne.n	8007bbc <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8007bba:	e00e      	b.n	8007bda <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8007bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bc6:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8007bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bcc:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8007bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bd2:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8007bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bd6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bd8:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bde:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8007be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be2:	2200      	movs	r2, #0
 8007be4:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8007be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be8:	2200      	movs	r2, #0
 8007bea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8007bee:	4b41      	ldr	r3, [pc, #260]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	4a3f      	ldr	r2, [pc, #252]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bfa:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007bfc:	6a3b      	ldr	r3, [r7, #32]
 8007bfe:	f383 8810 	msr	PRIMASK, r3
}
 8007c02:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8007c04:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007c06:	f000 fb5f 	bl	80082c8 <_tx_thread_system_resume>
 8007c0a:	e06d      	b.n	8007ce8 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d062      	beq.n	8007cd8 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8007c12:	4b38      	ldr	r3, [pc, #224]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d008      	beq.n	8007c2c <_tx_queue_receive+0x2bc>
 8007c1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c1c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	f383 8810 	msr	PRIMASK, r3
}
 8007c24:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 8007c26:	230a      	movs	r3, #10
 8007c28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c2a:	e05d      	b.n	8007ce8 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007c2c:	4b32      	ldr	r3, [pc, #200]	@ (8007cf8 <_tx_queue_receive+0x388>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8007c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c34:	4a31      	ldr	r2, [pc, #196]	@ (8007cfc <_tx_queue_receive+0x38c>)
 8007c36:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8007c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 8007c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c40:	68ba      	ldr	r2, [r7, #8]
 8007c42:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8007c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c46:	2200      	movs	r2, #0
 8007c48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8007c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c56:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8007c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d109      	bne.n	8007c74 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c64:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8007c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c6a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8007c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c70:	675a      	str	r2, [r3, #116]	@ 0x74
 8007c72:	e011      	b.n	8007c98 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c78:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8007c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007c7e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8007c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c84:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8007c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c8a:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8007c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c8e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c90:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8007c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c96:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8007c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8007ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca2:	2205      	movs	r2, #5
 8007ca4:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca8:	2201      	movs	r2, #1
 8007caa:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8007cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8007cb2:	4b10      	ldr	r3, [pc, #64]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8007cf4 <_tx_queue_receive+0x384>)
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cbe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f383 8810 	msr	PRIMASK, r3
}
 8007cc6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8007cc8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007cca:	f000 fbfd 	bl	80084c8 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8007cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cd6:	e007      	b.n	8007ce8 <_tx_queue_receive+0x378>
 8007cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cda:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f383 8810 	msr	PRIMASK, r3
}
 8007ce2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 8007ce4:	230a      	movs	r3, #10
 8007ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 8007ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3758      	adds	r7, #88	@ 0x58
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	20004464 	.word	0x20004464
 8007cf8:	200043cc 	.word	0x200043cc
 8007cfc:	08007781 	.word	0x08007781

08007d00 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b094      	sub	sp, #80	@ 0x50
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d10:	f3ef 8310 	mrs	r3, PRIMASK
 8007d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007d18:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007d1a:	b672      	cpsid	i
    return(int_posture);
 8007d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 8007d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d24:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 809b 	beq.w	8007e66 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8007d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d13c      	bne.n	8007db0 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	1e5a      	subs	r2, r3, #1
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	691b      	ldr	r3, [r3, #16]
 8007d44:	1c5a      	adds	r2, r3, #1
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d52:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8007d5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d5c:	1d13      	adds	r3, r2, #4
 8007d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d62:	1d19      	adds	r1, r3, #4
 8007d64:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d66:	6812      	ldr	r2, [r2, #0]
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d90e      	bls.n	8007d8e <_tx_queue_send+0x8e>
 8007d70:	e007      	b.n	8007d82 <_tx_queue_send+0x82>
 8007d72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d74:	1d13      	adds	r3, r2, #4
 8007d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d7a:	1d19      	adds	r1, r3, #4
 8007d7c:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d7e:	6812      	ldr	r2, [r2, #0]
 8007d80:	601a      	str	r2, [r3, #0]
 8007d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d84:	3b01      	subs	r3, #1
 8007d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1f1      	bne.n	8007d72 <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	69db      	ldr	r3, [r3, #28]
 8007d92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d102      	bne.n	8007d9e <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007da2:	625a      	str	r2, [r3, #36]	@ 0x24
 8007da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007da6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007da8:	6a3b      	ldr	r3, [r7, #32]
 8007daa:	f383 8810 	msr	PRIMASK, r3
}
 8007dae:	e0c8      	b.n	8007f42 <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db4:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	3b01      	subs	r3, #1
 8007dba:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8007dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d103      	bne.n	8007dca <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8007dc8:	e012      	b.n	8007df0 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 8007dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8007dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dd6:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ddc:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8007dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 8007de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007de8:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 8007dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dee:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007df4:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8007df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df8:	2200      	movs	r2, #0
 8007dfa:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8007e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e04:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8007e0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e0e:	1d13      	adds	r3, r2, #4
 8007e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e14:	1d19      	adds	r1, r3, #4
 8007e16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	601a      	str	r2, [r3, #0]
 8007e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d90e      	bls.n	8007e40 <_tx_queue_send+0x140>
 8007e22:	e007      	b.n	8007e34 <_tx_queue_send+0x134>
 8007e24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e26:	1d13      	adds	r3, r2, #4
 8007e28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e2c:	1d19      	adds	r1, r3, #4
 8007e2e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007e30:	6812      	ldr	r2, [r2, #0]
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e36:	3b01      	subs	r3, #1
 8007e38:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1f1      	bne.n	8007e24 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8007e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e42:	2200      	movs	r2, #0
 8007e44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8007e48:	4b40      	ldr	r3, [pc, #256]	@ (8007f4c <_tx_queue_send+0x24c>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8007f4c <_tx_queue_send+0x24c>)
 8007e50:	6013      	str	r3, [r2, #0]
 8007e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e54:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	f383 8810 	msr	PRIMASK, r3
}
 8007e5c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 8007e5e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007e60:	f000 fa32 	bl	80082c8 <_tx_thread_system_resume>
 8007e64:	e06d      	b.n	8007f42 <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d062      	beq.n	8007f32 <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8007e6c:	4b37      	ldr	r3, [pc, #220]	@ (8007f4c <_tx_queue_send+0x24c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d008      	beq.n	8007e86 <_tx_queue_send+0x186>
 8007e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e76:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	f383 8810 	msr	PRIMASK, r3
}
 8007e7e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 8007e80:	230b      	movs	r3, #11
 8007e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e84:	e05d      	b.n	8007f42 <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007e86:	4b32      	ldr	r3, [pc, #200]	@ (8007f50 <_tx_queue_send+0x250>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8007e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e8e:	4a31      	ldr	r2, [pc, #196]	@ (8007f54 <_tx_queue_send+0x254>)
 8007e90:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8007e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 8007e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8007e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8007ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007eac:	1c5a      	adds	r2, r3, #1
 8007eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8007eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d109      	bne.n	8007ece <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ebe:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8007ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ec4:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8007ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007eca:	675a      	str	r2, [r3, #116]	@ 0x74
 8007ecc:	e011      	b.n	8007ef2 <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed2:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8007ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ed8:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8007eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8007ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ee4:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8007ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007eea:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8007eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ef0:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef4:	1c5a      	adds	r2, r3, #1
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8007efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007efc:	2205      	movs	r2, #5
 8007efe:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f02:	2201      	movs	r2, #1
 8007f04:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8007f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8007f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007f4c <_tx_queue_send+0x24c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	3301      	adds	r3, #1
 8007f12:	4a0e      	ldr	r2, [pc, #56]	@ (8007f4c <_tx_queue_send+0x24c>)
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f18:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f383 8810 	msr	PRIMASK, r3
}
 8007f20:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8007f22:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007f24:	f000 fad0 	bl	80084c8 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8007f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f30:	e007      	b.n	8007f42 <_tx_queue_send+0x242>
 8007f32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f34:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	f383 8810 	msr	PRIMASK, r3
}
 8007f3c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 8007f3e:	230b      	movs	r3, #11
 8007f40:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 8007f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3750      	adds	r7, #80	@ 0x50
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	20004464 	.word	0x20004464
 8007f50:	200043cc 	.word	0x200043cc
 8007f54:	08007781 	.word	0x08007781

08007f58 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b092      	sub	sp, #72	@ 0x48
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
 8007f64:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8007f66:	2300      	movs	r3, #0
 8007f68:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8007f6a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f6c:	21ef      	movs	r1, #239	@ 0xef
 8007f6e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8007f70:	f001 fc2e 	bl	80097d0 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8007f74:	22b0      	movs	r2, #176	@ 0xb0
 8007f76:	2100      	movs	r1, #0
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f001 fc29 	bl	80097d0 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007f94:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007f9a:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fa6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007fae:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007fb4:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8007fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8007fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007fc8:	4413      	add	r3, r2
 8007fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007fd0:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8007fd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d007      	beq.n	8007fea <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8007fe8:	e006      	b.n	8007ff8 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fee:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ff4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2203      	movs	r2, #3
 8007ffc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4a48      	ldr	r2, [pc, #288]	@ (8008124 <_tx_thread_create+0x1cc>)
 8008002:	655a      	str	r2, [r3, #84]	@ 0x54
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800800a:	4947      	ldr	r1, [pc, #284]	@ (8008128 <_tx_thread_create+0x1d0>)
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f7f8 f97f 	bl	8000310 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008012:	f3ef 8310 	mrs	r3, PRIMASK
 8008016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800801a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800801c:	b672      	cpsid	i
    return(int_posture);
 800801e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8008020:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	4a41      	ldr	r2, [pc, #260]	@ (800812c <_tx_thread_create+0x1d4>)
 8008026:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8008028:	4b41      	ldr	r3, [pc, #260]	@ (8008130 <_tx_thread_create+0x1d8>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10b      	bne.n	8008048 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8008030:	4a40      	ldr	r2, [pc, #256]	@ (8008134 <_tx_thread_create+0x1dc>)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8008046:	e016      	b.n	8008076 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8008048:	4b3a      	ldr	r3, [pc, #232]	@ (8008134 <_tx_thread_create+0x1dc>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800804e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008054:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8008056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800806a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8008076:	4b2e      	ldr	r3, [pc, #184]	@ (8008130 <_tx_thread_create+0x1d8>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	3301      	adds	r3, #1
 800807c:	4a2c      	ldr	r2, [pc, #176]	@ (8008130 <_tx_thread_create+0x1d8>)
 800807e:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8008080:	4b2d      	ldr	r3, [pc, #180]	@ (8008138 <_tx_thread_create+0x1e0>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	3301      	adds	r3, #1
 8008086:	4a2c      	ldr	r2, [pc, #176]	@ (8008138 <_tx_thread_create+0x1e0>)
 8008088:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800808a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800808c:	2b01      	cmp	r3, #1
 800808e:	d129      	bne.n	80080e4 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008090:	f3ef 8305 	mrs	r3, IPSR
 8008094:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8008096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8008098:	4b28      	ldr	r3, [pc, #160]	@ (800813c <_tx_thread_create+0x1e4>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4313      	orrs	r3, r2
 800809e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80080a2:	d30d      	bcc.n	80080c0 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80080a4:	4b26      	ldr	r3, [pc, #152]	@ (8008140 <_tx_thread_create+0x1e8>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80080aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d009      	beq.n	80080c4 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80080b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b4:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80080b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80080be:	e001      	b.n	80080c4 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80080c0:	2300      	movs	r3, #0
 80080c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80080c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080c8:	6a3b      	ldr	r3, [r7, #32]
 80080ca:	f383 8810 	msr	PRIMASK, r3
}
 80080ce:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 f8f9 	bl	80082c8 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80080d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d01e      	beq.n	800811a <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80080dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080e0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80080e2:	e01a      	b.n	800811a <_tx_thread_create+0x1c2>
 80080e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	f383 8810 	msr	PRIMASK, r3
}
 80080ee:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80080f0:	f3ef 8310 	mrs	r3, PRIMASK
 80080f4:	61bb      	str	r3, [r7, #24]
    return(posture);
 80080f6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80080f8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80080fa:	b672      	cpsid	i
    return(int_posture);
 80080fc:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 80080fe:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8008100:	4b0d      	ldr	r3, [pc, #52]	@ (8008138 <_tx_thread_create+0x1e0>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3b01      	subs	r3, #1
 8008106:	4a0c      	ldr	r2, [pc, #48]	@ (8008138 <_tx_thread_create+0x1e0>)
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800810c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	f383 8810 	msr	PRIMASK, r3
}
 8008114:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8008116:	f000 f89d 	bl	8008254 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3748      	adds	r7, #72	@ 0x48
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	0800879d 	.word	0x0800879d
 8008128:	080081bd 	.word	0x080081bd
 800812c:	54485244 	.word	0x54485244
 8008130:	200043d8 	.word	0x200043d8
 8008134:	200043d4 	.word	0x200043d4
 8008138:	20004464 	.word	0x20004464
 800813c:	2000001c 	.word	0x2000001c
 8008140:	200043d0 	.word	0x200043d0

08008144 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8008148:	4b12      	ldr	r3, [pc, #72]	@ (8008194 <_tx_thread_initialize+0x50>)
 800814a:	2200      	movs	r2, #0
 800814c:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800814e:	4b12      	ldr	r3, [pc, #72]	@ (8008198 <_tx_thread_initialize+0x54>)
 8008150:	2200      	movs	r2, #0
 8008152:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8008154:	4b11      	ldr	r3, [pc, #68]	@ (800819c <_tx_thread_initialize+0x58>)
 8008156:	2200      	movs	r2, #0
 8008158:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800815a:	4b11      	ldr	r3, [pc, #68]	@ (80081a0 <_tx_thread_initialize+0x5c>)
 800815c:	2220      	movs	r2, #32
 800815e:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008160:	2280      	movs	r2, #128	@ 0x80
 8008162:	2100      	movs	r1, #0
 8008164:	480f      	ldr	r0, [pc, #60]	@ (80081a4 <_tx_thread_initialize+0x60>)
 8008166:	f001 fb33 	bl	80097d0 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800816a:	4b0f      	ldr	r3, [pc, #60]	@ (80081a8 <_tx_thread_initialize+0x64>)
 800816c:	2200      	movs	r2, #0
 800816e:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8008170:	4b0e      	ldr	r3, [pc, #56]	@ (80081ac <_tx_thread_initialize+0x68>)
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8008176:	4b0e      	ldr	r3, [pc, #56]	@ (80081b0 <_tx_thread_initialize+0x6c>)
 8008178:	2200      	movs	r2, #0
 800817a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800817c:	4b0d      	ldr	r3, [pc, #52]	@ (80081b4 <_tx_thread_initialize+0x70>)
 800817e:	2200      	movs	r2, #0
 8008180:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8008182:	4b0d      	ldr	r3, [pc, #52]	@ (80081b8 <_tx_thread_initialize+0x74>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800818a:	4a0b      	ldr	r2, [pc, #44]	@ (80081b8 <_tx_thread_initialize+0x74>)
 800818c:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800818e:	bf00      	nop
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	200043cc 	.word	0x200043cc
 8008198:	200043d0 	.word	0x200043d0
 800819c:	200043dc 	.word	0x200043dc
 80081a0:	200043e0 	.word	0x200043e0
 80081a4:	200043e4 	.word	0x200043e4
 80081a8:	200043d4 	.word	0x200043d4
 80081ac:	200043d8 	.word	0x200043d8
 80081b0:	20004464 	.word	0x20004464
 80081b4:	20004468 	.word	0x20004468
 80081b8:	2000446c 	.word	0x2000446c

080081bc <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b088      	sub	sp, #32
 80081c0:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80081c2:	4b21      	ldr	r3, [pc, #132]	@ (8008248 <_tx_thread_shell_entry+0x8c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081cc:	69fa      	ldr	r2, [r7, #28]
 80081ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80081d0:	4610      	mov	r0, r2
 80081d2:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80081d4:	4b1d      	ldr	r3, [pc, #116]	@ (800824c <_tx_thread_shell_entry+0x90>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d003      	beq.n	80081e4 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80081dc:	4b1b      	ldr	r3, [pc, #108]	@ (800824c <_tx_thread_shell_entry+0x90>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	69f8      	ldr	r0, [r7, #28]
 80081e2:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80081e4:	f3ef 8310 	mrs	r3, PRIMASK
 80081e8:	607b      	str	r3, [r7, #4]
    return(posture);
 80081ea:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80081ec:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80081ee:	b672      	cpsid	i
    return(int_posture);
 80081f0:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 80081f2:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	2201      	movs	r2, #1
 80081f8:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	2201      	movs	r2, #1
 80081fe:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	2200      	movs	r2, #0
 8008204:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8008206:	4b12      	ldr	r3, [pc, #72]	@ (8008250 <_tx_thread_shell_entry+0x94>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	3301      	adds	r3, #1
 800820c:	4a10      	ldr	r2, [pc, #64]	@ (8008250 <_tx_thread_shell_entry+0x94>)
 800820e:	6013      	str	r3, [r2, #0]
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	f383 8810 	msr	PRIMASK, r3
}
 800821a:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800821c:	f3ef 8314 	mrs	r3, CONTROL
 8008220:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8008222:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8008224:	617b      	str	r3, [r7, #20]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	f023 0304 	bic.w	r3, r3, #4
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f383 8814 	msr	CONTROL, r3
}
 8008238:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800823a:	69f8      	ldr	r0, [r7, #28]
 800823c:	f000 f944 	bl	80084c8 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8008240:	bf00      	nop
 8008242:	3720      	adds	r7, #32
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}
 8008248:	200043cc 	.word	0x200043cc
 800824c:	20004468 	.word	0x20004468
 8008250:	20004464 	.word	0x20004464

08008254 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8008254:	b480      	push	{r7}
 8008256:	b089      	sub	sp, #36	@ 0x24
 8008258:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800825a:	4b17      	ldr	r3, [pc, #92]	@ (80082b8 <_tx_thread_system_preempt_check+0x64>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d121      	bne.n	80082aa <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8008266:	4b15      	ldr	r3, [pc, #84]	@ (80082bc <_tx_thread_system_preempt_check+0x68>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800826c:	4b14      	ldr	r3, [pc, #80]	@ (80082c0 <_tx_thread_system_preempt_check+0x6c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8008272:	69ba      	ldr	r2, [r7, #24]
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	429a      	cmp	r2, r3
 8008278:	d017      	beq.n	80082aa <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800827a:	4b12      	ldr	r3, [pc, #72]	@ (80082c4 <_tx_thread_system_preempt_check+0x70>)
 800827c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008280:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008282:	f3ef 8305 	mrs	r3, IPSR
 8008286:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8008288:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10c      	bne.n	80082a8 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800828e:	f3ef 8310 	mrs	r3, PRIMASK
 8008292:	60fb      	str	r3, [r7, #12]
    return(posture);
 8008294:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8008296:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8008298:	b662      	cpsie	i
}
 800829a:	bf00      	nop
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f383 8810 	msr	PRIMASK, r3
}
 80082a6:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 80082a8:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 80082aa:	bf00      	nop
 80082ac:	3724      	adds	r7, #36	@ 0x24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	20004464 	.word	0x20004464
 80082bc:	200043cc 	.word	0x200043cc
 80082c0:	200043d0 	.word	0x200043d0
 80082c4:	e000ed04 	.word	0xe000ed04

080082c8 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b096      	sub	sp, #88	@ 0x58
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80082d0:	f3ef 8310 	mrs	r3, PRIMASK
 80082d4:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 80082d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 80082d8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80082da:	b672      	cpsid	i
    return(int_posture);
 80082dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80082de:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	334c      	adds	r3, #76	@ 0x4c
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 fbaf 	bl	8008a50 <_tx_timer_system_deactivate>
 80082f2:	e002      	b.n	80082fa <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80082fa:	4b6c      	ldr	r3, [pc, #432]	@ (80084ac <_tx_thread_system_resume+0x1e4>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	3b01      	subs	r3, #1
 8008300:	4a6a      	ldr	r2, [pc, #424]	@ (80084ac <_tx_thread_system_resume+0x1e4>)
 8008302:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008308:	2b00      	cmp	r3, #0
 800830a:	f040 8083 	bne.w	8008414 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008312:	2b00      	cmp	r3, #0
 8008314:	f000 8097 	beq.w	8008446 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800831c:	2b00      	cmp	r3, #0
 800831e:	d172      	bne.n	8008406 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2200      	movs	r2, #0
 8008324:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800832a:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800832c:	4a60      	ldr	r2, [pc, #384]	@ (80084b0 <_tx_thread_system_resume+0x1e8>)
 800832e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008334:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8008336:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008338:	2b00      	cmp	r3, #0
 800833a:	d154      	bne.n	80083e6 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800833c:	495c      	ldr	r1, [pc, #368]	@ (80084b0 <_tx_thread_system_resume+0x1e8>)
 800833e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8008352:	2201      	movs	r2, #1
 8008354:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008356:	fa02 f303 	lsl.w	r3, r2, r3
 800835a:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800835c:	4b55      	ldr	r3, [pc, #340]	@ (80084b4 <_tx_thread_system_resume+0x1ec>)
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008362:	4313      	orrs	r3, r2
 8008364:	4a53      	ldr	r2, [pc, #332]	@ (80084b4 <_tx_thread_system_resume+0x1ec>)
 8008366:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8008368:	4b53      	ldr	r3, [pc, #332]	@ (80084b8 <_tx_thread_system_resume+0x1f0>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800836e:	429a      	cmp	r2, r3
 8008370:	d269      	bcs.n	8008446 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8008372:	4a51      	ldr	r2, [pc, #324]	@ (80084b8 <_tx_thread_system_resume+0x1f0>)
 8008374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008376:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8008378:	4b50      	ldr	r3, [pc, #320]	@ (80084bc <_tx_thread_system_resume+0x1f4>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800837e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008380:	2b00      	cmp	r3, #0
 8008382:	d103      	bne.n	800838c <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8008384:	4a4d      	ldr	r2, [pc, #308]	@ (80084bc <_tx_thread_system_resume+0x1f4>)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6013      	str	r3, [r2, #0]
 800838a:	e05c      	b.n	8008446 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800838c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800838e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008390:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008392:	429a      	cmp	r2, r3
 8008394:	d257      	bcs.n	8008446 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8008396:	4a49      	ldr	r2, [pc, #292]	@ (80084bc <_tx_thread_system_resume+0x1f4>)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800839e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80083a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a2:	f383 8810 	msr	PRIMASK, r3
}
 80083a6:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80083a8:	4b40      	ldr	r3, [pc, #256]	@ (80084ac <_tx_thread_system_resume+0x1e4>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 80083ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d174      	bne.n	800849e <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80083b4:	4b42      	ldr	r3, [pc, #264]	@ (80084c0 <_tx_thread_system_resume+0x1f8>)
 80083b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083ba:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80083bc:	f3ef 8305 	mrs	r3, IPSR
 80083c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 80083c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d10c      	bne.n	80083e2 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80083c8:	f3ef 8310 	mrs	r3, PRIMASK
 80083cc:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80083ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 80083d0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80083d2:	b662      	cpsie	i
}
 80083d4:	bf00      	nop
 80083d6:	6a3b      	ldr	r3, [r7, #32]
 80083d8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	f383 8810 	msr	PRIMASK, r3
}
 80083e0:	bf00      	nop
}
 80083e2:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 80083e4:	e05b      	b.n	800849e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 80083e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ea:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 80083ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 80083f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083fc:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008402:	621a      	str	r2, [r3, #32]
 8008404:	e01f      	b.n	8008446 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2203      	movs	r2, #3
 8008410:	631a      	str	r2, [r3, #48]	@ 0x30
 8008412:	e018      	b.n	8008446 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008418:	2b01      	cmp	r3, #1
 800841a:	d014      	beq.n	8008446 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008420:	2b02      	cmp	r3, #2
 8008422:	d010      	beq.n	8008446 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008428:	2b00      	cmp	r3, #0
 800842a:	d106      	bne.n	800843a <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	631a      	str	r2, [r3, #48]	@ 0x30
 8008438:	e005      	b.n	8008446 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2203      	movs	r2, #3
 8008444:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8008446:	4b1f      	ldr	r3, [pc, #124]	@ (80084c4 <_tx_thread_system_resume+0x1fc>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800844c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800844e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	f383 8810 	msr	PRIMASK, r3
}
 8008456:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8008458:	4b18      	ldr	r3, [pc, #96]	@ (80084bc <_tx_thread_system_resume+0x1f4>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800845e:	429a      	cmp	r2, r3
 8008460:	d020      	beq.n	80084a4 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008462:	4b12      	ldr	r3, [pc, #72]	@ (80084ac <_tx_thread_system_resume+0x1e4>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8008468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800846a:	2b00      	cmp	r3, #0
 800846c:	d11a      	bne.n	80084a4 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800846e:	4b14      	ldr	r3, [pc, #80]	@ (80084c0 <_tx_thread_system_resume+0x1f8>)
 8008470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008474:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008476:	f3ef 8305 	mrs	r3, IPSR
 800847a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800847c:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10f      	bne.n	80084a2 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008482:	f3ef 8310 	mrs	r3, PRIMASK
 8008486:	613b      	str	r3, [r7, #16]
    return(posture);
 8008488:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800848a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800848c:	b662      	cpsie	i
}
 800848e:	bf00      	nop
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	f383 8810 	msr	PRIMASK, r3
}
 800849a:	bf00      	nop
}
 800849c:	e001      	b.n	80084a2 <_tx_thread_system_resume+0x1da>
                                return;
 800849e:	bf00      	nop
 80084a0:	e000      	b.n	80084a4 <_tx_thread_system_resume+0x1dc>
 80084a2:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 80084a4:	3758      	adds	r7, #88	@ 0x58
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20004464 	.word	0x20004464
 80084b0:	200043e4 	.word	0x200043e4
 80084b4:	200043dc 	.word	0x200043dc
 80084b8:	200043e0 	.word	0x200043e0
 80084bc:	200043d0 	.word	0x200043d0
 80084c0:	e000ed04 	.word	0xe000ed04
 80084c4:	200043cc 	.word	0x200043cc

080084c8 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b09e      	sub	sp, #120	@ 0x78
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80084d0:	4b81      	ldr	r3, [pc, #516]	@ (80086d8 <_tx_thread_system_suspend+0x210>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80084d6:	f3ef 8310 	mrs	r3, PRIMASK
 80084da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 80084dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 80084de:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 80084e0:	b672      	cpsid	i
    return(int_posture);
 80084e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80084e4:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d112      	bne.n	8008514 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80084f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d008      	beq.n	800850c <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80084fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008500:	d004      	beq.n	800850c <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	334c      	adds	r3, #76	@ 0x4c
 8008506:	4618      	mov	r0, r3
 8008508:	f000 fa40 	bl	800898c <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	4a72      	ldr	r2, [pc, #456]	@ (80086dc <_tx_thread_system_suspend+0x214>)
 8008512:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8008514:	4b72      	ldr	r3, [pc, #456]	@ (80086e0 <_tx_thread_system_suspend+0x218>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	3b01      	subs	r3, #1
 800851a:	4a71      	ldr	r2, [pc, #452]	@ (80086e0 <_tx_thread_system_suspend+0x218>)
 800851c:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008522:	2b01      	cmp	r3, #1
 8008524:	f040 80a6 	bne.w	8008674 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008532:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800853a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	429a      	cmp	r2, r3
 8008540:	d015      	beq.n	800856e <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008546:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8008548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800854a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800854c:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800854e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008550:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008552:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8008554:	4a63      	ldr	r2, [pc, #396]	@ (80086e4 <_tx_thread_system_suspend+0x21c>)
 8008556:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	429a      	cmp	r2, r3
 8008560:	d157      	bne.n	8008612 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8008562:	4960      	ldr	r1, [pc, #384]	@ (80086e4 <_tx_thread_system_suspend+0x21c>)
 8008564:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008566:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800856c:	e051      	b.n	8008612 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800856e:	4a5d      	ldr	r2, [pc, #372]	@ (80086e4 <_tx_thread_system_suspend+0x21c>)
 8008570:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008572:	2100      	movs	r1, #0
 8008574:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8008578:	2201      	movs	r2, #1
 800857a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800857c:	fa02 f303 	lsl.w	r3, r2, r3
 8008580:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8008582:	4b59      	ldr	r3, [pc, #356]	@ (80086e8 <_tx_thread_system_suspend+0x220>)
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008588:	43db      	mvns	r3, r3
 800858a:	4013      	ands	r3, r2
 800858c:	4a56      	ldr	r2, [pc, #344]	@ (80086e8 <_tx_thread_system_suspend+0x220>)
 800858e:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8008590:	2300      	movs	r3, #0
 8008592:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8008594:	4b54      	ldr	r3, [pc, #336]	@ (80086e8 <_tx_thread_system_suspend+0x220>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800859a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800859c:	2b00      	cmp	r3, #0
 800859e:	d12b      	bne.n	80085f8 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80085a0:	4b52      	ldr	r3, [pc, #328]	@ (80086ec <_tx_thread_system_suspend+0x224>)
 80085a2:	2220      	movs	r2, #32
 80085a4:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80085a6:	4b52      	ldr	r3, [pc, #328]	@ (80086f0 <_tx_thread_system_suspend+0x228>)
 80085a8:	2200      	movs	r2, #0
 80085aa:	601a      	str	r2, [r3, #0]
 80085ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085ae:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80085b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085b2:	f383 8810 	msr	PRIMASK, r3
}
 80085b6:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80085b8:	4b49      	ldr	r3, [pc, #292]	@ (80086e0 <_tx_thread_system_suspend+0x218>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 80085be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f040 8081 	bne.w	80086c8 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80085c6:	4b4b      	ldr	r3, [pc, #300]	@ (80086f4 <_tx_thread_system_suspend+0x22c>)
 80085c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085cc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80085ce:	f3ef 8305 	mrs	r3, IPSR
 80085d2:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 80085d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10c      	bne.n	80085f4 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80085da:	f3ef 8310 	mrs	r3, PRIMASK
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 80085e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 80085e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 80085e4:	b662      	cpsie	i
}
 80085e6:	bf00      	nop
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80085ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ee:	f383 8810 	msr	PRIMASK, r3
}
 80085f2:	bf00      	nop
}
 80085f4:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80085f6:	e067      	b.n	80086c8 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 80085f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085fa:	fa93 f3a3 	rbit	r3, r3
 80085fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008600:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008602:	fab3 f383 	clz	r3, r3
 8008606:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8008608:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800860a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800860c:	4413      	add	r3, r2
 800860e:	4a37      	ldr	r2, [pc, #220]	@ (80086ec <_tx_thread_system_suspend+0x224>)
 8008610:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8008612:	4b37      	ldr	r3, [pc, #220]	@ (80086f0 <_tx_thread_system_suspend+0x228>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	429a      	cmp	r2, r3
 800861a:	d12b      	bne.n	8008674 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800861c:	4b33      	ldr	r3, [pc, #204]	@ (80086ec <_tx_thread_system_suspend+0x224>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a30      	ldr	r2, [pc, #192]	@ (80086e4 <_tx_thread_system_suspend+0x21c>)
 8008622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008626:	4a32      	ldr	r2, [pc, #200]	@ (80086f0 <_tx_thread_system_suspend+0x228>)
 8008628:	6013      	str	r3, [r2, #0]
 800862a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800862c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	f383 8810 	msr	PRIMASK, r3
}
 8008634:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8008636:	4b2a      	ldr	r3, [pc, #168]	@ (80086e0 <_tx_thread_system_suspend+0x218>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800863c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800863e:	2b00      	cmp	r3, #0
 8008640:	d144      	bne.n	80086cc <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8008642:	4b2c      	ldr	r3, [pc, #176]	@ (80086f4 <_tx_thread_system_suspend+0x22c>)
 8008644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008648:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800864a:	f3ef 8305 	mrs	r3, IPSR
 800864e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8008650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10c      	bne.n	8008670 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008656:	f3ef 8310 	mrs	r3, PRIMASK
 800865a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800865c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800865e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8008660:	b662      	cpsie	i
}
 8008662:	bf00      	nop
 8008664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008666:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008668:	6a3b      	ldr	r3, [r7, #32]
 800866a:	f383 8810 	msr	PRIMASK, r3
}
 800866e:	bf00      	nop
}
 8008670:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8008672:	e02b      	b.n	80086cc <_tx_thread_system_suspend+0x204>
 8008674:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008676:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	f383 8810 	msr	PRIMASK, r3
}
 800867e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8008680:	4b1b      	ldr	r3, [pc, #108]	@ (80086f0 <_tx_thread_system_suspend+0x228>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008686:	429a      	cmp	r2, r3
 8008688:	d022      	beq.n	80086d0 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800868a:	4b15      	ldr	r3, [pc, #84]	@ (80086e0 <_tx_thread_system_suspend+0x218>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8008690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008692:	2b00      	cmp	r3, #0
 8008694:	d11c      	bne.n	80086d0 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8008696:	4b17      	ldr	r3, [pc, #92]	@ (80086f4 <_tx_thread_system_suspend+0x22c>)
 8008698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800869c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800869e:	f3ef 8305 	mrs	r3, IPSR
 80086a2:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80086a4:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10c      	bne.n	80086c4 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80086aa:	f3ef 8310 	mrs	r3, PRIMASK
 80086ae:	617b      	str	r3, [r7, #20]
    return(posture);
 80086b0:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 80086b2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80086b4:	b662      	cpsie	i
}
 80086b6:	bf00      	nop
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f383 8810 	msr	PRIMASK, r3
}
 80086c2:	bf00      	nop
}
 80086c4:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 80086c6:	e003      	b.n	80086d0 <_tx_thread_system_suspend+0x208>
                return;
 80086c8:	bf00      	nop
 80086ca:	e002      	b.n	80086d2 <_tx_thread_system_suspend+0x20a>
            return;
 80086cc:	bf00      	nop
 80086ce:	e000      	b.n	80086d2 <_tx_thread_system_suspend+0x20a>
    return;
 80086d0:	bf00      	nop
}
 80086d2:	3778      	adds	r7, #120	@ 0x78
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	200043cc 	.word	0x200043cc
 80086dc:	200049d0 	.word	0x200049d0
 80086e0:	20004464 	.word	0x20004464
 80086e4:	200043e4 	.word	0x200043e4
 80086e8:	200043dc 	.word	0x200043dc
 80086ec:	200043e0 	.word	0x200043e0
 80086f0:	200043d0 	.word	0x200043d0
 80086f4:	e000ed04 	.word	0xe000ed04

080086f8 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b087      	sub	sp, #28
 80086fc:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80086fe:	4b21      	ldr	r3, [pc, #132]	@ (8008784 <_tx_thread_time_slice+0x8c>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008704:	f3ef 8310 	mrs	r3, PRIMASK
 8008708:	60fb      	str	r3, [r7, #12]
    return(posture);
 800870a:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800870c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800870e:	b672      	cpsid	i
    return(int_posture);
 8008710:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8008712:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8008714:	4b1c      	ldr	r3, [pc, #112]	@ (8008788 <_tx_thread_time_slice+0x90>)
 8008716:	2200      	movs	r2, #0
 8008718:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d024      	beq.n	800876a <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008724:	2b00      	cmp	r3, #0
 8008726:	d120      	bne.n	800876a <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	69da      	ldr	r2, [r3, #28]
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	699b      	ldr	r3, [r3, #24]
 8008734:	4a15      	ldr	r2, [pc, #84]	@ (800878c <_tx_thread_time_slice+0x94>)
 8008736:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	6a1b      	ldr	r3, [r3, #32]
 800873c:	697a      	ldr	r2, [r7, #20]
 800873e:	429a      	cmp	r2, r3
 8008740:	d013      	beq.n	800876a <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800874a:	429a      	cmp	r2, r3
 800874c:	d10d      	bne.n	800876a <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	6a12      	ldr	r2, [r2, #32]
 8008756:	490e      	ldr	r1, [pc, #56]	@ (8008790 <_tx_thread_time_slice+0x98>)
 8008758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800875c:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <_tx_thread_time_slice+0x9c>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a0b      	ldr	r2, [pc, #44]	@ (8008790 <_tx_thread_time_slice+0x98>)
 8008762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008766:	4a0c      	ldr	r2, [pc, #48]	@ (8008798 <_tx_thread_time_slice+0xa0>)
 8008768:	6013      	str	r3, [r2, #0]
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f383 8810 	msr	PRIMASK, r3
}
 8008774:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8008776:	bf00      	nop
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	200043cc 	.word	0x200043cc
 8008788:	20004474 	.word	0x20004474
 800878c:	200049d0 	.word	0x200049d0
 8008790:	200043e4 	.word	0x200043e4
 8008794:	200043e0 	.word	0x200043e0
 8008798:	200043d0 	.word	0x200043d0

0800879c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b08a      	sub	sp, #40	@ 0x28
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80087a8:	f3ef 8310 	mrs	r3, PRIMASK
 80087ac:	617b      	str	r3, [r7, #20]
    return(posture);
 80087ae:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80087b0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80087b2:	b672      	cpsid	i
    return(int_posture);
 80087b4:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 80087b6:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087bc:	2b04      	cmp	r3, #4
 80087be:	d10e      	bne.n	80087de <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 80087c0:	4b13      	ldr	r3, [pc, #76]	@ (8008810 <_tx_thread_timeout+0x74>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	3301      	adds	r3, #1
 80087c6:	4a12      	ldr	r2, [pc, #72]	@ (8008810 <_tx_thread_timeout+0x74>)
 80087c8:	6013      	str	r3, [r2, #0]
 80087ca:	6a3b      	ldr	r3, [r7, #32]
 80087cc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f383 8810 	msr	PRIMASK, r3
}
 80087d4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 80087d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80087d8:	f7ff fd76 	bl	80082c8 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80087dc:	e013      	b.n	8008806 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087e2:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 80087e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80087ea:	61bb      	str	r3, [r7, #24]
 80087ec:	6a3b      	ldr	r3, [r7, #32]
 80087ee:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	f383 8810 	msr	PRIMASK, r3
}
 80087f6:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	69b9      	ldr	r1, [r7, #24]
 8008802:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008804:	4798      	blx	r3
}
 8008806:	bf00      	nop
 8008808:	3728      	adds	r7, #40	@ 0x28
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	20004464 	.word	0x20004464

08008814 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 8008814:	b480      	push	{r7}
 8008816:	b087      	sub	sp, #28
 8008818:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800881a:	f3ef 8310 	mrs	r3, PRIMASK
 800881e:	60bb      	str	r3, [r7, #8]
    return(posture);
 8008820:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 8008822:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008824:	b672      	cpsid	i
    return(int_posture);
 8008826:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 8008828:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800882a:	4b08      	ldr	r3, [pc, #32]	@ (800884c <_tx_time_get+0x38>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	613b      	str	r3, [r7, #16]
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f383 8810 	msr	PRIMASK, r3
}
 800883a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800883c:	693b      	ldr	r3, [r7, #16]
}
 800883e:	4618      	mov	r0, r3
 8008840:	371c      	adds	r7, #28
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	20004470 	.word	0x20004470

08008850 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008856:	f3ef 8310 	mrs	r3, PRIMASK
 800885a:	607b      	str	r3, [r7, #4]
    return(posture);
 800885c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800885e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008860:	b672      	cpsid	i
    return(int_posture);
 8008862:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8008864:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8008866:	4b09      	ldr	r3, [pc, #36]	@ (800888c <_tx_timer_expiration_process+0x3c>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3301      	adds	r3, #1
 800886c:	4a07      	ldr	r2, [pc, #28]	@ (800888c <_tx_timer_expiration_process+0x3c>)
 800886e:	6013      	str	r3, [r2, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	f383 8810 	msr	PRIMASK, r3
}
 800887a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800887c:	4804      	ldr	r0, [pc, #16]	@ (8008890 <_tx_timer_expiration_process+0x40>)
 800887e:	f7ff fd23 	bl	80082c8 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8008882:	bf00      	nop
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	20004464 	.word	0x20004464
 8008890:	20004514 	.word	0x20004514

08008894 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8008894:	b590      	push	{r4, r7, lr}
 8008896:	b089      	sub	sp, #36	@ 0x24
 8008898:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800889a:	4b28      	ldr	r3, [pc, #160]	@ (800893c <_tx_timer_initialize+0xa8>)
 800889c:	2200      	movs	r2, #0
 800889e:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80088a0:	4b27      	ldr	r3, [pc, #156]	@ (8008940 <_tx_timer_initialize+0xac>)
 80088a2:	2200      	movs	r2, #0
 80088a4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80088a6:	4b27      	ldr	r3, [pc, #156]	@ (8008944 <_tx_timer_initialize+0xb0>)
 80088a8:	2200      	movs	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80088ac:	4b26      	ldr	r3, [pc, #152]	@ (8008948 <_tx_timer_initialize+0xb4>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80088b2:	4b26      	ldr	r3, [pc, #152]	@ (800894c <_tx_timer_initialize+0xb8>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 80088b8:	2280      	movs	r2, #128	@ 0x80
 80088ba:	2100      	movs	r1, #0
 80088bc:	4824      	ldr	r0, [pc, #144]	@ (8008950 <_tx_timer_initialize+0xbc>)
 80088be:	f000 ff87 	bl	80097d0 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 80088c2:	4b24      	ldr	r3, [pc, #144]	@ (8008954 <_tx_timer_initialize+0xc0>)
 80088c4:	4a22      	ldr	r2, [pc, #136]	@ (8008950 <_tx_timer_initialize+0xbc>)
 80088c6:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 80088c8:	4b23      	ldr	r3, [pc, #140]	@ (8008958 <_tx_timer_initialize+0xc4>)
 80088ca:	4a21      	ldr	r2, [pc, #132]	@ (8008950 <_tx_timer_initialize+0xbc>)
 80088cc:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 80088ce:	4b23      	ldr	r3, [pc, #140]	@ (800895c <_tx_timer_initialize+0xc8>)
 80088d0:	4a23      	ldr	r2, [pc, #140]	@ (8008960 <_tx_timer_initialize+0xcc>)
 80088d2:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 80088d4:	4b21      	ldr	r3, [pc, #132]	@ (800895c <_tx_timer_initialize+0xc8>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	3304      	adds	r3, #4
 80088da:	4a20      	ldr	r2, [pc, #128]	@ (800895c <_tx_timer_initialize+0xc8>)
 80088dc:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 80088de:	4b21      	ldr	r3, [pc, #132]	@ (8008964 <_tx_timer_initialize+0xd0>)
 80088e0:	4a21      	ldr	r2, [pc, #132]	@ (8008968 <_tx_timer_initialize+0xd4>)
 80088e2:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 80088e4:	4b21      	ldr	r3, [pc, #132]	@ (800896c <_tx_timer_initialize+0xd8>)
 80088e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80088ea:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 80088ec:	4b20      	ldr	r3, [pc, #128]	@ (8008970 <_tx_timer_initialize+0xdc>)
 80088ee:	2200      	movs	r2, #0
 80088f0:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 80088f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008964 <_tx_timer_initialize+0xd0>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a1d      	ldr	r2, [pc, #116]	@ (800896c <_tx_timer_initialize+0xd8>)
 80088f8:	6812      	ldr	r2, [r2, #0]
 80088fa:	491d      	ldr	r1, [pc, #116]	@ (8008970 <_tx_timer_initialize+0xdc>)
 80088fc:	6809      	ldr	r1, [r1, #0]
 80088fe:	481c      	ldr	r0, [pc, #112]	@ (8008970 <_tx_timer_initialize+0xdc>)
 8008900:	6800      	ldr	r0, [r0, #0]
 8008902:	2400      	movs	r4, #0
 8008904:	9405      	str	r4, [sp, #20]
 8008906:	2400      	movs	r4, #0
 8008908:	9404      	str	r4, [sp, #16]
 800890a:	9003      	str	r0, [sp, #12]
 800890c:	9102      	str	r1, [sp, #8]
 800890e:	9201      	str	r2, [sp, #4]
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	4b18      	ldr	r3, [pc, #96]	@ (8008974 <_tx_timer_initialize+0xe0>)
 8008914:	4a18      	ldr	r2, [pc, #96]	@ (8008978 <_tx_timer_initialize+0xe4>)
 8008916:	4919      	ldr	r1, [pc, #100]	@ (800897c <_tx_timer_initialize+0xe8>)
 8008918:	4819      	ldr	r0, [pc, #100]	@ (8008980 <_tx_timer_initialize+0xec>)
 800891a:	f7ff fb1d 	bl	8007f58 <_tx_thread_create>
 800891e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e5      	bne.n	80088f2 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8008926:	4b17      	ldr	r3, [pc, #92]	@ (8008984 <_tx_timer_initialize+0xf0>)
 8008928:	2200      	movs	r2, #0
 800892a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800892c:	4b16      	ldr	r3, [pc, #88]	@ (8008988 <_tx_timer_initialize+0xf4>)
 800892e:	2200      	movs	r2, #0
 8008930:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8008932:	bf00      	nop
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	bd90      	pop	{r4, r7, pc}
 800893a:	bf00      	nop
 800893c:	20004470 	.word	0x20004470
 8008940:	200049d0 	.word	0x200049d0
 8008944:	20004474 	.word	0x20004474
 8008948:	20004504 	.word	0x20004504
 800894c:	20004510 	.word	0x20004510
 8008950:	20004478 	.word	0x20004478
 8008954:	200044f8 	.word	0x200044f8
 8008958:	20004500 	.word	0x20004500
 800895c:	200044fc 	.word	0x200044fc
 8008960:	200044f4 	.word	0x200044f4
 8008964:	200045c4 	.word	0x200045c4
 8008968:	200045d0 	.word	0x200045d0
 800896c:	200045c8 	.word	0x200045c8
 8008970:	200045cc 	.word	0x200045cc
 8008974:	4154494d 	.word	0x4154494d
 8008978:	08008ac1 	.word	0x08008ac1
 800897c:	0800a8f8 	.word	0x0800a8f8
 8008980:	20004514 	.word	0x20004514
 8008984:	20004508 	.word	0x20004508
 8008988:	2000450c 	.word	0x2000450c

0800898c <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800898c:	b480      	push	{r7}
 800898e:	b089      	sub	sp, #36	@ 0x24
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d04a      	beq.n	8008a36 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a6:	d046      	beq.n	8008a36 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d142      	bne.n	8008a36 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2b20      	cmp	r3, #32
 80089b4:	d902      	bls.n	80089bc <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80089b6:	231f      	movs	r3, #31
 80089b8:	61bb      	str	r3, [r7, #24]
 80089ba:	e002      	b.n	80089c2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	3b01      	subs	r3, #1
 80089c0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80089c2:	4b20      	ldr	r3, [pc, #128]	@ (8008a44 <_tx_timer_system_activate+0xb8>)
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80089ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008a48 <_tx_timer_system_activate+0xbc>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	69fa      	ldr	r2, [r7, #28]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d30b      	bcc.n	80089f0 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80089d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008a48 <_tx_timer_system_activate+0xbc>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	69fa      	ldr	r2, [r7, #28]
 80089de:	1ad3      	subs	r3, r2, r3
 80089e0:	109b      	asrs	r3, r3, #2
 80089e2:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80089e4:	4b19      	ldr	r3, [pc, #100]	@ (8008a4c <_tx_timer_system_activate+0xc0>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4413      	add	r3, r2
 80089ee:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d109      	bne.n	8008a0c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	601a      	str	r2, [r3, #0]
 8008a0a:	e011      	b.n	8008a30 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	69fa      	ldr	r2, [r7, #28]
 8008a34:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8008a36:	bf00      	nop
 8008a38:	3724      	adds	r7, #36	@ 0x24
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20004500 	.word	0x20004500
 8008a48:	200044fc 	.word	0x200044fc
 8008a4c:	200044f8 	.word	0x200044f8

08008a50 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d026      	beq.n	8008ab2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d108      	bne.n	8008a84 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d117      	bne.n	8008aac <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	601a      	str	r2, [r3, #0]
 8008a82:	e013      	b.n	8008aac <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	693a      	ldr	r2, [r7, #16]
 8008a94:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d105      	bne.n	8008aac <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	697a      	ldr	r2, [r7, #20]
 8008aa4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	619a      	str	r2, [r3, #24]
    }
}
 8008ab2:	bf00      	nop
 8008ab4:	371c      	adds	r7, #28
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
	...

08008ac0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b098      	sub	sp, #96	@ 0x60
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8008ac8:	2300      	movs	r3, #0
 8008aca:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4a73      	ldr	r2, [pc, #460]	@ (8008c9c <_tx_timer_thread_entry+0x1dc>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	f040 80de 	bne.w	8008c92 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008ad6:	f3ef 8310 	mrs	r3, PRIMASK
 8008ada:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8008adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8008ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8008ae0:	b672      	cpsid	i
    return(int_posture);
 8008ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8008ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8008ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d003      	beq.n	8008afc <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f107 020c 	add.w	r2, r7, #12
 8008afa:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8008afc:	4b68      	ldr	r3, [pc, #416]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	2200      	movs	r2, #0
 8008b02:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8008b04:	4b66      	ldr	r3, [pc, #408]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4a65      	ldr	r2, [pc, #404]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008b0c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8008b0e:	4b64      	ldr	r3, [pc, #400]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	4b64      	ldr	r3, [pc, #400]	@ (8008ca4 <_tx_timer_thread_entry+0x1e4>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d103      	bne.n	8008b22 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8008b1a:	4b63      	ldr	r3, [pc, #396]	@ (8008ca8 <_tx_timer_thread_entry+0x1e8>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a60      	ldr	r2, [pc, #384]	@ (8008ca0 <_tx_timer_thread_entry+0x1e0>)
 8008b20:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8008b22:	4b62      	ldr	r3, [pc, #392]	@ (8008cac <_tx_timer_thread_entry+0x1ec>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	601a      	str	r2, [r3, #0]
 8008b28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b2a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2e:	f383 8810 	msr	PRIMASK, r3
}
 8008b32:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008b34:	f3ef 8310 	mrs	r3, PRIMASK
 8008b38:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8008b3c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8008b3e:	b672      	cpsid	i
    return(int_posture);
 8008b40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8008b42:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8008b44:	e07f      	b.n	8008c46 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8008b54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d102      	bne.n	8008b62 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	e00e      	b.n	8008b80 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8008b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8008b68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b6c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8008b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b72:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8008b74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b76:	f107 020c 	add.w	r2, r7, #12
 8008b7a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8008b7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b7e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8008b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b20      	cmp	r3, #32
 8008b86:	d911      	bls.n	8008bac <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8008b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8008b90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b92:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 8008b94:	2300      	movs	r3, #0
 8008b96:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8008b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b9a:	f107 0208 	add.w	r2, r7, #8
 8008b9e:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8008ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ba4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8008ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba8:	60bb      	str	r3, [r7, #8]
 8008baa:	e01a      	b.n	8008be2 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8008bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8008bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8008bb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bba:	685a      	ldr	r2, [r3, #4]
 8008bbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bbe:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8008bc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d009      	beq.n	8008bdc <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8008bc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bca:	f107 0208 	add.w	r2, r7, #8
 8008bce:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8008bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bd4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8008bd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bd8:	60bb      	str	r3, [r7, #8]
 8008bda:	e002      	b.n	8008be2 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8008bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bde:	2200      	movs	r2, #0
 8008be0:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8008be2:	4a33      	ldr	r2, [pc, #204]	@ (8008cb0 <_tx_timer_thread_entry+0x1f0>)
 8008be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008be6:	6013      	str	r3, [r2, #0]
 8008be8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bee:	f383 8810 	msr	PRIMASK, r3
}
 8008bf2:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8008bf4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d002      	beq.n	8008c00 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8008bfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bfc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8008bfe:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008c00:	f3ef 8310 	mrs	r3, PRIMASK
 8008c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8008c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8008c08:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8008c0a:	b672      	cpsid	i
    return(int_posture);
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8008c0e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8008c10:	4b27      	ldr	r3, [pc, #156]	@ (8008cb0 <_tx_timer_thread_entry+0x1f0>)
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d105      	bne.n	8008c2a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8008c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c20:	2200      	movs	r2, #0
 8008c22:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8008c24:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8008c26:	f7ff feb1 	bl	800898c <_tx_timer_system_activate>
 8008c2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c2c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	f383 8810 	msr	PRIMASK, r3
}
 8008c34:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008c36:	f3ef 8310 	mrs	r3, PRIMASK
 8008c3a:	623b      	str	r3, [r7, #32]
    return(posture);
 8008c3c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008c3e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008c40:	b672      	cpsid	i
    return(int_posture);
 8008c42:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8008c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	f47f af7c 	bne.w	8008b46 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8008c4e:	4b17      	ldr	r3, [pc, #92]	@ (8008cac <_tx_timer_thread_entry+0x1ec>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d116      	bne.n	8008c84 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8008c56:	4b17      	ldr	r3, [pc, #92]	@ (8008cb4 <_tx_timer_thread_entry+0x1f4>)
 8008c58:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8008c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c5c:	2203      	movs	r2, #3
 8008c5e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c62:	2201      	movs	r2, #1
 8008c64:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8008c66:	4b14      	ldr	r3, [pc, #80]	@ (8008cb8 <_tx_timer_thread_entry+0x1f8>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	4a12      	ldr	r2, [pc, #72]	@ (8008cb8 <_tx_timer_thread_entry+0x1f8>)
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c72:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	f383 8810 	msr	PRIMASK, r3
}
 8008c7a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8008c7c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8008c7e:	f7ff fc23 	bl	80084c8 <_tx_thread_system_suspend>
 8008c82:	e728      	b.n	8008ad6 <_tx_timer_thread_entry+0x16>
 8008c84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c86:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	f383 8810 	msr	PRIMASK, r3
}
 8008c8e:	bf00      	nop
            TX_DISABLE
 8008c90:	e721      	b.n	8008ad6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8008c92:	bf00      	nop
 8008c94:	3760      	adds	r7, #96	@ 0x60
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	4154494d 	.word	0x4154494d
 8008ca0:	20004500 	.word	0x20004500
 8008ca4:	200044fc 	.word	0x200044fc
 8008ca8:	200044f8 	.word	0x200044f8
 8008cac:	20004504 	.word	0x20004504
 8008cb0:	20004510 	.word	0x20004510
 8008cb4:	20004514 	.word	0x20004514
 8008cb8:	20004464 	.word	0x20004464

08008cbc <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b08a      	sub	sp, #40	@ 0x28
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	607a      	str	r2, [r7, #4]
 8008cc8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d102      	bne.n	8008cda <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008cd4:	2302      	movs	r3, #2
 8008cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cd8:	e029      	b.n	8008d2e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a2d      	ldr	r2, [pc, #180]	@ (8008d94 <_txe_byte_allocate+0xd8>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d002      	beq.n	8008cea <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008ce4:	2302      	movs	r3, #2
 8008ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ce8:	e021      	b.n	8008d2e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d102      	bne.n	8008cf6 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cf4:	e01b      	b.n	8008d2e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d102      	bne.n	8008d02 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8008cfc:	2305      	movs	r3, #5
 8008cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d00:	e015      	b.n	8008d2e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	69db      	ldr	r3, [r3, #28]
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d902      	bls.n	8008d12 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8008d0c:	2305      	movs	r3, #5
 8008d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d10:	e00d      	b.n	8008d2e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00a      	beq.n	8008d2e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008d18:	f3ef 8305 	mrs	r3, IPSR
 8008d1c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8008d1e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8008d20:	4b1d      	ldr	r3, [pc, #116]	@ (8008d98 <_txe_byte_allocate+0xdc>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d001      	beq.n	8008d2e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8008d2a:	2304      	movs	r3, #4
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d108      	bne.n	8008d46 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8008d34:	4b19      	ldr	r3, [pc, #100]	@ (8008d9c <_txe_byte_allocate+0xe0>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8008d3a:	6a3b      	ldr	r3, [r7, #32]
 8008d3c:	4a18      	ldr	r2, [pc, #96]	@ (8008da0 <_txe_byte_allocate+0xe4>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d101      	bne.n	8008d46 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8008d42:	2313      	movs	r3, #19
 8008d44:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8008d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d114      	bne.n	8008d76 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008d4c:	f3ef 8305 	mrs	r3, IPSR
 8008d50:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8008d52:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8008d54:	4b10      	ldr	r3, [pc, #64]	@ (8008d98 <_txe_byte_allocate+0xdc>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d00b      	beq.n	8008d76 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008d5e:	f3ef 8305 	mrs	r3, IPSR
 8008d62:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8008d64:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8008d66:	4b0c      	ldr	r3, [pc, #48]	@ (8008d98 <_txe_byte_allocate+0xdc>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008d70:	d201      	bcs.n	8008d76 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8008d72:	2313      	movs	r3, #19
 8008d74:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8008d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d106      	bne.n	8008d8a <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	68b9      	ldr	r1, [r7, #8]
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f7fe f9a8 	bl	80070d8 <_tx_byte_allocate>
 8008d88:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3728      	adds	r7, #40	@ 0x28
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	42595445 	.word	0x42595445
 8008d98:	2000001c 	.word	0x2000001c
 8008d9c:	200043cc 	.word	0x200043cc
 8008da0:	20004514 	.word	0x20004514

08008da4 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b092      	sub	sp, #72	@ 0x48
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	607a      	str	r2, [r7, #4]
 8008db0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8008db2:	2300      	movs	r3, #0
 8008db4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d102      	bne.n	8008dc2 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dc0:	e075      	b.n	8008eae <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8008dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dc4:	2b34      	cmp	r3, #52	@ 0x34
 8008dc6:	d002      	beq.n	8008dce <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008dc8:	2302      	movs	r3, #2
 8008dca:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dcc:	e06f      	b.n	8008eae <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008dce:	f3ef 8310 	mrs	r3, PRIMASK
 8008dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008dd8:	b672      	cpsid	i
    return(int_posture);
 8008dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8008ddc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8008dde:	4b3b      	ldr	r3, [pc, #236]	@ (8008ecc <_txe_byte_pool_create+0x128>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3301      	adds	r3, #1
 8008de4:	4a39      	ldr	r2, [pc, #228]	@ (8008ecc <_txe_byte_pool_create+0x128>)
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dea:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dee:	f383 8810 	msr	PRIMASK, r3
}
 8008df2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8008df4:	4b36      	ldr	r3, [pc, #216]	@ (8008ed0 <_txe_byte_pool_create+0x12c>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dfe:	e009      	b.n	8008e14 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8008e00:	68fa      	ldr	r2, [r7, #12]
 8008e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d00b      	beq.n	8008e20 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8008e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8008e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e10:	3301      	adds	r3, #1
 8008e12:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e14:	4b2f      	ldr	r3, [pc, #188]	@ (8008ed4 <_txe_byte_pool_create+0x130>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d3f0      	bcc.n	8008e00 <_txe_byte_pool_create+0x5c>
 8008e1e:	e000      	b.n	8008e22 <_txe_byte_pool_create+0x7e>
                break;
 8008e20:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008e22:	f3ef 8310 	mrs	r3, PRIMASK
 8008e26:	623b      	str	r3, [r7, #32]
    return(posture);
 8008e28:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008e2a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008e2c:	b672      	cpsid	i
    return(int_posture);
 8008e2e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8008e30:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8008e32:	4b26      	ldr	r3, [pc, #152]	@ (8008ecc <_txe_byte_pool_create+0x128>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	3b01      	subs	r3, #1
 8008e38:	4a24      	ldr	r2, [pc, #144]	@ (8008ecc <_txe_byte_pool_create+0x128>)
 8008e3a:	6013      	str	r3, [r2, #0]
 8008e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e42:	f383 8810 	msr	PRIMASK, r3
}
 8008e46:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8008e48:	f7ff fa04 	bl	8008254 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8008e4c:	68fa      	ldr	r2, [r7, #12]
 8008e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d102      	bne.n	8008e5a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8008e54:	2302      	movs	r3, #2
 8008e56:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e58:	e029      	b.n	8008eae <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d102      	bne.n	8008e66 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8008e60:	2303      	movs	r3, #3
 8008e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e64:	e023      	b.n	8008eae <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b63      	cmp	r3, #99	@ 0x63
 8008e6a:	d802      	bhi.n	8008e72 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8008e6c:	2305      	movs	r3, #5
 8008e6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e70:	e01d      	b.n	8008eae <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8008e72:	4b19      	ldr	r3, [pc, #100]	@ (8008ed8 <_txe_byte_pool_create+0x134>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8008e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e7a:	4a18      	ldr	r2, [pc, #96]	@ (8008edc <_txe_byte_pool_create+0x138>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d101      	bne.n	8008e84 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8008e80:	2313      	movs	r3, #19
 8008e82:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008e84:	f3ef 8305 	mrs	r3, IPSR
 8008e88:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8008e8a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8008e8c:	4b14      	ldr	r3, [pc, #80]	@ (8008ee0 <_txe_byte_pool_create+0x13c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00b      	beq.n	8008eae <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008e96:	f3ef 8305 	mrs	r3, IPSR
 8008e9a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8008e9c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8008e9e:	4b10      	ldr	r3, [pc, #64]	@ (8008ee0 <_txe_byte_pool_create+0x13c>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008ea8:	d201      	bcs.n	8008eae <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8008eaa:	2313      	movs	r3, #19
 8008eac:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8008eae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d106      	bne.n	8008ec2 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	68b9      	ldr	r1, [r7, #8]
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f7fe fa4e 	bl	800735c <_tx_byte_pool_create>
 8008ec0:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8008ec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3748      	adds	r7, #72	@ 0x48
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	20004464 	.word	0x20004464
 8008ed0:	200043bc 	.word	0x200043bc
 8008ed4:	200043c0 	.word	0x200043c0
 8008ed8:	200043cc 	.word	0x200043cc
 8008edc:	20004514 	.word	0x20004514
 8008ee0:	2000001c 	.word	0x2000001c

08008ee4 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b094      	sub	sp, #80	@ 0x50
 8008ee8:	af02      	add	r7, sp, #8
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	607a      	str	r2, [r7, #4]
 8008ef0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d102      	bne.n	8008f02 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8008efc:	2309      	movs	r3, #9
 8008efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f00:	e083      	b.n	800900a <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8008f02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f04:	2b38      	cmp	r3, #56	@ 0x38
 8008f06:	d002      	beq.n	8008f0e <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8008f08:	2309      	movs	r3, #9
 8008f0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f0c:	e07d      	b.n	800900a <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008f0e:	f3ef 8310 	mrs	r3, PRIMASK
 8008f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008f18:	b672      	cpsid	i
    return(int_posture);
 8008f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8008f1c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8008f1e:	4b43      	ldr	r3, [pc, #268]	@ (800902c <_txe_queue_create+0x148>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3301      	adds	r3, #1
 8008f24:	4a41      	ldr	r2, [pc, #260]	@ (800902c <_txe_queue_create+0x148>)
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f2a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2e:	f383 8810 	msr	PRIMASK, r3
}
 8008f32:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8008f34:	4b3e      	ldr	r3, [pc, #248]	@ (8009030 <_txe_queue_create+0x14c>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f3e:	e009      	b.n	8008f54 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 8008f40:	68fa      	ldr	r2, [r7, #12]
 8008f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d00b      	beq.n	8008f60 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8008f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8008f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f50:	3301      	adds	r3, #1
 8008f52:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f54:	4b37      	ldr	r3, [pc, #220]	@ (8009034 <_txe_queue_create+0x150>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d3f0      	bcc.n	8008f40 <_txe_queue_create+0x5c>
 8008f5e:	e000      	b.n	8008f62 <_txe_queue_create+0x7e>
                break;
 8008f60:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008f62:	f3ef 8310 	mrs	r3, PRIMASK
 8008f66:	623b      	str	r3, [r7, #32]
    return(posture);
 8008f68:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008f6a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008f6c:	b672      	cpsid	i
    return(int_posture);
 8008f6e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8008f70:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8008f72:	4b2e      	ldr	r3, [pc, #184]	@ (800902c <_txe_queue_create+0x148>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	3b01      	subs	r3, #1
 8008f78:	4a2c      	ldr	r2, [pc, #176]	@ (800902c <_txe_queue_create+0x148>)
 8008f7a:	6013      	str	r3, [r2, #0]
 8008f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f82:	f383 8810 	msr	PRIMASK, r3
}
 8008f86:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8008f88:	f7ff f964 	bl	8008254 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d102      	bne.n	8008f9a <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 8008f94:	2309      	movs	r3, #9
 8008f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f98:	e037      	b.n	800900a <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d102      	bne.n	8008fa6 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8008fa0:	2303      	movs	r3, #3
 8008fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fa4:	e031      	b.n	800900a <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d102      	bne.n	8008fb2 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8008fac:	2305      	movs	r3, #5
 8008fae:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fb0:	e02b      	b.n	800900a <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b10      	cmp	r3, #16
 8008fb6:	d902      	bls.n	8008fbe <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8008fb8:	2305      	movs	r3, #5
 8008fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fbc:	e025      	b.n	800900a <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 8008fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fc0:	089b      	lsrs	r3, r3, #2
 8008fc2:	687a      	ldr	r2, [r7, #4]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d902      	bls.n	8008fce <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 8008fc8:	2305      	movs	r3, #5
 8008fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fcc:	e01d      	b.n	800900a <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8008fce:	4b1a      	ldr	r3, [pc, #104]	@ (8009038 <_txe_queue_create+0x154>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8008fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd6:	4a19      	ldr	r2, [pc, #100]	@ (800903c <_txe_queue_create+0x158>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d101      	bne.n	8008fe0 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8008fdc:	2313      	movs	r3, #19
 8008fde:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008fe0:	f3ef 8305 	mrs	r3, IPSR
 8008fe4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8008fe6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8008fe8:	4b15      	ldr	r3, [pc, #84]	@ (8009040 <_txe_queue_create+0x15c>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00b      	beq.n	800900a <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008ff2:	f3ef 8305 	mrs	r3, IPSR
 8008ff6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8008ff8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8008ffa:	4b11      	ldr	r3, [pc, #68]	@ (8009040 <_txe_queue_create+0x15c>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8009004:	d201      	bcs.n	800900a <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8009006:	2313      	movs	r3, #19
 8009008:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800900a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800900c:	2b00      	cmp	r3, #0
 800900e:	d108      	bne.n	8009022 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8009010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	68b9      	ldr	r1, [r7, #8]
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7fe fc34 	bl	8007888 <_tx_queue_create>
 8009020:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8009022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009024:	4618      	mov	r0, r3
 8009026:	3748      	adds	r7, #72	@ 0x48
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}
 800902c:	20004464 	.word	0x20004464
 8009030:	2000439c 	.word	0x2000439c
 8009034:	200043a0 	.word	0x200043a0
 8009038:	200043cc 	.word	0x200043cc
 800903c:	20004514 	.word	0x20004514
 8009040:	2000001c 	.word	0x2000001c

08009044 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009050:	2300      	movs	r3, #0
 8009052:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d102      	bne.n	8009060 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800905a:	2309      	movs	r3, #9
 800905c:	61fb      	str	r3, [r7, #28]
 800905e:	e025      	b.n	80090ac <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a18      	ldr	r2, [pc, #96]	@ (80090c8 <_txe_queue_receive+0x84>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d002      	beq.n	8009070 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800906a:	2309      	movs	r3, #9
 800906c:	61fb      	str	r3, [r7, #28]
 800906e:	e01d      	b.n	80090ac <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d102      	bne.n	800907c <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8009076:	2303      	movs	r3, #3
 8009078:	61fb      	str	r3, [r7, #28]
 800907a:	e017      	b.n	80090ac <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d014      	beq.n	80090ac <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009082:	f3ef 8305 	mrs	r3, IPSR
 8009086:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8009088:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800908a:	4b10      	ldr	r3, [pc, #64]	@ (80090cc <_txe_queue_receive+0x88>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4313      	orrs	r3, r2
 8009090:	2b00      	cmp	r3, #0
 8009092:	d002      	beq.n	800909a <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8009094:	2304      	movs	r3, #4
 8009096:	61fb      	str	r3, [r7, #28]
 8009098:	e008      	b.n	80090ac <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800909a:	4b0d      	ldr	r3, [pc, #52]	@ (80090d0 <_txe_queue_receive+0x8c>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80090a0:	69bb      	ldr	r3, [r7, #24]
 80090a2:	4a0c      	ldr	r2, [pc, #48]	@ (80090d4 <_txe_queue_receive+0x90>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d101      	bne.n	80090ac <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80090a8:	2304      	movs	r3, #4
 80090aa:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d105      	bne.n	80090be <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	68b9      	ldr	r1, [r7, #8]
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	f7fe fc5a 	bl	8007970 <_tx_queue_receive>
 80090bc:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 80090be:	69fb      	ldr	r3, [r7, #28]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3720      	adds	r7, #32
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}
 80090c8:	51554555 	.word	0x51554555
 80090cc:	2000001c 	.word	0x2000001c
 80090d0:	200043cc 	.word	0x200043cc
 80090d4:	20004514 	.word	0x20004514

080090d8 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b088      	sub	sp, #32
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80090e4:	2300      	movs	r3, #0
 80090e6:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d102      	bne.n	80090f4 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80090ee:	2309      	movs	r3, #9
 80090f0:	61fb      	str	r3, [r7, #28]
 80090f2:	e025      	b.n	8009140 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a18      	ldr	r2, [pc, #96]	@ (800915c <_txe_queue_send+0x84>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d002      	beq.n	8009104 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80090fe:	2309      	movs	r3, #9
 8009100:	61fb      	str	r3, [r7, #28]
 8009102:	e01d      	b.n	8009140 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d102      	bne.n	8009110 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800910a:	2303      	movs	r3, #3
 800910c:	61fb      	str	r3, [r7, #28]
 800910e:	e017      	b.n	8009140 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d014      	beq.n	8009140 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009116:	f3ef 8305 	mrs	r3, IPSR
 800911a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800911c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800911e:	4b10      	ldr	r3, [pc, #64]	@ (8009160 <_txe_queue_send+0x88>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4313      	orrs	r3, r2
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8009128:	2304      	movs	r3, #4
 800912a:	61fb      	str	r3, [r7, #28]
 800912c:	e008      	b.n	8009140 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800912e:	4b0d      	ldr	r3, [pc, #52]	@ (8009164 <_txe_queue_send+0x8c>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	4a0c      	ldr	r2, [pc, #48]	@ (8009168 <_txe_queue_send+0x90>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d101      	bne.n	8009140 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800913c:	2304      	movs	r3, #4
 800913e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d105      	bne.n	8009152 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	68b9      	ldr	r1, [r7, #8]
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f7fe fdd8 	bl	8007d00 <_tx_queue_send>
 8009150:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8009152:	69fb      	ldr	r3, [r7, #28]
}
 8009154:	4618      	mov	r0, r3
 8009156:	3720      	adds	r7, #32
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	51554555 	.word	0x51554555
 8009160:	2000001c 	.word	0x2000001c
 8009164:	200043cc 	.word	0x200043cc
 8009168:	20004514 	.word	0x20004514

0800916c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b09a      	sub	sp, #104	@ 0x68
 8009170:	af06      	add	r7, sp, #24
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	607a      	str	r2, [r7, #4]
 8009178:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800917a:	2300      	movs	r3, #0
 800917c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d102      	bne.n	800918a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8009184:	230e      	movs	r3, #14
 8009186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009188:	e0bb      	b.n	8009302 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800918a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800918c:	2bb0      	cmp	r3, #176	@ 0xb0
 800918e:	d002      	beq.n	8009196 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8009190:	230e      	movs	r3, #14
 8009192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009194:	e0b5      	b.n	8009302 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009196:	f3ef 8310 	mrs	r3, PRIMASK
 800919a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800919c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800919e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80091a0:	b672      	cpsid	i
    return(int_posture);
 80091a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80091a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80091a6:	4b64      	ldr	r3, [pc, #400]	@ (8009338 <_txe_thread_create+0x1cc>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	3301      	adds	r3, #1
 80091ac:	4a62      	ldr	r2, [pc, #392]	@ (8009338 <_txe_thread_create+0x1cc>)
 80091ae:	6013      	str	r3, [r2, #0]
 80091b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80091b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b6:	f383 8810 	msr	PRIMASK, r3
}
 80091ba:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 80091bc:	2300      	movs	r3, #0
 80091be:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 80091c0:	4b5e      	ldr	r3, [pc, #376]	@ (800933c <_txe_thread_create+0x1d0>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80091c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091c8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 80091ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091cc:	3b01      	subs	r3, #1
 80091ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091d0:	4413      	add	r3, r2
 80091d2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80091d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80091d8:	2300      	movs	r3, #0
 80091da:	647b      	str	r3, [r7, #68]	@ 0x44
 80091dc:	e02b      	b.n	8009236 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d101      	bne.n	80091ea <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 80091e6:	2301      	movs	r3, #1
 80091e8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 80091ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d028      	beq.n	8009242 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 80091f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d308      	bcc.n	800920c <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 80091fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009200:	429a      	cmp	r2, r3
 8009202:	d203      	bcs.n	800920c <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8009204:	2300      	movs	r3, #0
 8009206:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8009208:	2301      	movs	r3, #1
 800920a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800920c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009212:	429a      	cmp	r2, r3
 8009214:	d308      	bcc.n	8009228 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8009216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800921c:	429a      	cmp	r2, r3
 800921e:	d203      	bcs.n	8009228 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8009220:	2300      	movs	r3, #0
 8009222:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8009224:	2301      	movs	r3, #1
 8009226:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8009228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800922a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800922e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8009230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009232:	3301      	adds	r3, #1
 8009234:	647b      	str	r3, [r7, #68]	@ 0x44
 8009236:	4b42      	ldr	r3, [pc, #264]	@ (8009340 <_txe_thread_create+0x1d4>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800923c:	429a      	cmp	r2, r3
 800923e:	d3ce      	bcc.n	80091de <_txe_thread_create+0x72>
 8009240:	e000      	b.n	8009244 <_txe_thread_create+0xd8>
                break;
 8009242:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009244:	f3ef 8310 	mrs	r3, PRIMASK
 8009248:	61fb      	str	r3, [r7, #28]
    return(posture);
 800924a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800924c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800924e:	b672      	cpsid	i
    return(int_posture);
 8009250:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8009252:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8009254:	4b38      	ldr	r3, [pc, #224]	@ (8009338 <_txe_thread_create+0x1cc>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	3b01      	subs	r3, #1
 800925a:	4a37      	ldr	r2, [pc, #220]	@ (8009338 <_txe_thread_create+0x1cc>)
 800925c:	6013      	str	r3, [r2, #0]
 800925e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009260:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	f383 8810 	msr	PRIMASK, r3
}
 8009268:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800926a:	f7fe fff3 	bl	8008254 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009272:	429a      	cmp	r2, r3
 8009274:	d102      	bne.n	800927c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8009276:	230e      	movs	r3, #14
 8009278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800927a:	e042      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800927c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800927e:	2b00      	cmp	r3, #0
 8009280:	d102      	bne.n	8009288 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8009282:	2303      	movs	r3, #3
 8009284:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009286:	e03c      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d102      	bne.n	8009294 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800928e:	2303      	movs	r3, #3
 8009290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009292:	e036      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8009294:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009296:	2bc7      	cmp	r3, #199	@ 0xc7
 8009298:	d802      	bhi.n	80092a0 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800929a:	2305      	movs	r3, #5
 800929c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800929e:	e030      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 80092a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092a2:	2b1f      	cmp	r3, #31
 80092a4:	d902      	bls.n	80092ac <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 80092a6:	230f      	movs	r3, #15
 80092a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092aa:	e02a      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 80092ac:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80092ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d902      	bls.n	80092ba <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 80092b4:	2318      	movs	r3, #24
 80092b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092b8:	e023      	b.n	8009302 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 80092ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d902      	bls.n	80092c6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80092c0:	2310      	movs	r3, #16
 80092c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092c4:	e01d      	b.n	8009302 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80092c6:	4b1f      	ldr	r3, [pc, #124]	@ (8009344 <_txe_thread_create+0x1d8>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 80092cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ce:	4a1e      	ldr	r2, [pc, #120]	@ (8009348 <_txe_thread_create+0x1dc>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d101      	bne.n	80092d8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80092d4:	2313      	movs	r3, #19
 80092d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80092d8:	f3ef 8305 	mrs	r3, IPSR
 80092dc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80092de:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80092e0:	4b1a      	ldr	r3, [pc, #104]	@ (800934c <_txe_thread_create+0x1e0>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00b      	beq.n	8009302 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80092ea:	f3ef 8305 	mrs	r3, IPSR
 80092ee:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80092f0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80092f2:	4b16      	ldr	r3, [pc, #88]	@ (800934c <_txe_thread_create+0x1e0>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80092fc:	d201      	bcs.n	8009302 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80092fe:	2313      	movs	r3, #19
 8009300:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009304:	2b00      	cmp	r3, #0
 8009306:	d112      	bne.n	800932e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8009308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800930a:	9305      	str	r3, [sp, #20]
 800930c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800930e:	9304      	str	r3, [sp, #16]
 8009310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009312:	9303      	str	r3, [sp, #12]
 8009314:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009316:	9302      	str	r3, [sp, #8]
 8009318:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800931a:	9301      	str	r3, [sp, #4]
 800931c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	68b9      	ldr	r1, [r7, #8]
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f7fe fe16 	bl	8007f58 <_tx_thread_create>
 800932c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800932e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8009330:	4618      	mov	r0, r3
 8009332:	3750      	adds	r7, #80	@ 0x50
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	20004464 	.word	0x20004464
 800933c:	200043d4 	.word	0x200043d4
 8009340:	200043d8 	.word	0x200043d8
 8009344:	200043cc 	.word	0x200043cc
 8009348:	20004514 	.word	0x20004514
 800934c:	2000001c 	.word	0x2000001c

08009350 <std>:
 8009350:	2300      	movs	r3, #0
 8009352:	b510      	push	{r4, lr}
 8009354:	4604      	mov	r4, r0
 8009356:	e9c0 3300 	strd	r3, r3, [r0]
 800935a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800935e:	6083      	str	r3, [r0, #8]
 8009360:	8181      	strh	r1, [r0, #12]
 8009362:	6643      	str	r3, [r0, #100]	@ 0x64
 8009364:	81c2      	strh	r2, [r0, #14]
 8009366:	6183      	str	r3, [r0, #24]
 8009368:	4619      	mov	r1, r3
 800936a:	2208      	movs	r2, #8
 800936c:	305c      	adds	r0, #92	@ 0x5c
 800936e:	f000 fa2f 	bl	80097d0 <memset>
 8009372:	4b0d      	ldr	r3, [pc, #52]	@ (80093a8 <std+0x58>)
 8009374:	6263      	str	r3, [r4, #36]	@ 0x24
 8009376:	4b0d      	ldr	r3, [pc, #52]	@ (80093ac <std+0x5c>)
 8009378:	62a3      	str	r3, [r4, #40]	@ 0x28
 800937a:	4b0d      	ldr	r3, [pc, #52]	@ (80093b0 <std+0x60>)
 800937c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800937e:	4b0d      	ldr	r3, [pc, #52]	@ (80093b4 <std+0x64>)
 8009380:	6323      	str	r3, [r4, #48]	@ 0x30
 8009382:	4b0d      	ldr	r3, [pc, #52]	@ (80093b8 <std+0x68>)
 8009384:	6224      	str	r4, [r4, #32]
 8009386:	429c      	cmp	r4, r3
 8009388:	d006      	beq.n	8009398 <std+0x48>
 800938a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800938e:	4294      	cmp	r4, r2
 8009390:	d002      	beq.n	8009398 <std+0x48>
 8009392:	33d0      	adds	r3, #208	@ 0xd0
 8009394:	429c      	cmp	r4, r3
 8009396:	d105      	bne.n	80093a4 <std+0x54>
 8009398:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800939c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093a0:	f000 ba8e 	b.w	80098c0 <__retarget_lock_init_recursive>
 80093a4:	bd10      	pop	{r4, pc}
 80093a6:	bf00      	nop
 80093a8:	08009621 	.word	0x08009621
 80093ac:	08009643 	.word	0x08009643
 80093b0:	0800967b 	.word	0x0800967b
 80093b4:	0800969f 	.word	0x0800969f
 80093b8:	200049d4 	.word	0x200049d4

080093bc <stdio_exit_handler>:
 80093bc:	4a02      	ldr	r2, [pc, #8]	@ (80093c8 <stdio_exit_handler+0xc>)
 80093be:	4903      	ldr	r1, [pc, #12]	@ (80093cc <stdio_exit_handler+0x10>)
 80093c0:	4803      	ldr	r0, [pc, #12]	@ (80093d0 <stdio_exit_handler+0x14>)
 80093c2:	f000 b869 	b.w	8009498 <_fwalk_sglue>
 80093c6:	bf00      	nop
 80093c8:	20000020 	.word	0x20000020
 80093cc:	0800a40d 	.word	0x0800a40d
 80093d0:	20000030 	.word	0x20000030

080093d4 <cleanup_stdio>:
 80093d4:	6841      	ldr	r1, [r0, #4]
 80093d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009408 <cleanup_stdio+0x34>)
 80093d8:	4299      	cmp	r1, r3
 80093da:	b510      	push	{r4, lr}
 80093dc:	4604      	mov	r4, r0
 80093de:	d001      	beq.n	80093e4 <cleanup_stdio+0x10>
 80093e0:	f001 f814 	bl	800a40c <_fflush_r>
 80093e4:	68a1      	ldr	r1, [r4, #8]
 80093e6:	4b09      	ldr	r3, [pc, #36]	@ (800940c <cleanup_stdio+0x38>)
 80093e8:	4299      	cmp	r1, r3
 80093ea:	d002      	beq.n	80093f2 <cleanup_stdio+0x1e>
 80093ec:	4620      	mov	r0, r4
 80093ee:	f001 f80d 	bl	800a40c <_fflush_r>
 80093f2:	68e1      	ldr	r1, [r4, #12]
 80093f4:	4b06      	ldr	r3, [pc, #24]	@ (8009410 <cleanup_stdio+0x3c>)
 80093f6:	4299      	cmp	r1, r3
 80093f8:	d004      	beq.n	8009404 <cleanup_stdio+0x30>
 80093fa:	4620      	mov	r0, r4
 80093fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009400:	f001 b804 	b.w	800a40c <_fflush_r>
 8009404:	bd10      	pop	{r4, pc}
 8009406:	bf00      	nop
 8009408:	200049d4 	.word	0x200049d4
 800940c:	20004a3c 	.word	0x20004a3c
 8009410:	20004aa4 	.word	0x20004aa4

08009414 <global_stdio_init.part.0>:
 8009414:	b510      	push	{r4, lr}
 8009416:	4b0b      	ldr	r3, [pc, #44]	@ (8009444 <global_stdio_init.part.0+0x30>)
 8009418:	4c0b      	ldr	r4, [pc, #44]	@ (8009448 <global_stdio_init.part.0+0x34>)
 800941a:	4a0c      	ldr	r2, [pc, #48]	@ (800944c <global_stdio_init.part.0+0x38>)
 800941c:	601a      	str	r2, [r3, #0]
 800941e:	4620      	mov	r0, r4
 8009420:	2200      	movs	r2, #0
 8009422:	2104      	movs	r1, #4
 8009424:	f7ff ff94 	bl	8009350 <std>
 8009428:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800942c:	2201      	movs	r2, #1
 800942e:	2109      	movs	r1, #9
 8009430:	f7ff ff8e 	bl	8009350 <std>
 8009434:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009438:	2202      	movs	r2, #2
 800943a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800943e:	2112      	movs	r1, #18
 8009440:	f7ff bf86 	b.w	8009350 <std>
 8009444:	20004b0c 	.word	0x20004b0c
 8009448:	200049d4 	.word	0x200049d4
 800944c:	080093bd 	.word	0x080093bd

08009450 <__sfp_lock_acquire>:
 8009450:	4801      	ldr	r0, [pc, #4]	@ (8009458 <__sfp_lock_acquire+0x8>)
 8009452:	f000 ba36 	b.w	80098c2 <__retarget_lock_acquire_recursive>
 8009456:	bf00      	nop
 8009458:	20004b15 	.word	0x20004b15

0800945c <__sfp_lock_release>:
 800945c:	4801      	ldr	r0, [pc, #4]	@ (8009464 <__sfp_lock_release+0x8>)
 800945e:	f000 ba31 	b.w	80098c4 <__retarget_lock_release_recursive>
 8009462:	bf00      	nop
 8009464:	20004b15 	.word	0x20004b15

08009468 <__sinit>:
 8009468:	b510      	push	{r4, lr}
 800946a:	4604      	mov	r4, r0
 800946c:	f7ff fff0 	bl	8009450 <__sfp_lock_acquire>
 8009470:	6a23      	ldr	r3, [r4, #32]
 8009472:	b11b      	cbz	r3, 800947c <__sinit+0x14>
 8009474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009478:	f7ff bff0 	b.w	800945c <__sfp_lock_release>
 800947c:	4b04      	ldr	r3, [pc, #16]	@ (8009490 <__sinit+0x28>)
 800947e:	6223      	str	r3, [r4, #32]
 8009480:	4b04      	ldr	r3, [pc, #16]	@ (8009494 <__sinit+0x2c>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d1f5      	bne.n	8009474 <__sinit+0xc>
 8009488:	f7ff ffc4 	bl	8009414 <global_stdio_init.part.0>
 800948c:	e7f2      	b.n	8009474 <__sinit+0xc>
 800948e:	bf00      	nop
 8009490:	080093d5 	.word	0x080093d5
 8009494:	20004b0c 	.word	0x20004b0c

08009498 <_fwalk_sglue>:
 8009498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800949c:	4607      	mov	r7, r0
 800949e:	4688      	mov	r8, r1
 80094a0:	4614      	mov	r4, r2
 80094a2:	2600      	movs	r6, #0
 80094a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094a8:	f1b9 0901 	subs.w	r9, r9, #1
 80094ac:	d505      	bpl.n	80094ba <_fwalk_sglue+0x22>
 80094ae:	6824      	ldr	r4, [r4, #0]
 80094b0:	2c00      	cmp	r4, #0
 80094b2:	d1f7      	bne.n	80094a4 <_fwalk_sglue+0xc>
 80094b4:	4630      	mov	r0, r6
 80094b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ba:	89ab      	ldrh	r3, [r5, #12]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d907      	bls.n	80094d0 <_fwalk_sglue+0x38>
 80094c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094c4:	3301      	adds	r3, #1
 80094c6:	d003      	beq.n	80094d0 <_fwalk_sglue+0x38>
 80094c8:	4629      	mov	r1, r5
 80094ca:	4638      	mov	r0, r7
 80094cc:	47c0      	blx	r8
 80094ce:	4306      	orrs	r6, r0
 80094d0:	3568      	adds	r5, #104	@ 0x68
 80094d2:	e7e9      	b.n	80094a8 <_fwalk_sglue+0x10>

080094d4 <iprintf>:
 80094d4:	b40f      	push	{r0, r1, r2, r3}
 80094d6:	b507      	push	{r0, r1, r2, lr}
 80094d8:	4906      	ldr	r1, [pc, #24]	@ (80094f4 <iprintf+0x20>)
 80094da:	ab04      	add	r3, sp, #16
 80094dc:	6808      	ldr	r0, [r1, #0]
 80094de:	f853 2b04 	ldr.w	r2, [r3], #4
 80094e2:	6881      	ldr	r1, [r0, #8]
 80094e4:	9301      	str	r3, [sp, #4]
 80094e6:	f000 fc69 	bl	8009dbc <_vfiprintf_r>
 80094ea:	b003      	add	sp, #12
 80094ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80094f0:	b004      	add	sp, #16
 80094f2:	4770      	bx	lr
 80094f4:	2000002c 	.word	0x2000002c

080094f8 <_puts_r>:
 80094f8:	6a03      	ldr	r3, [r0, #32]
 80094fa:	b570      	push	{r4, r5, r6, lr}
 80094fc:	6884      	ldr	r4, [r0, #8]
 80094fe:	4605      	mov	r5, r0
 8009500:	460e      	mov	r6, r1
 8009502:	b90b      	cbnz	r3, 8009508 <_puts_r+0x10>
 8009504:	f7ff ffb0 	bl	8009468 <__sinit>
 8009508:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800950a:	07db      	lsls	r3, r3, #31
 800950c:	d405      	bmi.n	800951a <_puts_r+0x22>
 800950e:	89a3      	ldrh	r3, [r4, #12]
 8009510:	0598      	lsls	r0, r3, #22
 8009512:	d402      	bmi.n	800951a <_puts_r+0x22>
 8009514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009516:	f000 f9d4 	bl	80098c2 <__retarget_lock_acquire_recursive>
 800951a:	89a3      	ldrh	r3, [r4, #12]
 800951c:	0719      	lsls	r1, r3, #28
 800951e:	d502      	bpl.n	8009526 <_puts_r+0x2e>
 8009520:	6923      	ldr	r3, [r4, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d135      	bne.n	8009592 <_puts_r+0x9a>
 8009526:	4621      	mov	r1, r4
 8009528:	4628      	mov	r0, r5
 800952a:	f000 f8fb 	bl	8009724 <__swsetup_r>
 800952e:	b380      	cbz	r0, 8009592 <_puts_r+0x9a>
 8009530:	f04f 35ff 	mov.w	r5, #4294967295
 8009534:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009536:	07da      	lsls	r2, r3, #31
 8009538:	d405      	bmi.n	8009546 <_puts_r+0x4e>
 800953a:	89a3      	ldrh	r3, [r4, #12]
 800953c:	059b      	lsls	r3, r3, #22
 800953e:	d402      	bmi.n	8009546 <_puts_r+0x4e>
 8009540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009542:	f000 f9bf 	bl	80098c4 <__retarget_lock_release_recursive>
 8009546:	4628      	mov	r0, r5
 8009548:	bd70      	pop	{r4, r5, r6, pc}
 800954a:	2b00      	cmp	r3, #0
 800954c:	da04      	bge.n	8009558 <_puts_r+0x60>
 800954e:	69a2      	ldr	r2, [r4, #24]
 8009550:	429a      	cmp	r2, r3
 8009552:	dc17      	bgt.n	8009584 <_puts_r+0x8c>
 8009554:	290a      	cmp	r1, #10
 8009556:	d015      	beq.n	8009584 <_puts_r+0x8c>
 8009558:	6823      	ldr	r3, [r4, #0]
 800955a:	1c5a      	adds	r2, r3, #1
 800955c:	6022      	str	r2, [r4, #0]
 800955e:	7019      	strb	r1, [r3, #0]
 8009560:	68a3      	ldr	r3, [r4, #8]
 8009562:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009566:	3b01      	subs	r3, #1
 8009568:	60a3      	str	r3, [r4, #8]
 800956a:	2900      	cmp	r1, #0
 800956c:	d1ed      	bne.n	800954a <_puts_r+0x52>
 800956e:	2b00      	cmp	r3, #0
 8009570:	da11      	bge.n	8009596 <_puts_r+0x9e>
 8009572:	4622      	mov	r2, r4
 8009574:	210a      	movs	r1, #10
 8009576:	4628      	mov	r0, r5
 8009578:	f000 f895 	bl	80096a6 <__swbuf_r>
 800957c:	3001      	adds	r0, #1
 800957e:	d0d7      	beq.n	8009530 <_puts_r+0x38>
 8009580:	250a      	movs	r5, #10
 8009582:	e7d7      	b.n	8009534 <_puts_r+0x3c>
 8009584:	4622      	mov	r2, r4
 8009586:	4628      	mov	r0, r5
 8009588:	f000 f88d 	bl	80096a6 <__swbuf_r>
 800958c:	3001      	adds	r0, #1
 800958e:	d1e7      	bne.n	8009560 <_puts_r+0x68>
 8009590:	e7ce      	b.n	8009530 <_puts_r+0x38>
 8009592:	3e01      	subs	r6, #1
 8009594:	e7e4      	b.n	8009560 <_puts_r+0x68>
 8009596:	6823      	ldr	r3, [r4, #0]
 8009598:	1c5a      	adds	r2, r3, #1
 800959a:	6022      	str	r2, [r4, #0]
 800959c:	220a      	movs	r2, #10
 800959e:	701a      	strb	r2, [r3, #0]
 80095a0:	e7ee      	b.n	8009580 <_puts_r+0x88>
	...

080095a4 <puts>:
 80095a4:	4b02      	ldr	r3, [pc, #8]	@ (80095b0 <puts+0xc>)
 80095a6:	4601      	mov	r1, r0
 80095a8:	6818      	ldr	r0, [r3, #0]
 80095aa:	f7ff bfa5 	b.w	80094f8 <_puts_r>
 80095ae:	bf00      	nop
 80095b0:	2000002c 	.word	0x2000002c

080095b4 <sniprintf>:
 80095b4:	b40c      	push	{r2, r3}
 80095b6:	b530      	push	{r4, r5, lr}
 80095b8:	4b18      	ldr	r3, [pc, #96]	@ (800961c <sniprintf+0x68>)
 80095ba:	1e0c      	subs	r4, r1, #0
 80095bc:	681d      	ldr	r5, [r3, #0]
 80095be:	b09d      	sub	sp, #116	@ 0x74
 80095c0:	da08      	bge.n	80095d4 <sniprintf+0x20>
 80095c2:	238b      	movs	r3, #139	@ 0x8b
 80095c4:	602b      	str	r3, [r5, #0]
 80095c6:	f04f 30ff 	mov.w	r0, #4294967295
 80095ca:	b01d      	add	sp, #116	@ 0x74
 80095cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095d0:	b002      	add	sp, #8
 80095d2:	4770      	bx	lr
 80095d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80095d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80095dc:	f04f 0300 	mov.w	r3, #0
 80095e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80095e2:	bf14      	ite	ne
 80095e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80095e8:	4623      	moveq	r3, r4
 80095ea:	9304      	str	r3, [sp, #16]
 80095ec:	9307      	str	r3, [sp, #28]
 80095ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80095f2:	9002      	str	r0, [sp, #8]
 80095f4:	9006      	str	r0, [sp, #24]
 80095f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80095fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80095fc:	ab21      	add	r3, sp, #132	@ 0x84
 80095fe:	a902      	add	r1, sp, #8
 8009600:	4628      	mov	r0, r5
 8009602:	9301      	str	r3, [sp, #4]
 8009604:	f000 fab4 	bl	8009b70 <_svfiprintf_r>
 8009608:	1c43      	adds	r3, r0, #1
 800960a:	bfbc      	itt	lt
 800960c:	238b      	movlt	r3, #139	@ 0x8b
 800960e:	602b      	strlt	r3, [r5, #0]
 8009610:	2c00      	cmp	r4, #0
 8009612:	d0da      	beq.n	80095ca <sniprintf+0x16>
 8009614:	9b02      	ldr	r3, [sp, #8]
 8009616:	2200      	movs	r2, #0
 8009618:	701a      	strb	r2, [r3, #0]
 800961a:	e7d6      	b.n	80095ca <sniprintf+0x16>
 800961c:	2000002c 	.word	0x2000002c

08009620 <__sread>:
 8009620:	b510      	push	{r4, lr}
 8009622:	460c      	mov	r4, r1
 8009624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009628:	f000 f8fc 	bl	8009824 <_read_r>
 800962c:	2800      	cmp	r0, #0
 800962e:	bfab      	itete	ge
 8009630:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009632:	89a3      	ldrhlt	r3, [r4, #12]
 8009634:	181b      	addge	r3, r3, r0
 8009636:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800963a:	bfac      	ite	ge
 800963c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800963e:	81a3      	strhlt	r3, [r4, #12]
 8009640:	bd10      	pop	{r4, pc}

08009642 <__swrite>:
 8009642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009646:	461f      	mov	r7, r3
 8009648:	898b      	ldrh	r3, [r1, #12]
 800964a:	05db      	lsls	r3, r3, #23
 800964c:	4605      	mov	r5, r0
 800964e:	460c      	mov	r4, r1
 8009650:	4616      	mov	r6, r2
 8009652:	d505      	bpl.n	8009660 <__swrite+0x1e>
 8009654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009658:	2302      	movs	r3, #2
 800965a:	2200      	movs	r2, #0
 800965c:	f000 f8d0 	bl	8009800 <_lseek_r>
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009666:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800966a:	81a3      	strh	r3, [r4, #12]
 800966c:	4632      	mov	r2, r6
 800966e:	463b      	mov	r3, r7
 8009670:	4628      	mov	r0, r5
 8009672:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009676:	f000 b8e7 	b.w	8009848 <_write_r>

0800967a <__sseek>:
 800967a:	b510      	push	{r4, lr}
 800967c:	460c      	mov	r4, r1
 800967e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009682:	f000 f8bd 	bl	8009800 <_lseek_r>
 8009686:	1c43      	adds	r3, r0, #1
 8009688:	89a3      	ldrh	r3, [r4, #12]
 800968a:	bf15      	itete	ne
 800968c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800968e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009692:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009696:	81a3      	strheq	r3, [r4, #12]
 8009698:	bf18      	it	ne
 800969a:	81a3      	strhne	r3, [r4, #12]
 800969c:	bd10      	pop	{r4, pc}

0800969e <__sclose>:
 800969e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a2:	f000 b89d 	b.w	80097e0 <_close_r>

080096a6 <__swbuf_r>:
 80096a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a8:	460e      	mov	r6, r1
 80096aa:	4614      	mov	r4, r2
 80096ac:	4605      	mov	r5, r0
 80096ae:	b118      	cbz	r0, 80096b8 <__swbuf_r+0x12>
 80096b0:	6a03      	ldr	r3, [r0, #32]
 80096b2:	b90b      	cbnz	r3, 80096b8 <__swbuf_r+0x12>
 80096b4:	f7ff fed8 	bl	8009468 <__sinit>
 80096b8:	69a3      	ldr	r3, [r4, #24]
 80096ba:	60a3      	str	r3, [r4, #8]
 80096bc:	89a3      	ldrh	r3, [r4, #12]
 80096be:	071a      	lsls	r2, r3, #28
 80096c0:	d501      	bpl.n	80096c6 <__swbuf_r+0x20>
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	b943      	cbnz	r3, 80096d8 <__swbuf_r+0x32>
 80096c6:	4621      	mov	r1, r4
 80096c8:	4628      	mov	r0, r5
 80096ca:	f000 f82b 	bl	8009724 <__swsetup_r>
 80096ce:	b118      	cbz	r0, 80096d8 <__swbuf_r+0x32>
 80096d0:	f04f 37ff 	mov.w	r7, #4294967295
 80096d4:	4638      	mov	r0, r7
 80096d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096d8:	6823      	ldr	r3, [r4, #0]
 80096da:	6922      	ldr	r2, [r4, #16]
 80096dc:	1a98      	subs	r0, r3, r2
 80096de:	6963      	ldr	r3, [r4, #20]
 80096e0:	b2f6      	uxtb	r6, r6
 80096e2:	4283      	cmp	r3, r0
 80096e4:	4637      	mov	r7, r6
 80096e6:	dc05      	bgt.n	80096f4 <__swbuf_r+0x4e>
 80096e8:	4621      	mov	r1, r4
 80096ea:	4628      	mov	r0, r5
 80096ec:	f000 fe8e 	bl	800a40c <_fflush_r>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d1ed      	bne.n	80096d0 <__swbuf_r+0x2a>
 80096f4:	68a3      	ldr	r3, [r4, #8]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	60a3      	str	r3, [r4, #8]
 80096fa:	6823      	ldr	r3, [r4, #0]
 80096fc:	1c5a      	adds	r2, r3, #1
 80096fe:	6022      	str	r2, [r4, #0]
 8009700:	701e      	strb	r6, [r3, #0]
 8009702:	6962      	ldr	r2, [r4, #20]
 8009704:	1c43      	adds	r3, r0, #1
 8009706:	429a      	cmp	r2, r3
 8009708:	d004      	beq.n	8009714 <__swbuf_r+0x6e>
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	07db      	lsls	r3, r3, #31
 800970e:	d5e1      	bpl.n	80096d4 <__swbuf_r+0x2e>
 8009710:	2e0a      	cmp	r6, #10
 8009712:	d1df      	bne.n	80096d4 <__swbuf_r+0x2e>
 8009714:	4621      	mov	r1, r4
 8009716:	4628      	mov	r0, r5
 8009718:	f000 fe78 	bl	800a40c <_fflush_r>
 800971c:	2800      	cmp	r0, #0
 800971e:	d0d9      	beq.n	80096d4 <__swbuf_r+0x2e>
 8009720:	e7d6      	b.n	80096d0 <__swbuf_r+0x2a>
	...

08009724 <__swsetup_r>:
 8009724:	b538      	push	{r3, r4, r5, lr}
 8009726:	4b29      	ldr	r3, [pc, #164]	@ (80097cc <__swsetup_r+0xa8>)
 8009728:	4605      	mov	r5, r0
 800972a:	6818      	ldr	r0, [r3, #0]
 800972c:	460c      	mov	r4, r1
 800972e:	b118      	cbz	r0, 8009738 <__swsetup_r+0x14>
 8009730:	6a03      	ldr	r3, [r0, #32]
 8009732:	b90b      	cbnz	r3, 8009738 <__swsetup_r+0x14>
 8009734:	f7ff fe98 	bl	8009468 <__sinit>
 8009738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800973c:	0719      	lsls	r1, r3, #28
 800973e:	d422      	bmi.n	8009786 <__swsetup_r+0x62>
 8009740:	06da      	lsls	r2, r3, #27
 8009742:	d407      	bmi.n	8009754 <__swsetup_r+0x30>
 8009744:	2209      	movs	r2, #9
 8009746:	602a      	str	r2, [r5, #0]
 8009748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800974c:	81a3      	strh	r3, [r4, #12]
 800974e:	f04f 30ff 	mov.w	r0, #4294967295
 8009752:	e033      	b.n	80097bc <__swsetup_r+0x98>
 8009754:	0758      	lsls	r0, r3, #29
 8009756:	d512      	bpl.n	800977e <__swsetup_r+0x5a>
 8009758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800975a:	b141      	cbz	r1, 800976e <__swsetup_r+0x4a>
 800975c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009760:	4299      	cmp	r1, r3
 8009762:	d002      	beq.n	800976a <__swsetup_r+0x46>
 8009764:	4628      	mov	r0, r5
 8009766:	f000 f8af 	bl	80098c8 <_free_r>
 800976a:	2300      	movs	r3, #0
 800976c:	6363      	str	r3, [r4, #52]	@ 0x34
 800976e:	89a3      	ldrh	r3, [r4, #12]
 8009770:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009774:	81a3      	strh	r3, [r4, #12]
 8009776:	2300      	movs	r3, #0
 8009778:	6063      	str	r3, [r4, #4]
 800977a:	6923      	ldr	r3, [r4, #16]
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f043 0308 	orr.w	r3, r3, #8
 8009784:	81a3      	strh	r3, [r4, #12]
 8009786:	6923      	ldr	r3, [r4, #16]
 8009788:	b94b      	cbnz	r3, 800979e <__swsetup_r+0x7a>
 800978a:	89a3      	ldrh	r3, [r4, #12]
 800978c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009790:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009794:	d003      	beq.n	800979e <__swsetup_r+0x7a>
 8009796:	4621      	mov	r1, r4
 8009798:	4628      	mov	r0, r5
 800979a:	f000 fe85 	bl	800a4a8 <__smakebuf_r>
 800979e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a2:	f013 0201 	ands.w	r2, r3, #1
 80097a6:	d00a      	beq.n	80097be <__swsetup_r+0x9a>
 80097a8:	2200      	movs	r2, #0
 80097aa:	60a2      	str	r2, [r4, #8]
 80097ac:	6962      	ldr	r2, [r4, #20]
 80097ae:	4252      	negs	r2, r2
 80097b0:	61a2      	str	r2, [r4, #24]
 80097b2:	6922      	ldr	r2, [r4, #16]
 80097b4:	b942      	cbnz	r2, 80097c8 <__swsetup_r+0xa4>
 80097b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097ba:	d1c5      	bne.n	8009748 <__swsetup_r+0x24>
 80097bc:	bd38      	pop	{r3, r4, r5, pc}
 80097be:	0799      	lsls	r1, r3, #30
 80097c0:	bf58      	it	pl
 80097c2:	6962      	ldrpl	r2, [r4, #20]
 80097c4:	60a2      	str	r2, [r4, #8]
 80097c6:	e7f4      	b.n	80097b2 <__swsetup_r+0x8e>
 80097c8:	2000      	movs	r0, #0
 80097ca:	e7f7      	b.n	80097bc <__swsetup_r+0x98>
 80097cc:	2000002c 	.word	0x2000002c

080097d0 <memset>:
 80097d0:	4402      	add	r2, r0
 80097d2:	4603      	mov	r3, r0
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d100      	bne.n	80097da <memset+0xa>
 80097d8:	4770      	bx	lr
 80097da:	f803 1b01 	strb.w	r1, [r3], #1
 80097de:	e7f9      	b.n	80097d4 <memset+0x4>

080097e0 <_close_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d06      	ldr	r5, [pc, #24]	@ (80097fc <_close_r+0x1c>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f7f8 fab1 	bl	8001d52 <_close>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d102      	bne.n	80097fa <_close_r+0x1a>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	b103      	cbz	r3, 80097fa <_close_r+0x1a>
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	20004b10 	.word	0x20004b10

08009800 <_lseek_r>:
 8009800:	b538      	push	{r3, r4, r5, lr}
 8009802:	4d07      	ldr	r5, [pc, #28]	@ (8009820 <_lseek_r+0x20>)
 8009804:	4604      	mov	r4, r0
 8009806:	4608      	mov	r0, r1
 8009808:	4611      	mov	r1, r2
 800980a:	2200      	movs	r2, #0
 800980c:	602a      	str	r2, [r5, #0]
 800980e:	461a      	mov	r2, r3
 8009810:	f7f8 fac6 	bl	8001da0 <_lseek>
 8009814:	1c43      	adds	r3, r0, #1
 8009816:	d102      	bne.n	800981e <_lseek_r+0x1e>
 8009818:	682b      	ldr	r3, [r5, #0]
 800981a:	b103      	cbz	r3, 800981e <_lseek_r+0x1e>
 800981c:	6023      	str	r3, [r4, #0]
 800981e:	bd38      	pop	{r3, r4, r5, pc}
 8009820:	20004b10 	.word	0x20004b10

08009824 <_read_r>:
 8009824:	b538      	push	{r3, r4, r5, lr}
 8009826:	4d07      	ldr	r5, [pc, #28]	@ (8009844 <_read_r+0x20>)
 8009828:	4604      	mov	r4, r0
 800982a:	4608      	mov	r0, r1
 800982c:	4611      	mov	r1, r2
 800982e:	2200      	movs	r2, #0
 8009830:	602a      	str	r2, [r5, #0]
 8009832:	461a      	mov	r2, r3
 8009834:	f7f8 fa70 	bl	8001d18 <_read>
 8009838:	1c43      	adds	r3, r0, #1
 800983a:	d102      	bne.n	8009842 <_read_r+0x1e>
 800983c:	682b      	ldr	r3, [r5, #0]
 800983e:	b103      	cbz	r3, 8009842 <_read_r+0x1e>
 8009840:	6023      	str	r3, [r4, #0]
 8009842:	bd38      	pop	{r3, r4, r5, pc}
 8009844:	20004b10 	.word	0x20004b10

08009848 <_write_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	4d07      	ldr	r5, [pc, #28]	@ (8009868 <_write_r+0x20>)
 800984c:	4604      	mov	r4, r0
 800984e:	4608      	mov	r0, r1
 8009850:	4611      	mov	r1, r2
 8009852:	2200      	movs	r2, #0
 8009854:	602a      	str	r2, [r5, #0]
 8009856:	461a      	mov	r2, r3
 8009858:	f7f7 fcea 	bl	8001230 <_write>
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d102      	bne.n	8009866 <_write_r+0x1e>
 8009860:	682b      	ldr	r3, [r5, #0]
 8009862:	b103      	cbz	r3, 8009866 <_write_r+0x1e>
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	bd38      	pop	{r3, r4, r5, pc}
 8009868:	20004b10 	.word	0x20004b10

0800986c <__errno>:
 800986c:	4b01      	ldr	r3, [pc, #4]	@ (8009874 <__errno+0x8>)
 800986e:	6818      	ldr	r0, [r3, #0]
 8009870:	4770      	bx	lr
 8009872:	bf00      	nop
 8009874:	2000002c 	.word	0x2000002c

08009878 <__libc_init_array>:
 8009878:	b570      	push	{r4, r5, r6, lr}
 800987a:	4d0d      	ldr	r5, [pc, #52]	@ (80098b0 <__libc_init_array+0x38>)
 800987c:	4c0d      	ldr	r4, [pc, #52]	@ (80098b4 <__libc_init_array+0x3c>)
 800987e:	1b64      	subs	r4, r4, r5
 8009880:	10a4      	asrs	r4, r4, #2
 8009882:	2600      	movs	r6, #0
 8009884:	42a6      	cmp	r6, r4
 8009886:	d109      	bne.n	800989c <__libc_init_array+0x24>
 8009888:	4d0b      	ldr	r5, [pc, #44]	@ (80098b8 <__libc_init_array+0x40>)
 800988a:	4c0c      	ldr	r4, [pc, #48]	@ (80098bc <__libc_init_array+0x44>)
 800988c:	f000 fed8 	bl	800a640 <_init>
 8009890:	1b64      	subs	r4, r4, r5
 8009892:	10a4      	asrs	r4, r4, #2
 8009894:	2600      	movs	r6, #0
 8009896:	42a6      	cmp	r6, r4
 8009898:	d105      	bne.n	80098a6 <__libc_init_array+0x2e>
 800989a:	bd70      	pop	{r4, r5, r6, pc}
 800989c:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a0:	4798      	blx	r3
 80098a2:	3601      	adds	r6, #1
 80098a4:	e7ee      	b.n	8009884 <__libc_init_array+0xc>
 80098a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80098aa:	4798      	blx	r3
 80098ac:	3601      	adds	r6, #1
 80098ae:	e7f2      	b.n	8009896 <__libc_init_array+0x1e>
 80098b0:	0800a990 	.word	0x0800a990
 80098b4:	0800a990 	.word	0x0800a990
 80098b8:	0800a990 	.word	0x0800a990
 80098bc:	0800a994 	.word	0x0800a994

080098c0 <__retarget_lock_init_recursive>:
 80098c0:	4770      	bx	lr

080098c2 <__retarget_lock_acquire_recursive>:
 80098c2:	4770      	bx	lr

080098c4 <__retarget_lock_release_recursive>:
 80098c4:	4770      	bx	lr
	...

080098c8 <_free_r>:
 80098c8:	b538      	push	{r3, r4, r5, lr}
 80098ca:	4605      	mov	r5, r0
 80098cc:	2900      	cmp	r1, #0
 80098ce:	d041      	beq.n	8009954 <_free_r+0x8c>
 80098d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098d4:	1f0c      	subs	r4, r1, #4
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	bfb8      	it	lt
 80098da:	18e4      	addlt	r4, r4, r3
 80098dc:	f000 f8e0 	bl	8009aa0 <__malloc_lock>
 80098e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009958 <_free_r+0x90>)
 80098e2:	6813      	ldr	r3, [r2, #0]
 80098e4:	b933      	cbnz	r3, 80098f4 <_free_r+0x2c>
 80098e6:	6063      	str	r3, [r4, #4]
 80098e8:	6014      	str	r4, [r2, #0]
 80098ea:	4628      	mov	r0, r5
 80098ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098f0:	f000 b8dc 	b.w	8009aac <__malloc_unlock>
 80098f4:	42a3      	cmp	r3, r4
 80098f6:	d908      	bls.n	800990a <_free_r+0x42>
 80098f8:	6820      	ldr	r0, [r4, #0]
 80098fa:	1821      	adds	r1, r4, r0
 80098fc:	428b      	cmp	r3, r1
 80098fe:	bf01      	itttt	eq
 8009900:	6819      	ldreq	r1, [r3, #0]
 8009902:	685b      	ldreq	r3, [r3, #4]
 8009904:	1809      	addeq	r1, r1, r0
 8009906:	6021      	streq	r1, [r4, #0]
 8009908:	e7ed      	b.n	80098e6 <_free_r+0x1e>
 800990a:	461a      	mov	r2, r3
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	b10b      	cbz	r3, 8009914 <_free_r+0x4c>
 8009910:	42a3      	cmp	r3, r4
 8009912:	d9fa      	bls.n	800990a <_free_r+0x42>
 8009914:	6811      	ldr	r1, [r2, #0]
 8009916:	1850      	adds	r0, r2, r1
 8009918:	42a0      	cmp	r0, r4
 800991a:	d10b      	bne.n	8009934 <_free_r+0x6c>
 800991c:	6820      	ldr	r0, [r4, #0]
 800991e:	4401      	add	r1, r0
 8009920:	1850      	adds	r0, r2, r1
 8009922:	4283      	cmp	r3, r0
 8009924:	6011      	str	r1, [r2, #0]
 8009926:	d1e0      	bne.n	80098ea <_free_r+0x22>
 8009928:	6818      	ldr	r0, [r3, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	6053      	str	r3, [r2, #4]
 800992e:	4408      	add	r0, r1
 8009930:	6010      	str	r0, [r2, #0]
 8009932:	e7da      	b.n	80098ea <_free_r+0x22>
 8009934:	d902      	bls.n	800993c <_free_r+0x74>
 8009936:	230c      	movs	r3, #12
 8009938:	602b      	str	r3, [r5, #0]
 800993a:	e7d6      	b.n	80098ea <_free_r+0x22>
 800993c:	6820      	ldr	r0, [r4, #0]
 800993e:	1821      	adds	r1, r4, r0
 8009940:	428b      	cmp	r3, r1
 8009942:	bf04      	itt	eq
 8009944:	6819      	ldreq	r1, [r3, #0]
 8009946:	685b      	ldreq	r3, [r3, #4]
 8009948:	6063      	str	r3, [r4, #4]
 800994a:	bf04      	itt	eq
 800994c:	1809      	addeq	r1, r1, r0
 800994e:	6021      	streq	r1, [r4, #0]
 8009950:	6054      	str	r4, [r2, #4]
 8009952:	e7ca      	b.n	80098ea <_free_r+0x22>
 8009954:	bd38      	pop	{r3, r4, r5, pc}
 8009956:	bf00      	nop
 8009958:	20004b1c 	.word	0x20004b1c

0800995c <sbrk_aligned>:
 800995c:	b570      	push	{r4, r5, r6, lr}
 800995e:	4e0f      	ldr	r6, [pc, #60]	@ (800999c <sbrk_aligned+0x40>)
 8009960:	460c      	mov	r4, r1
 8009962:	6831      	ldr	r1, [r6, #0]
 8009964:	4605      	mov	r5, r0
 8009966:	b911      	cbnz	r1, 800996e <sbrk_aligned+0x12>
 8009968:	f000 fe16 	bl	800a598 <_sbrk_r>
 800996c:	6030      	str	r0, [r6, #0]
 800996e:	4621      	mov	r1, r4
 8009970:	4628      	mov	r0, r5
 8009972:	f000 fe11 	bl	800a598 <_sbrk_r>
 8009976:	1c43      	adds	r3, r0, #1
 8009978:	d103      	bne.n	8009982 <sbrk_aligned+0x26>
 800997a:	f04f 34ff 	mov.w	r4, #4294967295
 800997e:	4620      	mov	r0, r4
 8009980:	bd70      	pop	{r4, r5, r6, pc}
 8009982:	1cc4      	adds	r4, r0, #3
 8009984:	f024 0403 	bic.w	r4, r4, #3
 8009988:	42a0      	cmp	r0, r4
 800998a:	d0f8      	beq.n	800997e <sbrk_aligned+0x22>
 800998c:	1a21      	subs	r1, r4, r0
 800998e:	4628      	mov	r0, r5
 8009990:	f000 fe02 	bl	800a598 <_sbrk_r>
 8009994:	3001      	adds	r0, #1
 8009996:	d1f2      	bne.n	800997e <sbrk_aligned+0x22>
 8009998:	e7ef      	b.n	800997a <sbrk_aligned+0x1e>
 800999a:	bf00      	nop
 800999c:	20004b18 	.word	0x20004b18

080099a0 <_malloc_r>:
 80099a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099a4:	1ccd      	adds	r5, r1, #3
 80099a6:	f025 0503 	bic.w	r5, r5, #3
 80099aa:	3508      	adds	r5, #8
 80099ac:	2d0c      	cmp	r5, #12
 80099ae:	bf38      	it	cc
 80099b0:	250c      	movcc	r5, #12
 80099b2:	2d00      	cmp	r5, #0
 80099b4:	4606      	mov	r6, r0
 80099b6:	db01      	blt.n	80099bc <_malloc_r+0x1c>
 80099b8:	42a9      	cmp	r1, r5
 80099ba:	d904      	bls.n	80099c6 <_malloc_r+0x26>
 80099bc:	230c      	movs	r3, #12
 80099be:	6033      	str	r3, [r6, #0]
 80099c0:	2000      	movs	r0, #0
 80099c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a9c <_malloc_r+0xfc>
 80099ca:	f000 f869 	bl	8009aa0 <__malloc_lock>
 80099ce:	f8d8 3000 	ldr.w	r3, [r8]
 80099d2:	461c      	mov	r4, r3
 80099d4:	bb44      	cbnz	r4, 8009a28 <_malloc_r+0x88>
 80099d6:	4629      	mov	r1, r5
 80099d8:	4630      	mov	r0, r6
 80099da:	f7ff ffbf 	bl	800995c <sbrk_aligned>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	4604      	mov	r4, r0
 80099e2:	d158      	bne.n	8009a96 <_malloc_r+0xf6>
 80099e4:	f8d8 4000 	ldr.w	r4, [r8]
 80099e8:	4627      	mov	r7, r4
 80099ea:	2f00      	cmp	r7, #0
 80099ec:	d143      	bne.n	8009a76 <_malloc_r+0xd6>
 80099ee:	2c00      	cmp	r4, #0
 80099f0:	d04b      	beq.n	8009a8a <_malloc_r+0xea>
 80099f2:	6823      	ldr	r3, [r4, #0]
 80099f4:	4639      	mov	r1, r7
 80099f6:	4630      	mov	r0, r6
 80099f8:	eb04 0903 	add.w	r9, r4, r3
 80099fc:	f000 fdcc 	bl	800a598 <_sbrk_r>
 8009a00:	4581      	cmp	r9, r0
 8009a02:	d142      	bne.n	8009a8a <_malloc_r+0xea>
 8009a04:	6821      	ldr	r1, [r4, #0]
 8009a06:	1a6d      	subs	r5, r5, r1
 8009a08:	4629      	mov	r1, r5
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f7ff ffa6 	bl	800995c <sbrk_aligned>
 8009a10:	3001      	adds	r0, #1
 8009a12:	d03a      	beq.n	8009a8a <_malloc_r+0xea>
 8009a14:	6823      	ldr	r3, [r4, #0]
 8009a16:	442b      	add	r3, r5
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1e:	685a      	ldr	r2, [r3, #4]
 8009a20:	bb62      	cbnz	r2, 8009a7c <_malloc_r+0xdc>
 8009a22:	f8c8 7000 	str.w	r7, [r8]
 8009a26:	e00f      	b.n	8009a48 <_malloc_r+0xa8>
 8009a28:	6822      	ldr	r2, [r4, #0]
 8009a2a:	1b52      	subs	r2, r2, r5
 8009a2c:	d420      	bmi.n	8009a70 <_malloc_r+0xd0>
 8009a2e:	2a0b      	cmp	r2, #11
 8009a30:	d917      	bls.n	8009a62 <_malloc_r+0xc2>
 8009a32:	1961      	adds	r1, r4, r5
 8009a34:	42a3      	cmp	r3, r4
 8009a36:	6025      	str	r5, [r4, #0]
 8009a38:	bf18      	it	ne
 8009a3a:	6059      	strne	r1, [r3, #4]
 8009a3c:	6863      	ldr	r3, [r4, #4]
 8009a3e:	bf08      	it	eq
 8009a40:	f8c8 1000 	streq.w	r1, [r8]
 8009a44:	5162      	str	r2, [r4, r5]
 8009a46:	604b      	str	r3, [r1, #4]
 8009a48:	4630      	mov	r0, r6
 8009a4a:	f000 f82f 	bl	8009aac <__malloc_unlock>
 8009a4e:	f104 000b 	add.w	r0, r4, #11
 8009a52:	1d23      	adds	r3, r4, #4
 8009a54:	f020 0007 	bic.w	r0, r0, #7
 8009a58:	1ac2      	subs	r2, r0, r3
 8009a5a:	bf1c      	itt	ne
 8009a5c:	1a1b      	subne	r3, r3, r0
 8009a5e:	50a3      	strne	r3, [r4, r2]
 8009a60:	e7af      	b.n	80099c2 <_malloc_r+0x22>
 8009a62:	6862      	ldr	r2, [r4, #4]
 8009a64:	42a3      	cmp	r3, r4
 8009a66:	bf0c      	ite	eq
 8009a68:	f8c8 2000 	streq.w	r2, [r8]
 8009a6c:	605a      	strne	r2, [r3, #4]
 8009a6e:	e7eb      	b.n	8009a48 <_malloc_r+0xa8>
 8009a70:	4623      	mov	r3, r4
 8009a72:	6864      	ldr	r4, [r4, #4]
 8009a74:	e7ae      	b.n	80099d4 <_malloc_r+0x34>
 8009a76:	463c      	mov	r4, r7
 8009a78:	687f      	ldr	r7, [r7, #4]
 8009a7a:	e7b6      	b.n	80099ea <_malloc_r+0x4a>
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	42a3      	cmp	r3, r4
 8009a82:	d1fb      	bne.n	8009a7c <_malloc_r+0xdc>
 8009a84:	2300      	movs	r3, #0
 8009a86:	6053      	str	r3, [r2, #4]
 8009a88:	e7de      	b.n	8009a48 <_malloc_r+0xa8>
 8009a8a:	230c      	movs	r3, #12
 8009a8c:	6033      	str	r3, [r6, #0]
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f000 f80c 	bl	8009aac <__malloc_unlock>
 8009a94:	e794      	b.n	80099c0 <_malloc_r+0x20>
 8009a96:	6005      	str	r5, [r0, #0]
 8009a98:	e7d6      	b.n	8009a48 <_malloc_r+0xa8>
 8009a9a:	bf00      	nop
 8009a9c:	20004b1c 	.word	0x20004b1c

08009aa0 <__malloc_lock>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	@ (8009aa8 <__malloc_lock+0x8>)
 8009aa2:	f7ff bf0e 	b.w	80098c2 <__retarget_lock_acquire_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20004b14 	.word	0x20004b14

08009aac <__malloc_unlock>:
 8009aac:	4801      	ldr	r0, [pc, #4]	@ (8009ab4 <__malloc_unlock+0x8>)
 8009aae:	f7ff bf09 	b.w	80098c4 <__retarget_lock_release_recursive>
 8009ab2:	bf00      	nop
 8009ab4:	20004b14 	.word	0x20004b14

08009ab8 <__ssputs_r>:
 8009ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009abc:	688e      	ldr	r6, [r1, #8]
 8009abe:	461f      	mov	r7, r3
 8009ac0:	42be      	cmp	r6, r7
 8009ac2:	680b      	ldr	r3, [r1, #0]
 8009ac4:	4682      	mov	sl, r0
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	4690      	mov	r8, r2
 8009aca:	d82d      	bhi.n	8009b28 <__ssputs_r+0x70>
 8009acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ad4:	d026      	beq.n	8009b24 <__ssputs_r+0x6c>
 8009ad6:	6965      	ldr	r5, [r4, #20]
 8009ad8:	6909      	ldr	r1, [r1, #16]
 8009ada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ade:	eba3 0901 	sub.w	r9, r3, r1
 8009ae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ae6:	1c7b      	adds	r3, r7, #1
 8009ae8:	444b      	add	r3, r9
 8009aea:	106d      	asrs	r5, r5, #1
 8009aec:	429d      	cmp	r5, r3
 8009aee:	bf38      	it	cc
 8009af0:	461d      	movcc	r5, r3
 8009af2:	0553      	lsls	r3, r2, #21
 8009af4:	d527      	bpl.n	8009b46 <__ssputs_r+0x8e>
 8009af6:	4629      	mov	r1, r5
 8009af8:	f7ff ff52 	bl	80099a0 <_malloc_r>
 8009afc:	4606      	mov	r6, r0
 8009afe:	b360      	cbz	r0, 8009b5a <__ssputs_r+0xa2>
 8009b00:	6921      	ldr	r1, [r4, #16]
 8009b02:	464a      	mov	r2, r9
 8009b04:	f000 fd58 	bl	800a5b8 <memcpy>
 8009b08:	89a3      	ldrh	r3, [r4, #12]
 8009b0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b12:	81a3      	strh	r3, [r4, #12]
 8009b14:	6126      	str	r6, [r4, #16]
 8009b16:	6165      	str	r5, [r4, #20]
 8009b18:	444e      	add	r6, r9
 8009b1a:	eba5 0509 	sub.w	r5, r5, r9
 8009b1e:	6026      	str	r6, [r4, #0]
 8009b20:	60a5      	str	r5, [r4, #8]
 8009b22:	463e      	mov	r6, r7
 8009b24:	42be      	cmp	r6, r7
 8009b26:	d900      	bls.n	8009b2a <__ssputs_r+0x72>
 8009b28:	463e      	mov	r6, r7
 8009b2a:	6820      	ldr	r0, [r4, #0]
 8009b2c:	4632      	mov	r2, r6
 8009b2e:	4641      	mov	r1, r8
 8009b30:	f000 fcf6 	bl	800a520 <memmove>
 8009b34:	68a3      	ldr	r3, [r4, #8]
 8009b36:	1b9b      	subs	r3, r3, r6
 8009b38:	60a3      	str	r3, [r4, #8]
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	4433      	add	r3, r6
 8009b3e:	6023      	str	r3, [r4, #0]
 8009b40:	2000      	movs	r0, #0
 8009b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b46:	462a      	mov	r2, r5
 8009b48:	f000 fd44 	bl	800a5d4 <_realloc_r>
 8009b4c:	4606      	mov	r6, r0
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	d1e0      	bne.n	8009b14 <__ssputs_r+0x5c>
 8009b52:	6921      	ldr	r1, [r4, #16]
 8009b54:	4650      	mov	r0, sl
 8009b56:	f7ff feb7 	bl	80098c8 <_free_r>
 8009b5a:	230c      	movs	r3, #12
 8009b5c:	f8ca 3000 	str.w	r3, [sl]
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b66:	81a3      	strh	r3, [r4, #12]
 8009b68:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6c:	e7e9      	b.n	8009b42 <__ssputs_r+0x8a>
	...

08009b70 <_svfiprintf_r>:
 8009b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b74:	4698      	mov	r8, r3
 8009b76:	898b      	ldrh	r3, [r1, #12]
 8009b78:	061b      	lsls	r3, r3, #24
 8009b7a:	b09d      	sub	sp, #116	@ 0x74
 8009b7c:	4607      	mov	r7, r0
 8009b7e:	460d      	mov	r5, r1
 8009b80:	4614      	mov	r4, r2
 8009b82:	d510      	bpl.n	8009ba6 <_svfiprintf_r+0x36>
 8009b84:	690b      	ldr	r3, [r1, #16]
 8009b86:	b973      	cbnz	r3, 8009ba6 <_svfiprintf_r+0x36>
 8009b88:	2140      	movs	r1, #64	@ 0x40
 8009b8a:	f7ff ff09 	bl	80099a0 <_malloc_r>
 8009b8e:	6028      	str	r0, [r5, #0]
 8009b90:	6128      	str	r0, [r5, #16]
 8009b92:	b930      	cbnz	r0, 8009ba2 <_svfiprintf_r+0x32>
 8009b94:	230c      	movs	r3, #12
 8009b96:	603b      	str	r3, [r7, #0]
 8009b98:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9c:	b01d      	add	sp, #116	@ 0x74
 8009b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba2:	2340      	movs	r3, #64	@ 0x40
 8009ba4:	616b      	str	r3, [r5, #20]
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009baa:	2320      	movs	r3, #32
 8009bac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bb4:	2330      	movs	r3, #48	@ 0x30
 8009bb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009d54 <_svfiprintf_r+0x1e4>
 8009bba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bbe:	f04f 0901 	mov.w	r9, #1
 8009bc2:	4623      	mov	r3, r4
 8009bc4:	469a      	mov	sl, r3
 8009bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bca:	b10a      	cbz	r2, 8009bd0 <_svfiprintf_r+0x60>
 8009bcc:	2a25      	cmp	r2, #37	@ 0x25
 8009bce:	d1f9      	bne.n	8009bc4 <_svfiprintf_r+0x54>
 8009bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8009bd4:	d00b      	beq.n	8009bee <_svfiprintf_r+0x7e>
 8009bd6:	465b      	mov	r3, fp
 8009bd8:	4622      	mov	r2, r4
 8009bda:	4629      	mov	r1, r5
 8009bdc:	4638      	mov	r0, r7
 8009bde:	f7ff ff6b 	bl	8009ab8 <__ssputs_r>
 8009be2:	3001      	adds	r0, #1
 8009be4:	f000 80a7 	beq.w	8009d36 <_svfiprintf_r+0x1c6>
 8009be8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bea:	445a      	add	r2, fp
 8009bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bee:	f89a 3000 	ldrb.w	r3, [sl]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 809f 	beq.w	8009d36 <_svfiprintf_r+0x1c6>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8009bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c02:	f10a 0a01 	add.w	sl, sl, #1
 8009c06:	9304      	str	r3, [sp, #16]
 8009c08:	9307      	str	r3, [sp, #28]
 8009c0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c10:	4654      	mov	r4, sl
 8009c12:	2205      	movs	r2, #5
 8009c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c18:	484e      	ldr	r0, [pc, #312]	@ (8009d54 <_svfiprintf_r+0x1e4>)
 8009c1a:	f7f6 fbf9 	bl	8000410 <memchr>
 8009c1e:	9a04      	ldr	r2, [sp, #16]
 8009c20:	b9d8      	cbnz	r0, 8009c5a <_svfiprintf_r+0xea>
 8009c22:	06d0      	lsls	r0, r2, #27
 8009c24:	bf44      	itt	mi
 8009c26:	2320      	movmi	r3, #32
 8009c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c2c:	0711      	lsls	r1, r2, #28
 8009c2e:	bf44      	itt	mi
 8009c30:	232b      	movmi	r3, #43	@ 0x2b
 8009c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c36:	f89a 3000 	ldrb.w	r3, [sl]
 8009c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c3c:	d015      	beq.n	8009c6a <_svfiprintf_r+0xfa>
 8009c3e:	9a07      	ldr	r2, [sp, #28]
 8009c40:	4654      	mov	r4, sl
 8009c42:	2000      	movs	r0, #0
 8009c44:	f04f 0c0a 	mov.w	ip, #10
 8009c48:	4621      	mov	r1, r4
 8009c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c4e:	3b30      	subs	r3, #48	@ 0x30
 8009c50:	2b09      	cmp	r3, #9
 8009c52:	d94b      	bls.n	8009cec <_svfiprintf_r+0x17c>
 8009c54:	b1b0      	cbz	r0, 8009c84 <_svfiprintf_r+0x114>
 8009c56:	9207      	str	r2, [sp, #28]
 8009c58:	e014      	b.n	8009c84 <_svfiprintf_r+0x114>
 8009c5a:	eba0 0308 	sub.w	r3, r0, r8
 8009c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8009c62:	4313      	orrs	r3, r2
 8009c64:	9304      	str	r3, [sp, #16]
 8009c66:	46a2      	mov	sl, r4
 8009c68:	e7d2      	b.n	8009c10 <_svfiprintf_r+0xa0>
 8009c6a:	9b03      	ldr	r3, [sp, #12]
 8009c6c:	1d19      	adds	r1, r3, #4
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	9103      	str	r1, [sp, #12]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	bfbb      	ittet	lt
 8009c76:	425b      	neglt	r3, r3
 8009c78:	f042 0202 	orrlt.w	r2, r2, #2
 8009c7c:	9307      	strge	r3, [sp, #28]
 8009c7e:	9307      	strlt	r3, [sp, #28]
 8009c80:	bfb8      	it	lt
 8009c82:	9204      	strlt	r2, [sp, #16]
 8009c84:	7823      	ldrb	r3, [r4, #0]
 8009c86:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c88:	d10a      	bne.n	8009ca0 <_svfiprintf_r+0x130>
 8009c8a:	7863      	ldrb	r3, [r4, #1]
 8009c8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c8e:	d132      	bne.n	8009cf6 <_svfiprintf_r+0x186>
 8009c90:	9b03      	ldr	r3, [sp, #12]
 8009c92:	1d1a      	adds	r2, r3, #4
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	9203      	str	r2, [sp, #12]
 8009c98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c9c:	3402      	adds	r4, #2
 8009c9e:	9305      	str	r3, [sp, #20]
 8009ca0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009d64 <_svfiprintf_r+0x1f4>
 8009ca4:	7821      	ldrb	r1, [r4, #0]
 8009ca6:	2203      	movs	r2, #3
 8009ca8:	4650      	mov	r0, sl
 8009caa:	f7f6 fbb1 	bl	8000410 <memchr>
 8009cae:	b138      	cbz	r0, 8009cc0 <_svfiprintf_r+0x150>
 8009cb0:	9b04      	ldr	r3, [sp, #16]
 8009cb2:	eba0 000a 	sub.w	r0, r0, sl
 8009cb6:	2240      	movs	r2, #64	@ 0x40
 8009cb8:	4082      	lsls	r2, r0
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	3401      	adds	r4, #1
 8009cbe:	9304      	str	r3, [sp, #16]
 8009cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cc4:	4824      	ldr	r0, [pc, #144]	@ (8009d58 <_svfiprintf_r+0x1e8>)
 8009cc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cca:	2206      	movs	r2, #6
 8009ccc:	f7f6 fba0 	bl	8000410 <memchr>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	d036      	beq.n	8009d42 <_svfiprintf_r+0x1d2>
 8009cd4:	4b21      	ldr	r3, [pc, #132]	@ (8009d5c <_svfiprintf_r+0x1ec>)
 8009cd6:	bb1b      	cbnz	r3, 8009d20 <_svfiprintf_r+0x1b0>
 8009cd8:	9b03      	ldr	r3, [sp, #12]
 8009cda:	3307      	adds	r3, #7
 8009cdc:	f023 0307 	bic.w	r3, r3, #7
 8009ce0:	3308      	adds	r3, #8
 8009ce2:	9303      	str	r3, [sp, #12]
 8009ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce6:	4433      	add	r3, r6
 8009ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cea:	e76a      	b.n	8009bc2 <_svfiprintf_r+0x52>
 8009cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cf0:	460c      	mov	r4, r1
 8009cf2:	2001      	movs	r0, #1
 8009cf4:	e7a8      	b.n	8009c48 <_svfiprintf_r+0xd8>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	3401      	adds	r4, #1
 8009cfa:	9305      	str	r3, [sp, #20]
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	f04f 0c0a 	mov.w	ip, #10
 8009d02:	4620      	mov	r0, r4
 8009d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d08:	3a30      	subs	r2, #48	@ 0x30
 8009d0a:	2a09      	cmp	r2, #9
 8009d0c:	d903      	bls.n	8009d16 <_svfiprintf_r+0x1a6>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d0c6      	beq.n	8009ca0 <_svfiprintf_r+0x130>
 8009d12:	9105      	str	r1, [sp, #20]
 8009d14:	e7c4      	b.n	8009ca0 <_svfiprintf_r+0x130>
 8009d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e7f0      	b.n	8009d02 <_svfiprintf_r+0x192>
 8009d20:	ab03      	add	r3, sp, #12
 8009d22:	9300      	str	r3, [sp, #0]
 8009d24:	462a      	mov	r2, r5
 8009d26:	4b0e      	ldr	r3, [pc, #56]	@ (8009d60 <_svfiprintf_r+0x1f0>)
 8009d28:	a904      	add	r1, sp, #16
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	f3af 8000 	nop.w
 8009d30:	1c42      	adds	r2, r0, #1
 8009d32:	4606      	mov	r6, r0
 8009d34:	d1d6      	bne.n	8009ce4 <_svfiprintf_r+0x174>
 8009d36:	89ab      	ldrh	r3, [r5, #12]
 8009d38:	065b      	lsls	r3, r3, #25
 8009d3a:	f53f af2d 	bmi.w	8009b98 <_svfiprintf_r+0x28>
 8009d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d40:	e72c      	b.n	8009b9c <_svfiprintf_r+0x2c>
 8009d42:	ab03      	add	r3, sp, #12
 8009d44:	9300      	str	r3, [sp, #0]
 8009d46:	462a      	mov	r2, r5
 8009d48:	4b05      	ldr	r3, [pc, #20]	@ (8009d60 <_svfiprintf_r+0x1f0>)
 8009d4a:	a904      	add	r1, sp, #16
 8009d4c:	4638      	mov	r0, r7
 8009d4e:	f000 f9bb 	bl	800a0c8 <_printf_i>
 8009d52:	e7ed      	b.n	8009d30 <_svfiprintf_r+0x1c0>
 8009d54:	0800a954 	.word	0x0800a954
 8009d58:	0800a95e 	.word	0x0800a95e
 8009d5c:	00000000 	.word	0x00000000
 8009d60:	08009ab9 	.word	0x08009ab9
 8009d64:	0800a95a 	.word	0x0800a95a

08009d68 <__sfputc_r>:
 8009d68:	6893      	ldr	r3, [r2, #8]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	b410      	push	{r4}
 8009d70:	6093      	str	r3, [r2, #8]
 8009d72:	da08      	bge.n	8009d86 <__sfputc_r+0x1e>
 8009d74:	6994      	ldr	r4, [r2, #24]
 8009d76:	42a3      	cmp	r3, r4
 8009d78:	db01      	blt.n	8009d7e <__sfputc_r+0x16>
 8009d7a:	290a      	cmp	r1, #10
 8009d7c:	d103      	bne.n	8009d86 <__sfputc_r+0x1e>
 8009d7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d82:	f7ff bc90 	b.w	80096a6 <__swbuf_r>
 8009d86:	6813      	ldr	r3, [r2, #0]
 8009d88:	1c58      	adds	r0, r3, #1
 8009d8a:	6010      	str	r0, [r2, #0]
 8009d8c:	7019      	strb	r1, [r3, #0]
 8009d8e:	4608      	mov	r0, r1
 8009d90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <__sfputs_r>:
 8009d96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d98:	4606      	mov	r6, r0
 8009d9a:	460f      	mov	r7, r1
 8009d9c:	4614      	mov	r4, r2
 8009d9e:	18d5      	adds	r5, r2, r3
 8009da0:	42ac      	cmp	r4, r5
 8009da2:	d101      	bne.n	8009da8 <__sfputs_r+0x12>
 8009da4:	2000      	movs	r0, #0
 8009da6:	e007      	b.n	8009db8 <__sfputs_r+0x22>
 8009da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dac:	463a      	mov	r2, r7
 8009dae:	4630      	mov	r0, r6
 8009db0:	f7ff ffda 	bl	8009d68 <__sfputc_r>
 8009db4:	1c43      	adds	r3, r0, #1
 8009db6:	d1f3      	bne.n	8009da0 <__sfputs_r+0xa>
 8009db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009dbc <_vfiprintf_r>:
 8009dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dc0:	460d      	mov	r5, r1
 8009dc2:	b09d      	sub	sp, #116	@ 0x74
 8009dc4:	4614      	mov	r4, r2
 8009dc6:	4698      	mov	r8, r3
 8009dc8:	4606      	mov	r6, r0
 8009dca:	b118      	cbz	r0, 8009dd4 <_vfiprintf_r+0x18>
 8009dcc:	6a03      	ldr	r3, [r0, #32]
 8009dce:	b90b      	cbnz	r3, 8009dd4 <_vfiprintf_r+0x18>
 8009dd0:	f7ff fb4a 	bl	8009468 <__sinit>
 8009dd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dd6:	07d9      	lsls	r1, r3, #31
 8009dd8:	d405      	bmi.n	8009de6 <_vfiprintf_r+0x2a>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	059a      	lsls	r2, r3, #22
 8009dde:	d402      	bmi.n	8009de6 <_vfiprintf_r+0x2a>
 8009de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009de2:	f7ff fd6e 	bl	80098c2 <__retarget_lock_acquire_recursive>
 8009de6:	89ab      	ldrh	r3, [r5, #12]
 8009de8:	071b      	lsls	r3, r3, #28
 8009dea:	d501      	bpl.n	8009df0 <_vfiprintf_r+0x34>
 8009dec:	692b      	ldr	r3, [r5, #16]
 8009dee:	b99b      	cbnz	r3, 8009e18 <_vfiprintf_r+0x5c>
 8009df0:	4629      	mov	r1, r5
 8009df2:	4630      	mov	r0, r6
 8009df4:	f7ff fc96 	bl	8009724 <__swsetup_r>
 8009df8:	b170      	cbz	r0, 8009e18 <_vfiprintf_r+0x5c>
 8009dfa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dfc:	07dc      	lsls	r4, r3, #31
 8009dfe:	d504      	bpl.n	8009e0a <_vfiprintf_r+0x4e>
 8009e00:	f04f 30ff 	mov.w	r0, #4294967295
 8009e04:	b01d      	add	sp, #116	@ 0x74
 8009e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e0a:	89ab      	ldrh	r3, [r5, #12]
 8009e0c:	0598      	lsls	r0, r3, #22
 8009e0e:	d4f7      	bmi.n	8009e00 <_vfiprintf_r+0x44>
 8009e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e12:	f7ff fd57 	bl	80098c4 <__retarget_lock_release_recursive>
 8009e16:	e7f3      	b.n	8009e00 <_vfiprintf_r+0x44>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e1c:	2320      	movs	r3, #32
 8009e1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e22:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e26:	2330      	movs	r3, #48	@ 0x30
 8009e28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009fd8 <_vfiprintf_r+0x21c>
 8009e2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e30:	f04f 0901 	mov.w	r9, #1
 8009e34:	4623      	mov	r3, r4
 8009e36:	469a      	mov	sl, r3
 8009e38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e3c:	b10a      	cbz	r2, 8009e42 <_vfiprintf_r+0x86>
 8009e3e:	2a25      	cmp	r2, #37	@ 0x25
 8009e40:	d1f9      	bne.n	8009e36 <_vfiprintf_r+0x7a>
 8009e42:	ebba 0b04 	subs.w	fp, sl, r4
 8009e46:	d00b      	beq.n	8009e60 <_vfiprintf_r+0xa4>
 8009e48:	465b      	mov	r3, fp
 8009e4a:	4622      	mov	r2, r4
 8009e4c:	4629      	mov	r1, r5
 8009e4e:	4630      	mov	r0, r6
 8009e50:	f7ff ffa1 	bl	8009d96 <__sfputs_r>
 8009e54:	3001      	adds	r0, #1
 8009e56:	f000 80a7 	beq.w	8009fa8 <_vfiprintf_r+0x1ec>
 8009e5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e5c:	445a      	add	r2, fp
 8009e5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e60:	f89a 3000 	ldrb.w	r3, [sl]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f000 809f 	beq.w	8009fa8 <_vfiprintf_r+0x1ec>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e74:	f10a 0a01 	add.w	sl, sl, #1
 8009e78:	9304      	str	r3, [sp, #16]
 8009e7a:	9307      	str	r3, [sp, #28]
 8009e7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e80:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e82:	4654      	mov	r4, sl
 8009e84:	2205      	movs	r2, #5
 8009e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8a:	4853      	ldr	r0, [pc, #332]	@ (8009fd8 <_vfiprintf_r+0x21c>)
 8009e8c:	f7f6 fac0 	bl	8000410 <memchr>
 8009e90:	9a04      	ldr	r2, [sp, #16]
 8009e92:	b9d8      	cbnz	r0, 8009ecc <_vfiprintf_r+0x110>
 8009e94:	06d1      	lsls	r1, r2, #27
 8009e96:	bf44      	itt	mi
 8009e98:	2320      	movmi	r3, #32
 8009e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e9e:	0713      	lsls	r3, r2, #28
 8009ea0:	bf44      	itt	mi
 8009ea2:	232b      	movmi	r3, #43	@ 0x2b
 8009ea4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8009eac:	2b2a      	cmp	r3, #42	@ 0x2a
 8009eae:	d015      	beq.n	8009edc <_vfiprintf_r+0x120>
 8009eb0:	9a07      	ldr	r2, [sp, #28]
 8009eb2:	4654      	mov	r4, sl
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	f04f 0c0a 	mov.w	ip, #10
 8009eba:	4621      	mov	r1, r4
 8009ebc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ec0:	3b30      	subs	r3, #48	@ 0x30
 8009ec2:	2b09      	cmp	r3, #9
 8009ec4:	d94b      	bls.n	8009f5e <_vfiprintf_r+0x1a2>
 8009ec6:	b1b0      	cbz	r0, 8009ef6 <_vfiprintf_r+0x13a>
 8009ec8:	9207      	str	r2, [sp, #28]
 8009eca:	e014      	b.n	8009ef6 <_vfiprintf_r+0x13a>
 8009ecc:	eba0 0308 	sub.w	r3, r0, r8
 8009ed0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	9304      	str	r3, [sp, #16]
 8009ed8:	46a2      	mov	sl, r4
 8009eda:	e7d2      	b.n	8009e82 <_vfiprintf_r+0xc6>
 8009edc:	9b03      	ldr	r3, [sp, #12]
 8009ede:	1d19      	adds	r1, r3, #4
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	9103      	str	r1, [sp, #12]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	bfbb      	ittet	lt
 8009ee8:	425b      	neglt	r3, r3
 8009eea:	f042 0202 	orrlt.w	r2, r2, #2
 8009eee:	9307      	strge	r3, [sp, #28]
 8009ef0:	9307      	strlt	r3, [sp, #28]
 8009ef2:	bfb8      	it	lt
 8009ef4:	9204      	strlt	r2, [sp, #16]
 8009ef6:	7823      	ldrb	r3, [r4, #0]
 8009ef8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009efa:	d10a      	bne.n	8009f12 <_vfiprintf_r+0x156>
 8009efc:	7863      	ldrb	r3, [r4, #1]
 8009efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f00:	d132      	bne.n	8009f68 <_vfiprintf_r+0x1ac>
 8009f02:	9b03      	ldr	r3, [sp, #12]
 8009f04:	1d1a      	adds	r2, r3, #4
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	9203      	str	r2, [sp, #12]
 8009f0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f0e:	3402      	adds	r4, #2
 8009f10:	9305      	str	r3, [sp, #20]
 8009f12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009fe8 <_vfiprintf_r+0x22c>
 8009f16:	7821      	ldrb	r1, [r4, #0]
 8009f18:	2203      	movs	r2, #3
 8009f1a:	4650      	mov	r0, sl
 8009f1c:	f7f6 fa78 	bl	8000410 <memchr>
 8009f20:	b138      	cbz	r0, 8009f32 <_vfiprintf_r+0x176>
 8009f22:	9b04      	ldr	r3, [sp, #16]
 8009f24:	eba0 000a 	sub.w	r0, r0, sl
 8009f28:	2240      	movs	r2, #64	@ 0x40
 8009f2a:	4082      	lsls	r2, r0
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	3401      	adds	r4, #1
 8009f30:	9304      	str	r3, [sp, #16]
 8009f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f36:	4829      	ldr	r0, [pc, #164]	@ (8009fdc <_vfiprintf_r+0x220>)
 8009f38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f3c:	2206      	movs	r2, #6
 8009f3e:	f7f6 fa67 	bl	8000410 <memchr>
 8009f42:	2800      	cmp	r0, #0
 8009f44:	d03f      	beq.n	8009fc6 <_vfiprintf_r+0x20a>
 8009f46:	4b26      	ldr	r3, [pc, #152]	@ (8009fe0 <_vfiprintf_r+0x224>)
 8009f48:	bb1b      	cbnz	r3, 8009f92 <_vfiprintf_r+0x1d6>
 8009f4a:	9b03      	ldr	r3, [sp, #12]
 8009f4c:	3307      	adds	r3, #7
 8009f4e:	f023 0307 	bic.w	r3, r3, #7
 8009f52:	3308      	adds	r3, #8
 8009f54:	9303      	str	r3, [sp, #12]
 8009f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f58:	443b      	add	r3, r7
 8009f5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f5c:	e76a      	b.n	8009e34 <_vfiprintf_r+0x78>
 8009f5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f62:	460c      	mov	r4, r1
 8009f64:	2001      	movs	r0, #1
 8009f66:	e7a8      	b.n	8009eba <_vfiprintf_r+0xfe>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	3401      	adds	r4, #1
 8009f6c:	9305      	str	r3, [sp, #20]
 8009f6e:	4619      	mov	r1, r3
 8009f70:	f04f 0c0a 	mov.w	ip, #10
 8009f74:	4620      	mov	r0, r4
 8009f76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f7a:	3a30      	subs	r2, #48	@ 0x30
 8009f7c:	2a09      	cmp	r2, #9
 8009f7e:	d903      	bls.n	8009f88 <_vfiprintf_r+0x1cc>
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d0c6      	beq.n	8009f12 <_vfiprintf_r+0x156>
 8009f84:	9105      	str	r1, [sp, #20]
 8009f86:	e7c4      	b.n	8009f12 <_vfiprintf_r+0x156>
 8009f88:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f8c:	4604      	mov	r4, r0
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e7f0      	b.n	8009f74 <_vfiprintf_r+0x1b8>
 8009f92:	ab03      	add	r3, sp, #12
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	462a      	mov	r2, r5
 8009f98:	4b12      	ldr	r3, [pc, #72]	@ (8009fe4 <_vfiprintf_r+0x228>)
 8009f9a:	a904      	add	r1, sp, #16
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f3af 8000 	nop.w
 8009fa2:	4607      	mov	r7, r0
 8009fa4:	1c78      	adds	r0, r7, #1
 8009fa6:	d1d6      	bne.n	8009f56 <_vfiprintf_r+0x19a>
 8009fa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009faa:	07d9      	lsls	r1, r3, #31
 8009fac:	d405      	bmi.n	8009fba <_vfiprintf_r+0x1fe>
 8009fae:	89ab      	ldrh	r3, [r5, #12]
 8009fb0:	059a      	lsls	r2, r3, #22
 8009fb2:	d402      	bmi.n	8009fba <_vfiprintf_r+0x1fe>
 8009fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fb6:	f7ff fc85 	bl	80098c4 <__retarget_lock_release_recursive>
 8009fba:	89ab      	ldrh	r3, [r5, #12]
 8009fbc:	065b      	lsls	r3, r3, #25
 8009fbe:	f53f af1f 	bmi.w	8009e00 <_vfiprintf_r+0x44>
 8009fc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fc4:	e71e      	b.n	8009e04 <_vfiprintf_r+0x48>
 8009fc6:	ab03      	add	r3, sp, #12
 8009fc8:	9300      	str	r3, [sp, #0]
 8009fca:	462a      	mov	r2, r5
 8009fcc:	4b05      	ldr	r3, [pc, #20]	@ (8009fe4 <_vfiprintf_r+0x228>)
 8009fce:	a904      	add	r1, sp, #16
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	f000 f879 	bl	800a0c8 <_printf_i>
 8009fd6:	e7e4      	b.n	8009fa2 <_vfiprintf_r+0x1e6>
 8009fd8:	0800a954 	.word	0x0800a954
 8009fdc:	0800a95e 	.word	0x0800a95e
 8009fe0:	00000000 	.word	0x00000000
 8009fe4:	08009d97 	.word	0x08009d97
 8009fe8:	0800a95a 	.word	0x0800a95a

08009fec <_printf_common>:
 8009fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ff0:	4616      	mov	r6, r2
 8009ff2:	4698      	mov	r8, r3
 8009ff4:	688a      	ldr	r2, [r1, #8]
 8009ff6:	690b      	ldr	r3, [r1, #16]
 8009ff8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	bfb8      	it	lt
 800a000:	4613      	movlt	r3, r2
 800a002:	6033      	str	r3, [r6, #0]
 800a004:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a008:	4607      	mov	r7, r0
 800a00a:	460c      	mov	r4, r1
 800a00c:	b10a      	cbz	r2, 800a012 <_printf_common+0x26>
 800a00e:	3301      	adds	r3, #1
 800a010:	6033      	str	r3, [r6, #0]
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	0699      	lsls	r1, r3, #26
 800a016:	bf42      	ittt	mi
 800a018:	6833      	ldrmi	r3, [r6, #0]
 800a01a:	3302      	addmi	r3, #2
 800a01c:	6033      	strmi	r3, [r6, #0]
 800a01e:	6825      	ldr	r5, [r4, #0]
 800a020:	f015 0506 	ands.w	r5, r5, #6
 800a024:	d106      	bne.n	800a034 <_printf_common+0x48>
 800a026:	f104 0a19 	add.w	sl, r4, #25
 800a02a:	68e3      	ldr	r3, [r4, #12]
 800a02c:	6832      	ldr	r2, [r6, #0]
 800a02e:	1a9b      	subs	r3, r3, r2
 800a030:	42ab      	cmp	r3, r5
 800a032:	dc26      	bgt.n	800a082 <_printf_common+0x96>
 800a034:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a038:	6822      	ldr	r2, [r4, #0]
 800a03a:	3b00      	subs	r3, #0
 800a03c:	bf18      	it	ne
 800a03e:	2301      	movne	r3, #1
 800a040:	0692      	lsls	r2, r2, #26
 800a042:	d42b      	bmi.n	800a09c <_printf_common+0xb0>
 800a044:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a048:	4641      	mov	r1, r8
 800a04a:	4638      	mov	r0, r7
 800a04c:	47c8      	blx	r9
 800a04e:	3001      	adds	r0, #1
 800a050:	d01e      	beq.n	800a090 <_printf_common+0xa4>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	6922      	ldr	r2, [r4, #16]
 800a056:	f003 0306 	and.w	r3, r3, #6
 800a05a:	2b04      	cmp	r3, #4
 800a05c:	bf02      	ittt	eq
 800a05e:	68e5      	ldreq	r5, [r4, #12]
 800a060:	6833      	ldreq	r3, [r6, #0]
 800a062:	1aed      	subeq	r5, r5, r3
 800a064:	68a3      	ldr	r3, [r4, #8]
 800a066:	bf0c      	ite	eq
 800a068:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a06c:	2500      	movne	r5, #0
 800a06e:	4293      	cmp	r3, r2
 800a070:	bfc4      	itt	gt
 800a072:	1a9b      	subgt	r3, r3, r2
 800a074:	18ed      	addgt	r5, r5, r3
 800a076:	2600      	movs	r6, #0
 800a078:	341a      	adds	r4, #26
 800a07a:	42b5      	cmp	r5, r6
 800a07c:	d11a      	bne.n	800a0b4 <_printf_common+0xc8>
 800a07e:	2000      	movs	r0, #0
 800a080:	e008      	b.n	800a094 <_printf_common+0xa8>
 800a082:	2301      	movs	r3, #1
 800a084:	4652      	mov	r2, sl
 800a086:	4641      	mov	r1, r8
 800a088:	4638      	mov	r0, r7
 800a08a:	47c8      	blx	r9
 800a08c:	3001      	adds	r0, #1
 800a08e:	d103      	bne.n	800a098 <_printf_common+0xac>
 800a090:	f04f 30ff 	mov.w	r0, #4294967295
 800a094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a098:	3501      	adds	r5, #1
 800a09a:	e7c6      	b.n	800a02a <_printf_common+0x3e>
 800a09c:	18e1      	adds	r1, r4, r3
 800a09e:	1c5a      	adds	r2, r3, #1
 800a0a0:	2030      	movs	r0, #48	@ 0x30
 800a0a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0a6:	4422      	add	r2, r4
 800a0a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0b0:	3302      	adds	r3, #2
 800a0b2:	e7c7      	b.n	800a044 <_printf_common+0x58>
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	4622      	mov	r2, r4
 800a0b8:	4641      	mov	r1, r8
 800a0ba:	4638      	mov	r0, r7
 800a0bc:	47c8      	blx	r9
 800a0be:	3001      	adds	r0, #1
 800a0c0:	d0e6      	beq.n	800a090 <_printf_common+0xa4>
 800a0c2:	3601      	adds	r6, #1
 800a0c4:	e7d9      	b.n	800a07a <_printf_common+0x8e>
	...

0800a0c8 <_printf_i>:
 800a0c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0cc:	7e0f      	ldrb	r7, [r1, #24]
 800a0ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a0d0:	2f78      	cmp	r7, #120	@ 0x78
 800a0d2:	4691      	mov	r9, r2
 800a0d4:	4680      	mov	r8, r0
 800a0d6:	460c      	mov	r4, r1
 800a0d8:	469a      	mov	sl, r3
 800a0da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a0de:	d807      	bhi.n	800a0f0 <_printf_i+0x28>
 800a0e0:	2f62      	cmp	r7, #98	@ 0x62
 800a0e2:	d80a      	bhi.n	800a0fa <_printf_i+0x32>
 800a0e4:	2f00      	cmp	r7, #0
 800a0e6:	f000 80d1 	beq.w	800a28c <_printf_i+0x1c4>
 800a0ea:	2f58      	cmp	r7, #88	@ 0x58
 800a0ec:	f000 80b8 	beq.w	800a260 <_printf_i+0x198>
 800a0f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a0f8:	e03a      	b.n	800a170 <_printf_i+0xa8>
 800a0fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a0fe:	2b15      	cmp	r3, #21
 800a100:	d8f6      	bhi.n	800a0f0 <_printf_i+0x28>
 800a102:	a101      	add	r1, pc, #4	@ (adr r1, 800a108 <_printf_i+0x40>)
 800a104:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a108:	0800a161 	.word	0x0800a161
 800a10c:	0800a175 	.word	0x0800a175
 800a110:	0800a0f1 	.word	0x0800a0f1
 800a114:	0800a0f1 	.word	0x0800a0f1
 800a118:	0800a0f1 	.word	0x0800a0f1
 800a11c:	0800a0f1 	.word	0x0800a0f1
 800a120:	0800a175 	.word	0x0800a175
 800a124:	0800a0f1 	.word	0x0800a0f1
 800a128:	0800a0f1 	.word	0x0800a0f1
 800a12c:	0800a0f1 	.word	0x0800a0f1
 800a130:	0800a0f1 	.word	0x0800a0f1
 800a134:	0800a273 	.word	0x0800a273
 800a138:	0800a19f 	.word	0x0800a19f
 800a13c:	0800a22d 	.word	0x0800a22d
 800a140:	0800a0f1 	.word	0x0800a0f1
 800a144:	0800a0f1 	.word	0x0800a0f1
 800a148:	0800a295 	.word	0x0800a295
 800a14c:	0800a0f1 	.word	0x0800a0f1
 800a150:	0800a19f 	.word	0x0800a19f
 800a154:	0800a0f1 	.word	0x0800a0f1
 800a158:	0800a0f1 	.word	0x0800a0f1
 800a15c:	0800a235 	.word	0x0800a235
 800a160:	6833      	ldr	r3, [r6, #0]
 800a162:	1d1a      	adds	r2, r3, #4
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	6032      	str	r2, [r6, #0]
 800a168:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a16c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a170:	2301      	movs	r3, #1
 800a172:	e09c      	b.n	800a2ae <_printf_i+0x1e6>
 800a174:	6833      	ldr	r3, [r6, #0]
 800a176:	6820      	ldr	r0, [r4, #0]
 800a178:	1d19      	adds	r1, r3, #4
 800a17a:	6031      	str	r1, [r6, #0]
 800a17c:	0606      	lsls	r6, r0, #24
 800a17e:	d501      	bpl.n	800a184 <_printf_i+0xbc>
 800a180:	681d      	ldr	r5, [r3, #0]
 800a182:	e003      	b.n	800a18c <_printf_i+0xc4>
 800a184:	0645      	lsls	r5, r0, #25
 800a186:	d5fb      	bpl.n	800a180 <_printf_i+0xb8>
 800a188:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a18c:	2d00      	cmp	r5, #0
 800a18e:	da03      	bge.n	800a198 <_printf_i+0xd0>
 800a190:	232d      	movs	r3, #45	@ 0x2d
 800a192:	426d      	negs	r5, r5
 800a194:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a198:	4858      	ldr	r0, [pc, #352]	@ (800a2fc <_printf_i+0x234>)
 800a19a:	230a      	movs	r3, #10
 800a19c:	e011      	b.n	800a1c2 <_printf_i+0xfa>
 800a19e:	6821      	ldr	r1, [r4, #0]
 800a1a0:	6833      	ldr	r3, [r6, #0]
 800a1a2:	0608      	lsls	r0, r1, #24
 800a1a4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a1a8:	d402      	bmi.n	800a1b0 <_printf_i+0xe8>
 800a1aa:	0649      	lsls	r1, r1, #25
 800a1ac:	bf48      	it	mi
 800a1ae:	b2ad      	uxthmi	r5, r5
 800a1b0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1b2:	4852      	ldr	r0, [pc, #328]	@ (800a2fc <_printf_i+0x234>)
 800a1b4:	6033      	str	r3, [r6, #0]
 800a1b6:	bf14      	ite	ne
 800a1b8:	230a      	movne	r3, #10
 800a1ba:	2308      	moveq	r3, #8
 800a1bc:	2100      	movs	r1, #0
 800a1be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a1c2:	6866      	ldr	r6, [r4, #4]
 800a1c4:	60a6      	str	r6, [r4, #8]
 800a1c6:	2e00      	cmp	r6, #0
 800a1c8:	db05      	blt.n	800a1d6 <_printf_i+0x10e>
 800a1ca:	6821      	ldr	r1, [r4, #0]
 800a1cc:	432e      	orrs	r6, r5
 800a1ce:	f021 0104 	bic.w	r1, r1, #4
 800a1d2:	6021      	str	r1, [r4, #0]
 800a1d4:	d04b      	beq.n	800a26e <_printf_i+0x1a6>
 800a1d6:	4616      	mov	r6, r2
 800a1d8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a1dc:	fb03 5711 	mls	r7, r3, r1, r5
 800a1e0:	5dc7      	ldrb	r7, [r0, r7]
 800a1e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a1e6:	462f      	mov	r7, r5
 800a1e8:	42bb      	cmp	r3, r7
 800a1ea:	460d      	mov	r5, r1
 800a1ec:	d9f4      	bls.n	800a1d8 <_printf_i+0x110>
 800a1ee:	2b08      	cmp	r3, #8
 800a1f0:	d10b      	bne.n	800a20a <_printf_i+0x142>
 800a1f2:	6823      	ldr	r3, [r4, #0]
 800a1f4:	07df      	lsls	r7, r3, #31
 800a1f6:	d508      	bpl.n	800a20a <_printf_i+0x142>
 800a1f8:	6923      	ldr	r3, [r4, #16]
 800a1fa:	6861      	ldr	r1, [r4, #4]
 800a1fc:	4299      	cmp	r1, r3
 800a1fe:	bfde      	ittt	le
 800a200:	2330      	movle	r3, #48	@ 0x30
 800a202:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a206:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a20a:	1b92      	subs	r2, r2, r6
 800a20c:	6122      	str	r2, [r4, #16]
 800a20e:	f8cd a000 	str.w	sl, [sp]
 800a212:	464b      	mov	r3, r9
 800a214:	aa03      	add	r2, sp, #12
 800a216:	4621      	mov	r1, r4
 800a218:	4640      	mov	r0, r8
 800a21a:	f7ff fee7 	bl	8009fec <_printf_common>
 800a21e:	3001      	adds	r0, #1
 800a220:	d14a      	bne.n	800a2b8 <_printf_i+0x1f0>
 800a222:	f04f 30ff 	mov.w	r0, #4294967295
 800a226:	b004      	add	sp, #16
 800a228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	f043 0320 	orr.w	r3, r3, #32
 800a232:	6023      	str	r3, [r4, #0]
 800a234:	4832      	ldr	r0, [pc, #200]	@ (800a300 <_printf_i+0x238>)
 800a236:	2778      	movs	r7, #120	@ 0x78
 800a238:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a23c:	6823      	ldr	r3, [r4, #0]
 800a23e:	6831      	ldr	r1, [r6, #0]
 800a240:	061f      	lsls	r7, r3, #24
 800a242:	f851 5b04 	ldr.w	r5, [r1], #4
 800a246:	d402      	bmi.n	800a24e <_printf_i+0x186>
 800a248:	065f      	lsls	r7, r3, #25
 800a24a:	bf48      	it	mi
 800a24c:	b2ad      	uxthmi	r5, r5
 800a24e:	6031      	str	r1, [r6, #0]
 800a250:	07d9      	lsls	r1, r3, #31
 800a252:	bf44      	itt	mi
 800a254:	f043 0320 	orrmi.w	r3, r3, #32
 800a258:	6023      	strmi	r3, [r4, #0]
 800a25a:	b11d      	cbz	r5, 800a264 <_printf_i+0x19c>
 800a25c:	2310      	movs	r3, #16
 800a25e:	e7ad      	b.n	800a1bc <_printf_i+0xf4>
 800a260:	4826      	ldr	r0, [pc, #152]	@ (800a2fc <_printf_i+0x234>)
 800a262:	e7e9      	b.n	800a238 <_printf_i+0x170>
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	f023 0320 	bic.w	r3, r3, #32
 800a26a:	6023      	str	r3, [r4, #0]
 800a26c:	e7f6      	b.n	800a25c <_printf_i+0x194>
 800a26e:	4616      	mov	r6, r2
 800a270:	e7bd      	b.n	800a1ee <_printf_i+0x126>
 800a272:	6833      	ldr	r3, [r6, #0]
 800a274:	6825      	ldr	r5, [r4, #0]
 800a276:	6961      	ldr	r1, [r4, #20]
 800a278:	1d18      	adds	r0, r3, #4
 800a27a:	6030      	str	r0, [r6, #0]
 800a27c:	062e      	lsls	r6, r5, #24
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	d501      	bpl.n	800a286 <_printf_i+0x1be>
 800a282:	6019      	str	r1, [r3, #0]
 800a284:	e002      	b.n	800a28c <_printf_i+0x1c4>
 800a286:	0668      	lsls	r0, r5, #25
 800a288:	d5fb      	bpl.n	800a282 <_printf_i+0x1ba>
 800a28a:	8019      	strh	r1, [r3, #0]
 800a28c:	2300      	movs	r3, #0
 800a28e:	6123      	str	r3, [r4, #16]
 800a290:	4616      	mov	r6, r2
 800a292:	e7bc      	b.n	800a20e <_printf_i+0x146>
 800a294:	6833      	ldr	r3, [r6, #0]
 800a296:	1d1a      	adds	r2, r3, #4
 800a298:	6032      	str	r2, [r6, #0]
 800a29a:	681e      	ldr	r6, [r3, #0]
 800a29c:	6862      	ldr	r2, [r4, #4]
 800a29e:	2100      	movs	r1, #0
 800a2a0:	4630      	mov	r0, r6
 800a2a2:	f7f6 f8b5 	bl	8000410 <memchr>
 800a2a6:	b108      	cbz	r0, 800a2ac <_printf_i+0x1e4>
 800a2a8:	1b80      	subs	r0, r0, r6
 800a2aa:	6060      	str	r0, [r4, #4]
 800a2ac:	6863      	ldr	r3, [r4, #4]
 800a2ae:	6123      	str	r3, [r4, #16]
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b6:	e7aa      	b.n	800a20e <_printf_i+0x146>
 800a2b8:	6923      	ldr	r3, [r4, #16]
 800a2ba:	4632      	mov	r2, r6
 800a2bc:	4649      	mov	r1, r9
 800a2be:	4640      	mov	r0, r8
 800a2c0:	47d0      	blx	sl
 800a2c2:	3001      	adds	r0, #1
 800a2c4:	d0ad      	beq.n	800a222 <_printf_i+0x15a>
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	079b      	lsls	r3, r3, #30
 800a2ca:	d413      	bmi.n	800a2f4 <_printf_i+0x22c>
 800a2cc:	68e0      	ldr	r0, [r4, #12]
 800a2ce:	9b03      	ldr	r3, [sp, #12]
 800a2d0:	4298      	cmp	r0, r3
 800a2d2:	bfb8      	it	lt
 800a2d4:	4618      	movlt	r0, r3
 800a2d6:	e7a6      	b.n	800a226 <_printf_i+0x15e>
 800a2d8:	2301      	movs	r3, #1
 800a2da:	4632      	mov	r2, r6
 800a2dc:	4649      	mov	r1, r9
 800a2de:	4640      	mov	r0, r8
 800a2e0:	47d0      	blx	sl
 800a2e2:	3001      	adds	r0, #1
 800a2e4:	d09d      	beq.n	800a222 <_printf_i+0x15a>
 800a2e6:	3501      	adds	r5, #1
 800a2e8:	68e3      	ldr	r3, [r4, #12]
 800a2ea:	9903      	ldr	r1, [sp, #12]
 800a2ec:	1a5b      	subs	r3, r3, r1
 800a2ee:	42ab      	cmp	r3, r5
 800a2f0:	dcf2      	bgt.n	800a2d8 <_printf_i+0x210>
 800a2f2:	e7eb      	b.n	800a2cc <_printf_i+0x204>
 800a2f4:	2500      	movs	r5, #0
 800a2f6:	f104 0619 	add.w	r6, r4, #25
 800a2fa:	e7f5      	b.n	800a2e8 <_printf_i+0x220>
 800a2fc:	0800a965 	.word	0x0800a965
 800a300:	0800a976 	.word	0x0800a976

0800a304 <__sflush_r>:
 800a304:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a30c:	0716      	lsls	r6, r2, #28
 800a30e:	4605      	mov	r5, r0
 800a310:	460c      	mov	r4, r1
 800a312:	d454      	bmi.n	800a3be <__sflush_r+0xba>
 800a314:	684b      	ldr	r3, [r1, #4]
 800a316:	2b00      	cmp	r3, #0
 800a318:	dc02      	bgt.n	800a320 <__sflush_r+0x1c>
 800a31a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	dd48      	ble.n	800a3b2 <__sflush_r+0xae>
 800a320:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a322:	2e00      	cmp	r6, #0
 800a324:	d045      	beq.n	800a3b2 <__sflush_r+0xae>
 800a326:	2300      	movs	r3, #0
 800a328:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a32c:	682f      	ldr	r7, [r5, #0]
 800a32e:	6a21      	ldr	r1, [r4, #32]
 800a330:	602b      	str	r3, [r5, #0]
 800a332:	d030      	beq.n	800a396 <__sflush_r+0x92>
 800a334:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a336:	89a3      	ldrh	r3, [r4, #12]
 800a338:	0759      	lsls	r1, r3, #29
 800a33a:	d505      	bpl.n	800a348 <__sflush_r+0x44>
 800a33c:	6863      	ldr	r3, [r4, #4]
 800a33e:	1ad2      	subs	r2, r2, r3
 800a340:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a342:	b10b      	cbz	r3, 800a348 <__sflush_r+0x44>
 800a344:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a346:	1ad2      	subs	r2, r2, r3
 800a348:	2300      	movs	r3, #0
 800a34a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a34c:	6a21      	ldr	r1, [r4, #32]
 800a34e:	4628      	mov	r0, r5
 800a350:	47b0      	blx	r6
 800a352:	1c43      	adds	r3, r0, #1
 800a354:	89a3      	ldrh	r3, [r4, #12]
 800a356:	d106      	bne.n	800a366 <__sflush_r+0x62>
 800a358:	6829      	ldr	r1, [r5, #0]
 800a35a:	291d      	cmp	r1, #29
 800a35c:	d82b      	bhi.n	800a3b6 <__sflush_r+0xb2>
 800a35e:	4a2a      	ldr	r2, [pc, #168]	@ (800a408 <__sflush_r+0x104>)
 800a360:	40ca      	lsrs	r2, r1
 800a362:	07d6      	lsls	r6, r2, #31
 800a364:	d527      	bpl.n	800a3b6 <__sflush_r+0xb2>
 800a366:	2200      	movs	r2, #0
 800a368:	6062      	str	r2, [r4, #4]
 800a36a:	04d9      	lsls	r1, r3, #19
 800a36c:	6922      	ldr	r2, [r4, #16]
 800a36e:	6022      	str	r2, [r4, #0]
 800a370:	d504      	bpl.n	800a37c <__sflush_r+0x78>
 800a372:	1c42      	adds	r2, r0, #1
 800a374:	d101      	bne.n	800a37a <__sflush_r+0x76>
 800a376:	682b      	ldr	r3, [r5, #0]
 800a378:	b903      	cbnz	r3, 800a37c <__sflush_r+0x78>
 800a37a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a37c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a37e:	602f      	str	r7, [r5, #0]
 800a380:	b1b9      	cbz	r1, 800a3b2 <__sflush_r+0xae>
 800a382:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a386:	4299      	cmp	r1, r3
 800a388:	d002      	beq.n	800a390 <__sflush_r+0x8c>
 800a38a:	4628      	mov	r0, r5
 800a38c:	f7ff fa9c 	bl	80098c8 <_free_r>
 800a390:	2300      	movs	r3, #0
 800a392:	6363      	str	r3, [r4, #52]	@ 0x34
 800a394:	e00d      	b.n	800a3b2 <__sflush_r+0xae>
 800a396:	2301      	movs	r3, #1
 800a398:	4628      	mov	r0, r5
 800a39a:	47b0      	blx	r6
 800a39c:	4602      	mov	r2, r0
 800a39e:	1c50      	adds	r0, r2, #1
 800a3a0:	d1c9      	bne.n	800a336 <__sflush_r+0x32>
 800a3a2:	682b      	ldr	r3, [r5, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d0c6      	beq.n	800a336 <__sflush_r+0x32>
 800a3a8:	2b1d      	cmp	r3, #29
 800a3aa:	d001      	beq.n	800a3b0 <__sflush_r+0xac>
 800a3ac:	2b16      	cmp	r3, #22
 800a3ae:	d11e      	bne.n	800a3ee <__sflush_r+0xea>
 800a3b0:	602f      	str	r7, [r5, #0]
 800a3b2:	2000      	movs	r0, #0
 800a3b4:	e022      	b.n	800a3fc <__sflush_r+0xf8>
 800a3b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ba:	b21b      	sxth	r3, r3
 800a3bc:	e01b      	b.n	800a3f6 <__sflush_r+0xf2>
 800a3be:	690f      	ldr	r7, [r1, #16]
 800a3c0:	2f00      	cmp	r7, #0
 800a3c2:	d0f6      	beq.n	800a3b2 <__sflush_r+0xae>
 800a3c4:	0793      	lsls	r3, r2, #30
 800a3c6:	680e      	ldr	r6, [r1, #0]
 800a3c8:	bf08      	it	eq
 800a3ca:	694b      	ldreq	r3, [r1, #20]
 800a3cc:	600f      	str	r7, [r1, #0]
 800a3ce:	bf18      	it	ne
 800a3d0:	2300      	movne	r3, #0
 800a3d2:	eba6 0807 	sub.w	r8, r6, r7
 800a3d6:	608b      	str	r3, [r1, #8]
 800a3d8:	f1b8 0f00 	cmp.w	r8, #0
 800a3dc:	dde9      	ble.n	800a3b2 <__sflush_r+0xae>
 800a3de:	6a21      	ldr	r1, [r4, #32]
 800a3e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a3e2:	4643      	mov	r3, r8
 800a3e4:	463a      	mov	r2, r7
 800a3e6:	4628      	mov	r0, r5
 800a3e8:	47b0      	blx	r6
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	dc08      	bgt.n	800a400 <__sflush_r+0xfc>
 800a3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3f6:	81a3      	strh	r3, [r4, #12]
 800a3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a400:	4407      	add	r7, r0
 800a402:	eba8 0800 	sub.w	r8, r8, r0
 800a406:	e7e7      	b.n	800a3d8 <__sflush_r+0xd4>
 800a408:	20400001 	.word	0x20400001

0800a40c <_fflush_r>:
 800a40c:	b538      	push	{r3, r4, r5, lr}
 800a40e:	690b      	ldr	r3, [r1, #16]
 800a410:	4605      	mov	r5, r0
 800a412:	460c      	mov	r4, r1
 800a414:	b913      	cbnz	r3, 800a41c <_fflush_r+0x10>
 800a416:	2500      	movs	r5, #0
 800a418:	4628      	mov	r0, r5
 800a41a:	bd38      	pop	{r3, r4, r5, pc}
 800a41c:	b118      	cbz	r0, 800a426 <_fflush_r+0x1a>
 800a41e:	6a03      	ldr	r3, [r0, #32]
 800a420:	b90b      	cbnz	r3, 800a426 <_fflush_r+0x1a>
 800a422:	f7ff f821 	bl	8009468 <__sinit>
 800a426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d0f3      	beq.n	800a416 <_fflush_r+0xa>
 800a42e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a430:	07d0      	lsls	r0, r2, #31
 800a432:	d404      	bmi.n	800a43e <_fflush_r+0x32>
 800a434:	0599      	lsls	r1, r3, #22
 800a436:	d402      	bmi.n	800a43e <_fflush_r+0x32>
 800a438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a43a:	f7ff fa42 	bl	80098c2 <__retarget_lock_acquire_recursive>
 800a43e:	4628      	mov	r0, r5
 800a440:	4621      	mov	r1, r4
 800a442:	f7ff ff5f 	bl	800a304 <__sflush_r>
 800a446:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a448:	07da      	lsls	r2, r3, #31
 800a44a:	4605      	mov	r5, r0
 800a44c:	d4e4      	bmi.n	800a418 <_fflush_r+0xc>
 800a44e:	89a3      	ldrh	r3, [r4, #12]
 800a450:	059b      	lsls	r3, r3, #22
 800a452:	d4e1      	bmi.n	800a418 <_fflush_r+0xc>
 800a454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a456:	f7ff fa35 	bl	80098c4 <__retarget_lock_release_recursive>
 800a45a:	e7dd      	b.n	800a418 <_fflush_r+0xc>

0800a45c <__swhatbuf_r>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	460c      	mov	r4, r1
 800a460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a464:	2900      	cmp	r1, #0
 800a466:	b096      	sub	sp, #88	@ 0x58
 800a468:	4615      	mov	r5, r2
 800a46a:	461e      	mov	r6, r3
 800a46c:	da0d      	bge.n	800a48a <__swhatbuf_r+0x2e>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a474:	f04f 0100 	mov.w	r1, #0
 800a478:	bf14      	ite	ne
 800a47a:	2340      	movne	r3, #64	@ 0x40
 800a47c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a480:	2000      	movs	r0, #0
 800a482:	6031      	str	r1, [r6, #0]
 800a484:	602b      	str	r3, [r5, #0]
 800a486:	b016      	add	sp, #88	@ 0x58
 800a488:	bd70      	pop	{r4, r5, r6, pc}
 800a48a:	466a      	mov	r2, sp
 800a48c:	f000 f862 	bl	800a554 <_fstat_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	dbec      	blt.n	800a46e <__swhatbuf_r+0x12>
 800a494:	9901      	ldr	r1, [sp, #4]
 800a496:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a49a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a49e:	4259      	negs	r1, r3
 800a4a0:	4159      	adcs	r1, r3
 800a4a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4a6:	e7eb      	b.n	800a480 <__swhatbuf_r+0x24>

0800a4a8 <__smakebuf_r>:
 800a4a8:	898b      	ldrh	r3, [r1, #12]
 800a4aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4ac:	079d      	lsls	r5, r3, #30
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	d507      	bpl.n	800a4c4 <__smakebuf_r+0x1c>
 800a4b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	6123      	str	r3, [r4, #16]
 800a4bc:	2301      	movs	r3, #1
 800a4be:	6163      	str	r3, [r4, #20]
 800a4c0:	b003      	add	sp, #12
 800a4c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c4:	ab01      	add	r3, sp, #4
 800a4c6:	466a      	mov	r2, sp
 800a4c8:	f7ff ffc8 	bl	800a45c <__swhatbuf_r>
 800a4cc:	9f00      	ldr	r7, [sp, #0]
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	4639      	mov	r1, r7
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f7ff fa64 	bl	80099a0 <_malloc_r>
 800a4d8:	b948      	cbnz	r0, 800a4ee <__smakebuf_r+0x46>
 800a4da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4de:	059a      	lsls	r2, r3, #22
 800a4e0:	d4ee      	bmi.n	800a4c0 <__smakebuf_r+0x18>
 800a4e2:	f023 0303 	bic.w	r3, r3, #3
 800a4e6:	f043 0302 	orr.w	r3, r3, #2
 800a4ea:	81a3      	strh	r3, [r4, #12]
 800a4ec:	e7e2      	b.n	800a4b4 <__smakebuf_r+0xc>
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	6020      	str	r0, [r4, #0]
 800a4f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f6:	81a3      	strh	r3, [r4, #12]
 800a4f8:	9b01      	ldr	r3, [sp, #4]
 800a4fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4fe:	b15b      	cbz	r3, 800a518 <__smakebuf_r+0x70>
 800a500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a504:	4630      	mov	r0, r6
 800a506:	f000 f837 	bl	800a578 <_isatty_r>
 800a50a:	b128      	cbz	r0, 800a518 <__smakebuf_r+0x70>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f023 0303 	bic.w	r3, r3, #3
 800a512:	f043 0301 	orr.w	r3, r3, #1
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	431d      	orrs	r5, r3
 800a51c:	81a5      	strh	r5, [r4, #12]
 800a51e:	e7cf      	b.n	800a4c0 <__smakebuf_r+0x18>

0800a520 <memmove>:
 800a520:	4288      	cmp	r0, r1
 800a522:	b510      	push	{r4, lr}
 800a524:	eb01 0402 	add.w	r4, r1, r2
 800a528:	d902      	bls.n	800a530 <memmove+0x10>
 800a52a:	4284      	cmp	r4, r0
 800a52c:	4623      	mov	r3, r4
 800a52e:	d807      	bhi.n	800a540 <memmove+0x20>
 800a530:	1e43      	subs	r3, r0, #1
 800a532:	42a1      	cmp	r1, r4
 800a534:	d008      	beq.n	800a548 <memmove+0x28>
 800a536:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a53a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a53e:	e7f8      	b.n	800a532 <memmove+0x12>
 800a540:	4402      	add	r2, r0
 800a542:	4601      	mov	r1, r0
 800a544:	428a      	cmp	r2, r1
 800a546:	d100      	bne.n	800a54a <memmove+0x2a>
 800a548:	bd10      	pop	{r4, pc}
 800a54a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a54e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a552:	e7f7      	b.n	800a544 <memmove+0x24>

0800a554 <_fstat_r>:
 800a554:	b538      	push	{r3, r4, r5, lr}
 800a556:	4d07      	ldr	r5, [pc, #28]	@ (800a574 <_fstat_r+0x20>)
 800a558:	2300      	movs	r3, #0
 800a55a:	4604      	mov	r4, r0
 800a55c:	4608      	mov	r0, r1
 800a55e:	4611      	mov	r1, r2
 800a560:	602b      	str	r3, [r5, #0]
 800a562:	f7f7 fc02 	bl	8001d6a <_fstat>
 800a566:	1c43      	adds	r3, r0, #1
 800a568:	d102      	bne.n	800a570 <_fstat_r+0x1c>
 800a56a:	682b      	ldr	r3, [r5, #0]
 800a56c:	b103      	cbz	r3, 800a570 <_fstat_r+0x1c>
 800a56e:	6023      	str	r3, [r4, #0]
 800a570:	bd38      	pop	{r3, r4, r5, pc}
 800a572:	bf00      	nop
 800a574:	20004b10 	.word	0x20004b10

0800a578 <_isatty_r>:
 800a578:	b538      	push	{r3, r4, r5, lr}
 800a57a:	4d06      	ldr	r5, [pc, #24]	@ (800a594 <_isatty_r+0x1c>)
 800a57c:	2300      	movs	r3, #0
 800a57e:	4604      	mov	r4, r0
 800a580:	4608      	mov	r0, r1
 800a582:	602b      	str	r3, [r5, #0]
 800a584:	f7f7 fc01 	bl	8001d8a <_isatty>
 800a588:	1c43      	adds	r3, r0, #1
 800a58a:	d102      	bne.n	800a592 <_isatty_r+0x1a>
 800a58c:	682b      	ldr	r3, [r5, #0]
 800a58e:	b103      	cbz	r3, 800a592 <_isatty_r+0x1a>
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	bd38      	pop	{r3, r4, r5, pc}
 800a594:	20004b10 	.word	0x20004b10

0800a598 <_sbrk_r>:
 800a598:	b538      	push	{r3, r4, r5, lr}
 800a59a:	4d06      	ldr	r5, [pc, #24]	@ (800a5b4 <_sbrk_r+0x1c>)
 800a59c:	2300      	movs	r3, #0
 800a59e:	4604      	mov	r4, r0
 800a5a0:	4608      	mov	r0, r1
 800a5a2:	602b      	str	r3, [r5, #0]
 800a5a4:	f7f7 fc0a 	bl	8001dbc <_sbrk>
 800a5a8:	1c43      	adds	r3, r0, #1
 800a5aa:	d102      	bne.n	800a5b2 <_sbrk_r+0x1a>
 800a5ac:	682b      	ldr	r3, [r5, #0]
 800a5ae:	b103      	cbz	r3, 800a5b2 <_sbrk_r+0x1a>
 800a5b0:	6023      	str	r3, [r4, #0]
 800a5b2:	bd38      	pop	{r3, r4, r5, pc}
 800a5b4:	20004b10 	.word	0x20004b10

0800a5b8 <memcpy>:
 800a5b8:	440a      	add	r2, r1
 800a5ba:	4291      	cmp	r1, r2
 800a5bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5c0:	d100      	bne.n	800a5c4 <memcpy+0xc>
 800a5c2:	4770      	bx	lr
 800a5c4:	b510      	push	{r4, lr}
 800a5c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5ce:	4291      	cmp	r1, r2
 800a5d0:	d1f9      	bne.n	800a5c6 <memcpy+0xe>
 800a5d2:	bd10      	pop	{r4, pc}

0800a5d4 <_realloc_r>:
 800a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d8:	4607      	mov	r7, r0
 800a5da:	4614      	mov	r4, r2
 800a5dc:	460d      	mov	r5, r1
 800a5de:	b921      	cbnz	r1, 800a5ea <_realloc_r+0x16>
 800a5e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e4:	4611      	mov	r1, r2
 800a5e6:	f7ff b9db 	b.w	80099a0 <_malloc_r>
 800a5ea:	b92a      	cbnz	r2, 800a5f8 <_realloc_r+0x24>
 800a5ec:	f7ff f96c 	bl	80098c8 <_free_r>
 800a5f0:	4625      	mov	r5, r4
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5f8:	f000 f81a 	bl	800a630 <_malloc_usable_size_r>
 800a5fc:	4284      	cmp	r4, r0
 800a5fe:	4606      	mov	r6, r0
 800a600:	d802      	bhi.n	800a608 <_realloc_r+0x34>
 800a602:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a606:	d8f4      	bhi.n	800a5f2 <_realloc_r+0x1e>
 800a608:	4621      	mov	r1, r4
 800a60a:	4638      	mov	r0, r7
 800a60c:	f7ff f9c8 	bl	80099a0 <_malloc_r>
 800a610:	4680      	mov	r8, r0
 800a612:	b908      	cbnz	r0, 800a618 <_realloc_r+0x44>
 800a614:	4645      	mov	r5, r8
 800a616:	e7ec      	b.n	800a5f2 <_realloc_r+0x1e>
 800a618:	42b4      	cmp	r4, r6
 800a61a:	4622      	mov	r2, r4
 800a61c:	4629      	mov	r1, r5
 800a61e:	bf28      	it	cs
 800a620:	4632      	movcs	r2, r6
 800a622:	f7ff ffc9 	bl	800a5b8 <memcpy>
 800a626:	4629      	mov	r1, r5
 800a628:	4638      	mov	r0, r7
 800a62a:	f7ff f94d 	bl	80098c8 <_free_r>
 800a62e:	e7f1      	b.n	800a614 <_realloc_r+0x40>

0800a630 <_malloc_usable_size_r>:
 800a630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a634:	1f18      	subs	r0, r3, #4
 800a636:	2b00      	cmp	r3, #0
 800a638:	bfbc      	itt	lt
 800a63a:	580b      	ldrlt	r3, [r1, r0]
 800a63c:	18c0      	addlt	r0, r0, r3
 800a63e:	4770      	bx	lr

0800a640 <_init>:
 800a640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a642:	bf00      	nop
 800a644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a646:	bc08      	pop	{r3}
 800a648:	469e      	mov	lr, r3
 800a64a:	4770      	bx	lr

0800a64c <_fini>:
 800a64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64e:	bf00      	nop
 800a650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a652:	bc08      	pop	{r3}
 800a654:	469e      	mov	lr, r3
 800a656:	4770      	bx	lr
