#ifndef __DRV_EDMA_ENUM_H__
#define __DRV_EDMA_ENUM_H__ 
#define EDMA_CHANNEL_START 0
#define EDMA_CH16_NUM 16
#ifdef HI_EDMA_CH4_REGBASE_ADDR_VIRT
#define EDMA_CH4_NUM 16
#define EDMA_CHANNEL_END (EDMA_CHANNEL_START + EDMA_CH16_NUM + EDMA_CH4_NUM)
#else
#define EDMA_CHANNEL_END (EDMA_CHANNEL_START + EDMA_CH16_NUM)
#endif
#define EDMA_0_BASE_ADDR 0xE4005000
#define EDMA_1_BASE_ADDR 0xE0210000
#define EDMA_0_0 0
#define EDMA_0_1 1
#define EDMA_0_2 2
#define EDMA_0_3 3
#define EDMA_0_4 4
#define EDMA_0_5 5
#define EDMA_0_6 6
#define EDMA_0_7 7
#define EDMA_0_8 8
#define EDMA_0_9 9
#define EDMA_0_10 10
#define EDMA_0_11 11
#define EDMA_0_12 12
#define EDMA_0_13 13
#define EDMA_0_14 14
#define EDMA_0_15 15
#define EDMA_1_0 16
#define EDMA_1_1 17
#define EDMA_1_2 18
#define EDMA_1_3 19
#define EDMA_1_4 20
#define EDMA_1_5 21
#define EDMA_1_6 22
#define EDMA_1_7 23
#define EDMA_1_8 24
#define EDMA_1_9 25
#define EDMA_1_10 26
#define EDMA_1_11 27
#define EDMA_1_12 28
#define EDMA_1_13 29
#define EDMA_1_14 30
#define EDMA_1_15 31
#define EDMA_CH_END 32
#define EDMA_CH_BBA_4GDSP_H EDMA_0_0
#define EDMA_CH_BBA_4GDSP_L EDMA_0_1
#define EDMA_CH_DRV_SIM_0 EDMA_0_2
#define EDMA_CH_DRV_SIM_1 EDMA_0_3
#define EDMA_CH_CPS_M2M_0 EDMA_0_4
#define EDMA_CH_CPS_M2M_1 EDMA_0_5
#define EDMA_CH_ALINK_WR_RFIC0 EDMA_0_4
#define EDMA_CH_ALINK_WR_RFIC1 EDMA_0_5
#define EDMA_CH_ALINK_RD_RFIC EDMA_0_6
#define EDMA_CH_DRV_AXIMON EDMA_0_7
#define EDMA_CH_GUDSP_MEMORY_1 EDMA_0_8
#define EDMA_CH_GUDSP_MEMORY_2 EDMA_0_9
#define EDMA_CH_GUDSP_MEMORY_4 EDMA_0_10
#define EDMA_CH_GUDSP_MEMORY_6 EDMA_0_11
#define EDMA_CH_MODEM1_GUPHY_1 EDMA_0_12
#define EDMA_CH_MODEM1_GUPHY_2 EDMA_0_13
#define EDMA_CH_MODEM1_GUPHY_3 EDMA_0_14
#define EDMA_CH_MODEM1_GUPHY_4 EDMA_0_15
#define EDMA_CH_LDSP_API_USED_0 EDMA_1_0
#define EDMA_CH_LDSP_API_USED_1 EDMA_1_1
#define EDMA_CH_LDSP_LCS_SDR EDMA_1_2
#define EDMA_CH_LDSP_CSU_SDR EDMA_1_3
#define EDMA_CH_LDSP_EMU_SDR EDMA_1_4
#define EDMA_CH_LDSP_NV_LOADING EDMA_1_5
#define EDMA_LDSP1_NV_LOADING EDMA_1_6
#define EDMA_LDSP1_CSU EDMA_1_7
#define EDMA_LDSP1_EMU EDMA_1_8
#define EDMA_LDSP1_DEM EDMA_1_9
#define EDMA_TLDSP_SOCP_ADAPT EDMA_CH_DRV_SIM_0
#define EDMA_CH_LOAD_LDSP_TCM EDMA_CH_LDSP_API_USED_0
#define EDMA_CH_LOAD_TDSP_TCM EDMA_CH_LDSP_API_USED_1
#define EDMA_CH_GUDSP_MEMORY_3 EDMA_LDSP1_DEM
#define EDMA_CH_LOAD_CDSP_TCM EDMA_1_10
#define EDMA_CH_CPHY_1X_0 EDMA_1_11
#define EDMA_CH_CPHY_1X_1 EDMA_1_12
#define EDMA_CH_CPHY_1X_2 EDMA_1_13
#define EDMA_CH_CPHY_1X_3 EDMA_1_14
#define EDMA_CH_CPHY_1X_4 EDMA_1_15
#define EDMA_CH_CPHY_EVDO_1 EDMA_CH_GUDSP_MEMORY_1
#define EDMA_CH_CPHY_EVDO_2 EDMA_CH_GUDSP_MEMORY_2
#define EDMA_CH_CPHY_EVDO_3 EDMA_CH_GUDSP_MEMORY_4
#define EDMA_CH_CPHY_EVDO_4 EDMA_CH_GUDSP_MEMORY_6
#define EDMA_CH_CPHY_EVDO_5 EDMA_0_6
#define EDMA_CH_AXI_MONITOR EDMA_0_0
#define EDMA_CH_PHY_LOAD EDMA_0_1
#define EDMA_CH_NPHY_NV_TRANSFER EDMA_0_2
#define EDMA_CH_MLOADER_TCM EDMA_0_3
#define EDMA_CH_HL1C_NXP_IMG_STORE EDMA_0_4
#define EDMA_CH4_0 16
#define EDMA_CH4_1 17
#define EDMA_CH4_2 18
#define EDMA_CH4_3 19
#define EDMA_CH4_4 20
#define EDMA_CH4_5 21
#define EDMA_CH4_6 22
#define EDMA_CH4_7 23
#define EDMA_CH4_8 24
#define EDMA_CH4_9 25
#define EDMA_CH4_10 26
#define EDMA_CH4_11 27
#define EDMA_CH4_12 28
#define EDMA_CH4_13 29
#define EDMA_CH4_14 30
#define EDMA_CH4_15 31
#define EDMA_CH_HSUART_TX EDMA_CH4_0
#define EDMA_CH_HSUART_RX EDMA_CH4_1
#define EDMA_CH_DRV_SPITX EDMA_CH4_2
#define EDMA_CH_DRV_SPIRX EDMA_CH4_3
#define EDMA_CH_DRV_SPI1TX EDMA_CH4_2
#define EDMA_CH_DRV_SPI1RX EDMA_CH4_3
#define EDMA_CH_HIFI_SIO_RX EDMA_CH4_4
#define EDMA_CH_HIFI_SIO_TX EDMA_CH4_5
#define EDMA_CH_SIO0_RX EDMA_CH4_6
#define EDMA_CH_SIO0_TX EDMA_CH4_7
#define EDMA_CH_SIO1_RX EDMA_CH4_8
#define EDMA_CH_SIO1_TX EDMA_CH4_9
#define EDMA_CH_SIO2_RX EDMA_CH4_10
#define EDMA_CH_SIO2_TX EDMA_CH4_11
#define EDMA_CH_BUS_ANALYSE_1 EDMA_CH4_14
#define EDMA_CH_BUS_ANALYSE_2 EDMA_CH4_15
#define EDMA_CH_PCIE0_M2M_RX (-1)
#define EDMA_CH_PCIE0_M2M_TX (-1)
#define EDMA_CH_PCIE1_M2M_RX (-1)
#define EDMA_CH_PCIE1_M2M_TX (-1)
#endif
