{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586010524022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586010524032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 16:28:43 2020 " "Processing started: Sat Apr 04 16:28:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586010524032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010524032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off urs_top -c urs_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off urs_top -c urs_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010524032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586010536713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586010536713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/urs_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file urs_1/synthesis/urs_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 urs_1-rtl " "Found design unit 1: urs_1-rtl" {  } { { "urs_1/synthesis/urs_1.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/urs_1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553142 ""} { "Info" "ISGN_ENTITY_NAME" "1 urs_1 " "Found entity 1: urs_1" {  } { { "urs_1/synthesis/urs_1.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/urs_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "urs_1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "urs_1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_irq_mapper_001 " "Found entity 1: urs_1_irq_mapper_001" {  } { { "urs_1/synthesis/submodules/urs_1_irq_mapper_001.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_irq_mapper " "Found entity 1: urs_1_irq_mapper" {  } { { "urs_1/synthesis/submodules/urs_1_irq_mapper.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0 " "Found entity 1: urs_1_mm_interconnect_0" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: urs_1_mm_interconnect_0_avalon_st_adapter" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_rsp_mux " "Found entity 1: urs_1_mm_interconnect_0_rsp_mux" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file urs_1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "urs_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553246 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "urs_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_rsp_demux " "Found entity 1: urs_1_mm_interconnect_0_rsp_demux" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_cmd_mux " "Found entity 1: urs_1_mm_interconnect_0_cmd_mux" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_cmd_demux " "Found entity 1: urs_1_mm_interconnect_0_cmd_demux" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553278 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553278 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553278 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553278 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "urs_1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "urs_1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "urs_1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "urs_1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "urs_1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "urs_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "urs_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "urs_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553336 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "urs_1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel urs_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at urs_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel urs_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at urs_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: urs_1_mm_interconnect_0_router_002_default_decode" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553348 ""} { "Info" "ISGN_ENTITY_NAME" "2 urs_1_mm_interconnect_0_router_002 " "Found entity 2: urs_1_mm_interconnect_0_router_002" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel urs_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at urs_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel urs_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at urs_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586010553352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_mm_interconnect_0_router_default_decode " "Found entity 1: urs_1_mm_interconnect_0_router_default_decode" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553354 ""} { "Info" "ISGN_ENTITY_NAME" "2 urs_1_mm_interconnect_0_router " "Found entity 2: urs_1_mm_interconnect_0_router" {  } { { "urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "urs_1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "urs_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "urs_1/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "urs_1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_sysid_qsys_0 " "Found entity 1: urs_1_sysid_qsys_0" {  } { { "urs_1/synthesis/submodules/urs_1_sysid_qsys_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_pio_1 " "Found entity 1: urs_1_pio_1" {  } { { "urs_1/synthesis/submodules/urs_1_pio_1.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_pio_0 " "Found entity 1: urs_1_pio_0" {  } { { "urs_1/synthesis/submodules/urs_1_pio_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_jtag_uart_0_sim_scfifo_w " "Found entity 1: urs_1_jtag_uart_0_sim_scfifo_w" {  } { { "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553398 ""} { "Info" "ISGN_ENTITY_NAME" "2 urs_1_jtag_uart_0_scfifo_w " "Found entity 2: urs_1_jtag_uart_0_scfifo_w" {  } { { "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553398 ""} { "Info" "ISGN_ENTITY_NAME" "3 urs_1_jtag_uart_0_sim_scfifo_r " "Found entity 3: urs_1_jtag_uart_0_sim_scfifo_r" {  } { { "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553398 ""} { "Info" "ISGN_ENTITY_NAME" "4 urs_1_jtag_uart_0_scfifo_r " "Found entity 4: urs_1_jtag_uart_0_scfifo_r" {  } { { "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553398 ""} { "Info" "ISGN_ENTITY_NAME" "5 urs_1_jtag_uart_0 " "Found entity 5: urs_1_jtag_uart_0" {  } { { "urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_hps_0 " "Found entity 1: urs_1_hps_0" {  } { { "urs_1/synthesis/submodules/urs_1_hps_0.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_hps_0_hps_io " "Found entity 1: urs_1_hps_0_hps_io" {  } { { "urs_1/synthesis/submodules/urs_1_hps_0_hps_io.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "urs_1/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "urs_1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "urs_1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "urs_1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "urs_1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "urs_1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "urs_1/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "urs_1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_hps_0_hps_io_border " "Found entity 1: urs_1_hps_0_hps_io_border" {  } { { "urs_1/synthesis/submodules/urs_1_hps_0_hps_io_border.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_1/synthesis/submodules/urs_1_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file urs_1/synthesis/submodules/urs_1_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urs_1_hps_0_fpga_interfaces " "Found entity 1: urs_1_hps_0_fpga_interfaces" {  } { { "urs_1/synthesis/submodules/urs_1_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/urs_1_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driver_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver_7seg-rtl " "Found design unit 1: driver_7seg-rtl" {  } { { "driver_7seg.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/driver_7seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553603 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver_7seg " "Found entity 1: driver_7seg" {  } { { "driver_7seg.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/driver_7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/bcd_to_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553607 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/bcd_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urs_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file urs_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 urs_top-rtl " "Found design unit 1: urs_top-rtl" {  } { { "urs_top.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553611 ""} { "Info" "ISGN_ENTITY_NAME" "1 urs_top " "Found entity 1: urs_top" {  } { { "urs_top.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_speed_show.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_speed_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_speed_show-rtl " "Found design unit 1: led_speed_show-rtl" {  } { { "led_speed_show.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/led_speed_show.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553615 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_speed_show " "Found entity 1: led_speed_show" {  } { { "led_speed_show.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/led_speed_show.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586010553615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010553615 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "urs_1/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_1/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586010553622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "urs_top " "Elaborating entity \"urs_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586010554042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_speed urs_top.vhd(130) " "Verilog HDL or VHDL warning at urs_top.vhd(130): object \"led_speed\" assigned a value but never read" {  } { { "urs_top.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_top.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586010554085 "|urs_top"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 10 urs_top.vhd(192) " "VHDL expression error at urs_top.vhd(192): expression has 32 elements, but must have 10 elements" {  } { { "urs_top.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_top.vhd" 192 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1586010554093 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "led_speed urs_top.vhd(190) " "VHDL error at urs_top.vhd(190): formal port or parameter \"led_speed\" must have actual or default value" {  } { { "urs_top.vhd" "" { Text "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/urs_top.vhd" 190 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1586010554093 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586010554094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/output_files/urs_top.map.smsg " "Generated suppressed messages file C:/Users/damja/Desktop/URS_projekat/urs-projektni-zadatak/PIO_v2/urs_1/output_files/urs_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010554300 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586010768275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 04 16:32:48 2020 " "Processing ended: Sat Apr 04 16:32:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586010768275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:05 " "Elapsed time: 00:04:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586010768275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586010768275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010768275 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586010769337 ""}
