{"Source Block": ["verilog-ethernet/rtl/axis_demux_4.v@157:167@HdlIdDef", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_4.v@156:166", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_4.v@204:214", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_join_4.v@320:330", "    end\nend\n\n// output datapath logic\nreg [7:0] output_axis_tdata_reg = 0;\nreg       output_axis_tvalid_reg = 0;\nreg       output_axis_tlast_reg = 0;\nreg       output_axis_tuser_reg = 0;\n\nreg [7:0] temp_axis_tdata_reg = 0;\nreg       temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@164:174", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@163:173", "        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@159:169", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@166:176", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_tap.v@168:178", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@121:131", "    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@158:168", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@165:175", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@155:165", "        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@268:278", "    end\nend\n\n// output datapath logic\nreg [7:0]  output_axis_tdata_reg = 0;\nreg        output_axis_tvalid_reg = 0;\nreg        output_axis_tlast_reg = 0;\nreg        output_axis_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[162, "reg                  output_1_axis_tvalid_reg = 0;\n"]], "Add": []}}