Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mem_io.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_io.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mem_io"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : mem_io
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Block
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mem_io.v" in library work
Module <mem_io> compiled
No errors in compilation
Analysis of file <"mem_io.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mem_io> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mem_io>.
WARNING:Xst:905 - "mem_io.v" line 66: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_out>
Module <mem_io> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <key_in> in unit <mem_io> has a constant value of 00101011011111100001010100010110001010001010111011010010101001101010101111110111000101011000100000001001110011110100111100111100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_in> in unit <mem_io> has a constant value of 00110010010000111111011010101000100010000101101000110000100011010011000100110001100110001010001011100000001101110000011100110100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <mem_io>.
    Related source file is "mem_io.v".
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem<3:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 128-bit latch for signal <mem_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 128-bit latch for signal <mem_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <mem_io> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Latches                                              : 2
 128-bit latch                                         : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Latches                                              : 2
 128-bit latch                                         : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mem_io> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_io, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mem_io.ngr
Top Level Output File Name         : mem_io
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 900

Cell Usage :
# BELS                             : 10
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 259
#      FDCE                        : 3
#      LD                          : 256
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 899
#      IBUF                        : 131
#      OBUF                        : 768
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        4  out of   4656     0%  
 Number of Slice Flip Flops:              3  out of   9312     0%  
 Number of 4 input LUTs:                  8  out of   9312     0%  
 Number of IOs:                         900
 Number of bonded IOBs:                 900  out of    232   387% (*) 
    IOB Flip Flops:                     256
 Number of GCLKs:                         3  out of     24    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clk                                   | BUFGP                  | 3     |
mem_1_cmp_eq00001(mem_1_cmp_eq00001:O)| BUFG(*)(mem_1_0)       | 128   |
mem_0_cmp_eq00001(mem_0_cmp_eq00001:O)| BUFG(*)(mem_0_0)       | 128   |
--------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.054ns (Maximum Frequency: 327.439MHz)
   Minimum input arrival time before clock: 4.902ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.054ns (frequency: 327.439MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.673  count_0 (count_0)
     LUT4:I3->O            3   0.704   0.531  count_not0001 (count_not0001)
     FDCE:CE                   0.555          count_0
    ----------------------------------------
    Total                      3.054ns (1.850ns logic, 1.204ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              4.902ns (Levels of Logic = 3)
  Source:            rw<1> (PAD)
  Destination:       count_0 (FF)
  Destination Clock: clk falling

  Data Path: rw<1> to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  rw_1_IBUF (rw_1_IBUF)
     LUT2:I0->O            1   0.704   0.595  count_not0001_SW0 (N3)
     LUT4:I0->O            3   0.704   0.531  count_not0001 (count_not0001)
     FDCE:CE                   0.555          count_0
    ----------------------------------------
    Total                      4.902ns (3.181ns logic, 1.721ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_1_cmp_eq00001'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            data_out<0> (PAD)
  Destination:       mem_1_0 (LATCH)
  Destination Clock: mem_1_cmp_eq00001 falling

  Data Path: data_out<0> to mem_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  data_out_0_IBUF (data_out_0_IBUF)
     LD:D                      0.308          mem_1_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_0_cmp_eq00001'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            data_out<0> (PAD)
  Destination:       mem_0_0 (LATCH)
  Destination Clock: mem_0_cmp_eq00001 falling

  Data Path: data_out<0> to mem_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  data_out_0_IBUF (data_out_0_IBUF)
     LD:D                      0.308          mem_0_0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_0_cmp_eq00001'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            mem_0_127 (LATCH)
  Destination:       test1<127> (PAD)
  Source Clock:      mem_0_cmp_eq00001 falling

  Data Path: mem_0_127 to test1<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  mem_0_127 (mem_0_127)
     OBUF:I->O                 3.272          test1_127_OBUF (test1<127>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mem_1_cmp_eq00001'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            mem_1_127 (LATCH)
  Destination:       test2<127> (PAD)
  Source Clock:      mem_1_cmp_eq00001 falling

  Data Path: mem_1_127 to test2<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  mem_1_127 (mem_1_127)
     OBUF:I->O                 3.272          test2_127_OBUF (test2<127>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.03 secs
 
--> 

Total memory usage is 282444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

