#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 11 18:56:52 2025
# Process ID: 68204
# Current directory: O:/Study/FPGA_prj/project_3_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69440 O:\Study\FPGA_prj\project_3_sim\ov5640_sd.xpr
# Log file: O:/Study/FPGA_prj/project_3_sim/vivado.log
# Journal file: O:/Study/FPGA_prj/project_3_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/Study/FPGA_prj/project_3_sim/ov5640_sd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/Study/FPGA_prj/project_3_sim/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 969.555 ; gain = 317.312
update_compile_order -fileset sources_1
open_bd_design {O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_2
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_1
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd>
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Address block </v_tc_1/ctrl/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_vdma_2/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dynclk_2/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dynclk_1/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_2/Data_MM2S>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
CRITICAL WARNING: [BD 41-1356] Address block </v_tc_1/ctrl/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_vdma_2/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dynclk_2/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dynclk_1/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not mapped into </axi_vdma_2/Data_MM2S>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_2 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_1/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_2_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1681.602 ; gain = 0.000
assign_bd_address
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </axi_vdma_2/Data_MM2S> at <0x00000000 [ 1G ]>
</axi_dynclk_1/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
</axi_dynclk_2/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
</axi_vdma_2/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x43020000 [ 64K ]>
</v_tc_1/ctrl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_2 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_1/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_1/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_2_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_2/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.602 ; gain = 0.000
close [ open O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/constrs_1/new/ov2.xdc w ]
add_files -fileset constrs_1 O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/constrs_1/new/ov2.xdc
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <O:\Study\FPGA_prj\project_3_sim\ov5640_sd.srcs\sources_1\bd\system\system.bd> 
Wrote  : <O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_xlconcat_0_0_synth_1
reset_run system_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_m00_data_fifo_0/system_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'o:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = e5bea12eb726ae8d; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_axi4s_vid_out_1_0, cache-ID = f2d43a71a37f5b07; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 424e1613fe29c934; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_v_tc_1_0, cache-ID = 8b768c5317911096; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_dynclk_1_1, cache-ID = 3ad43c1617ea4c64; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_data_fifo_0, cache-ID = b618c8f612abacec; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_dynclk_2_0, cache-ID = 3ad43c1617ea4c64; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_m00_data_fifo_0, cache-ID = 95e294c3403ce5ce; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s01_regslice_0, cache-ID = 52c9896806ac9f1c; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_m00_regslice_0, cache-ID = 177e2e43e8feb545; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_regslice_0, cache-ID = 6e9386d0542a887d; cache size = 33.020 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 10cce824ec6c89e7; cache size = 33.020 MB.
[Fri Jul 11 19:15:56 2025] Launched system_processing_system7_0_0_synth_1, system_xlconcat_0_0_synth_1, system_xbar_1_synth_1, system_auto_pc_2_synth_1, system_util_reduced_logic_0_0_synth_1, system_util_vector_logic_1_0_synth_1, system_util_vector_logic_0_0_synth_1, system_axi_vdma_2_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_processing_system7_0_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_xlconcat_0_0_synth_1/runme.log
system_xbar_1_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_xbar_1_synth_1/runme.log
system_auto_pc_2_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_auto_pc_2_synth_1/runme.log
system_util_reduced_logic_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_reduced_logic_0_0_synth_1/runme.log
system_util_vector_logic_1_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_vector_logic_1_0_synth_1/runme.log
system_util_vector_logic_0_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_util_vector_logic_0_0_synth_1/runme.log
system_axi_vdma_2_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_vdma_2_0_synth_1/runme.log
synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/synth_1/runme.log
[Fri Jul 11 19:15:56 2025] Launched impl_1...
Run output will be captured here: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1681.602 ; gain = 0.000
reset_run synth_1
reset_run system_axi_vdma_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Fri Jul 11 19:19:00 2025] Launched system_axi_vdma_2_0_synth_1, synth_1...
Run output will be captured here:
system_axi_vdma_2_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_vdma_2_0_synth_1/runme.log
synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/synth_1/runme.log
[Fri Jul 11 19:19:00 2025] Launched impl_1...
Run output will be captured here: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
[Fri Jul 11 19:19:08 2025] Launched system_axi_vdma_2_0_synth_1, synth_1...
Run output will be captured here:
system_axi_vdma_2_0_synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/system_axi_vdma_2_0_synth_1/runme.log
synth_1: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/synth_1/runme.log
[Fri Jul 11 19:19:09 2025] Launched impl_1...
Run output will be captured here: O:/Study/FPGA_prj/project_3_sim/ov5640_sd.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk -hwspec O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk -hwspec O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
reset_run system_axi_vdma_2_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 12 18:07:28 2025...
