#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8bdae311d0 .scope module, "MUX4" "MUX4" 2 251;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x105491008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bdae414f0_0 .net "indata0", 15 0, o0x105491008;  0 drivers
o0x105491038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bdae4ecf0_0 .net "indata1", 15 0, o0x105491038;  0 drivers
o0x105491068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bdae4ed90_0 .net "indata2", 15 0, o0x105491068;  0 drivers
o0x105491098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bdae4ee40_0 .net "indata3", 15 0, o0x105491098;  0 drivers
v0x7f8bdae4eef0_0 .var "result", 15 0;
o0x1054910f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f8bdae4efe0_0 .net "select", 1 0, o0x1054910f8;  0 drivers
E_0x7f8bdae322c0/0 .event edge, v0x7f8bdae4efe0_0, v0x7f8bdae4ee40_0, v0x7f8bdae4ed90_0, v0x7f8bdae4ecf0_0;
E_0x7f8bdae322c0/1 .event edge, v0x7f8bdae414f0_0;
E_0x7f8bdae322c0 .event/or E_0x7f8bdae322c0/0, E_0x7f8bdae322c0/1;
S_0x7f8bdae31820 .scope module, "testbenchLEGLiteSingle" "testbenchLEGLiteSingle" 3 4;
 .timescale 0 0;
o0x105492598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bdae55920_0 .net "alu_out", 15 0, o0x105492598;  0 drivers
v0x7f8bdae559d0_0 .var "clock", 0 0;
v0x7f8bdae55ae0_0 .net "draddr", 15 0, v0x7f8bdae50d90_0;  1 drivers
v0x7f8bdae55bf0_0 .net "drdata", 15 0, v0x7f8bdae4fde0_0;  1 drivers
v0x7f8bdae55c80_0 .net "dread", 0 0, L_0x7f8bdae56360;  1 drivers
v0x7f8bdae55d10_0 .net "dwdata", 15 0, L_0x7f8bdae56410;  1 drivers
v0x7f8bdae55da0_0 .net "dwrite", 0 0, L_0x7f8bdae562b0;  1 drivers
v0x7f8bdae55e70_0 .net "iaddr", 15 0, v0x7f8bdae524a0_0;  1 drivers
v0x7f8bdae55f00_0 .net "idata", 15 0, v0x7f8bdae50510_0;  1 drivers
v0x7f8bdae56010_0 .net "io_display", 6 0, v0x7f8bdae4f990_0;  1 drivers
v0x7f8bdae560a0_0 .var "io_sw0", 0 0;
v0x7f8bdae56130_0 .var "io_sw1", 0 0;
v0x7f8bdae561e0_0 .var "reset", 0 0;
S_0x7f8bdae4f120 .scope module, "DMemoryIO_Circ" "DMemory_IO" 3 43, 2 43 0, S_0x7f8bdae31820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7f8bdae57820 .functor BUFZ 16, L_0x7f8bdae57580, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8bdae4f470_0 .net *"_s0", 15 0, L_0x7f8bdae57580;  1 drivers
L_0x1054c30e0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8bdae4f530_0 .net/2u *"_s10", 13 0, L_0x1054c30e0;  1 drivers
v0x7f8bdae4f5e0_0 .net *"_s3", 6 0, L_0x7f8bdae57620;  1 drivers
v0x7f8bdae4f6a0_0 .net *"_s4", 8 0, L_0x7f8bdae576c0;  1 drivers
L_0x1054c3098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8bdae4f750_0 .net *"_s7", 1 0, L_0x1054c3098;  1 drivers
v0x7f8bdae4f840_0 .net "addr", 15 0, v0x7f8bdae50d90_0;  alias, 1 drivers
v0x7f8bdae4f8f0_0 .net "clock", 0 0, v0x7f8bdae559d0_0;  1 drivers
v0x7f8bdae4f990_0 .var "io_display", 6 0;
v0x7f8bdae4fa40_0 .net "io_rdata", 15 0, L_0x7f8bdae578d0;  1 drivers
v0x7f8bdae4fb50_0 .net "io_sw0", 0 0, v0x7f8bdae560a0_0;  1 drivers
v0x7f8bdae4fbf0_0 .net "io_sw1", 0 0, v0x7f8bdae56130_0;  1 drivers
v0x7f8bdae4fc90_0 .net "mem_rdata", 15 0, L_0x7f8bdae57820;  1 drivers
v0x7f8bdae4fd40 .array "memcell", 127 0, 15 0;
v0x7f8bdae4fde0_0 .var "rdata", 15 0;
v0x7f8bdae4fe90_0 .net "read", 0 0, L_0x7f8bdae56360;  alias, 1 drivers
v0x7f8bdae4ff30_0 .net "wdata", 15 0, L_0x7f8bdae56410;  alias, 1 drivers
v0x7f8bdae4ffe0_0 .net "write", 0 0, L_0x7f8bdae562b0;  alias, 1 drivers
E_0x7f8bdae394a0 .event posedge, v0x7f8bdae4f8f0_0;
E_0x7f8bdae4f420 .event edge, v0x7f8bdae4fe90_0, v0x7f8bdae4fa40_0, v0x7f8bdae4fc90_0, v0x7f8bdae4f840_0;
L_0x7f8bdae57580 .array/port v0x7f8bdae4fd40, L_0x7f8bdae576c0;
L_0x7f8bdae57620 .part v0x7f8bdae50d90_0, 1, 7;
L_0x7f8bdae576c0 .concat [ 7 2 0 0], L_0x7f8bdae57620, L_0x1054c3098;
L_0x7f8bdae578d0 .concat [ 1 1 14 0], v0x7f8bdae560a0_0, v0x7f8bdae56130_0, L_0x1054c30e0;
S_0x7f8bdae50220 .scope module, "IM_Circuit" "IM" 3 41, 4 25 0, S_0x7f8bdae31820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7f8bdae503a0_0 .net *"_s2", 4 0, L_0x7f8bdae574e0;  1 drivers
v0x7f8bdae50460_0 .net "iaddr", 15 0, v0x7f8bdae524a0_0;  alias, 1 drivers
v0x7f8bdae50510_0 .var "idata", 15 0;
E_0x7f8bdae4fb10 .event edge, L_0x7f8bdae574e0;
L_0x7f8bdae574e0 .part v0x7f8bdae524a0_0, 1, 5;
S_0x7f8bdae50600 .scope module, "cpu" "LEGLiteSingle" 3 28, 5 7 0, S_0x7f8bdae31820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "iaddr"
    .port_info 1 /OUTPUT 16 "daddr"
    .port_info 2 /OUTPUT 1 "dwrite"
    .port_info 3 /OUTPUT 1 "dread"
    .port_info 4 /OUTPUT 16 "dwdata"
    .port_info 5 /OUTPUT 16 "alu_out"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "idata"
    .port_info 8 /INPUT 16 "ddata"
    .port_info 9 /INPUT 1 "reset"
L_0x7f8bdae562b0 .functor BUFZ 1, v0x7f8bdae51ca0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8bdae56360 .functor BUFZ 1, v0x7f8bdae51b40_0, C4<0>, C4<0>, C4<0>;
L_0x7f8bdae56410 .functor BUFZ 16, v0x7f8bdae537b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f8bdae54620_0 .net "alu_mux_out", 15 0, v0x7f8bdae51420_0;  1 drivers
v0x7f8bdae54710_0 .net "alu_out", 15 0, o0x105492598;  alias, 0 drivers
v0x7f8bdae547a0_0 .net "alu_select", 2 0, v0x7f8bdae51910_0;  1 drivers
v0x7f8bdae54870_0 .net "alu_zero", 0 0, v0x7f8bdae50f00_0;  1 drivers
v0x7f8bdae54940_0 .net "alusrc", 0 0, v0x7f8bdae519e0_0;  1 drivers
v0x7f8bdae54a50_0 .net "branch", 0 0, v0x7f8bdae51a90_0;  1 drivers
v0x7f8bdae54b20_0 .net "clock", 0 0, v0x7f8bdae559d0_0;  alias, 1 drivers
v0x7f8bdae54bb0_0 .net "daddr", 15 0, v0x7f8bdae50d90_0;  alias, 1 drivers
v0x7f8bdae54c40_0 .net "ddata", 15 0, v0x7f8bdae4fde0_0;  alias, 1 drivers
v0x7f8bdae54d50_0 .net "dread", 0 0, L_0x7f8bdae56360;  alias, 1 drivers
v0x7f8bdae54de0_0 .net "dwdata", 15 0, L_0x7f8bdae56410;  alias, 1 drivers
v0x7f8bdae54e70_0 .net "dwrite", 0 0, L_0x7f8bdae562b0;  alias, 1 drivers
v0x7f8bdae54f00_0 .net "extended", 15 0, L_0x7f8bdae572a0;  1 drivers
v0x7f8bdae54f90_0 .net "iaddr", 15 0, v0x7f8bdae524a0_0;  alias, 1 drivers
v0x7f8bdae55060_0 .net "idata", 15 0, v0x7f8bdae50510_0;  alias, 1 drivers
v0x7f8bdae550f0_0 .net "memread", 0 0, v0x7f8bdae51b40_0;  1 drivers
v0x7f8bdae55180_0 .net "memtoreg", 0 0, v0x7f8bdae51bd0_0;  1 drivers
v0x7f8bdae55350_0 .net "memwrite", 0 0, v0x7f8bdae51ca0_0;  1 drivers
v0x7f8bdae553e0_0 .net "rdata1", 15 0, v0x7f8bdae536f0_0;  1 drivers
v0x7f8bdae55470_0 .net "rdata2", 15 0, v0x7f8bdae537b0_0;  1 drivers
v0x7f8bdae55500_0 .net "reg2loc", 0 0, v0x7f8bdae51df0_0;  1 drivers
v0x7f8bdae555d0_0 .net "regwrite", 0 0, v0x7f8bdae51e90_0;  1 drivers
v0x7f8bdae556a0_0 .net "reset", 0 0, v0x7f8bdae561e0_0;  1 drivers
v0x7f8bdae55730_0 .net "rreg2", 3 0, L_0x7f8bdae56520;  1 drivers
v0x7f8bdae557c0_0 .net "write_mux", 15 0, v0x7f8bdae54470_0;  1 drivers
L_0x7f8bdae56480 .part v0x7f8bdae50510_0, 13, 3;
L_0x7f8bdae56520 .part/pv v0x7f8bdae52b10_0, 0, 3, 4;
L_0x7f8bdae565e0 .part v0x7f8bdae50510_0, 10, 3;
L_0x7f8bdae56740 .part v0x7f8bdae50510_0, 0, 3;
L_0x7f8bdae56c40 .part v0x7f8bdae50510_0, 0, 3;
L_0x7f8bdae56d10 .part v0x7f8bdae50510_0, 3, 3;
L_0x7f8bdae56df0 .part L_0x7f8bdae56520, 0, 3;
L_0x7f8bdae57340 .part v0x7f8bdae50510_0, 6, 7;
S_0x7f8bdae50920 .scope module, "ALU_Circuit" "ALU" 5 79, 2 171 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7f8bdae50c20_0 .net "indata0", 15 0, v0x7f8bdae536f0_0;  alias, 1 drivers
v0x7f8bdae50ce0_0 .net "indata1", 15 0, v0x7f8bdae51420_0;  alias, 1 drivers
v0x7f8bdae50d90_0 .var "result", 15 0;
v0x7f8bdae50e60_0 .net "select", 2 0, v0x7f8bdae51910_0;  alias, 1 drivers
v0x7f8bdae50f00_0 .var "zero_result", 0 0;
E_0x7f8bdae50b90 .event edge, v0x7f8bdae4f840_0;
E_0x7f8bdae50bd0 .event edge, v0x7f8bdae50e60_0, v0x7f8bdae50ce0_0, v0x7f8bdae50c20_0;
S_0x7f8bdae51060 .scope module, "ALU_Mux" "MUX2" 5 94, 2 228 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8bdae512d0_0 .net "indata0", 15 0, v0x7f8bdae537b0_0;  alias, 1 drivers
v0x7f8bdae51370_0 .net "indata1", 15 0, L_0x7f8bdae572a0;  alias, 1 drivers
v0x7f8bdae51420_0 .var "result", 15 0;
v0x7f8bdae514f0_0 .net "select", 0 0, v0x7f8bdae519e0_0;  alias, 1 drivers
E_0x7f8bdae51280 .event edge, v0x7f8bdae514f0_0, v0x7f8bdae51370_0, v0x7f8bdae512d0_0;
S_0x7f8bdae515e0 .scope module, "Control_Circuit" "Control" 5 66, 6 10 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "memread"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 3 "alu_select"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /INPUT 3 "opcode"
v0x7f8bdae51910_0 .var "alu_select", 2 0;
v0x7f8bdae519e0_0 .var "alusrc", 0 0;
v0x7f8bdae51a90_0 .var "branch", 0 0;
v0x7f8bdae51b40_0 .var "memread", 0 0;
v0x7f8bdae51bd0_0 .var "memtoreg", 0 0;
v0x7f8bdae51ca0_0 .var "memwrite", 0 0;
v0x7f8bdae51d40_0 .net "opcode", 2 0, L_0x7f8bdae56480;  1 drivers
v0x7f8bdae51df0_0 .var "reg2loc", 0 0;
v0x7f8bdae51e90_0 .var "regwrite", 0 0;
E_0x7f8bdae518d0 .event edge, v0x7f8bdae51d40_0;
S_0x7f8bdae52070 .scope module, "PC_Circuit" "PCLogic" 5 55, 7 9 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "pc"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 16 "signext"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 1 "alu_zero"
    .port_info 5 /INPUT 1 "reset"
v0x7f8bdae52270_0 .net "alu_zero", 0 0, v0x7f8bdae50f00_0;  alias, 1 drivers
v0x7f8bdae52320_0 .net "branch", 0 0, v0x7f8bdae51a90_0;  alias, 1 drivers
v0x7f8bdae523d0_0 .net "clock", 0 0, v0x7f8bdae559d0_0;  alias, 1 drivers
v0x7f8bdae524a0_0 .var "pc", 15 0;
v0x7f8bdae52550_0 .net "reset", 0 0, v0x7f8bdae561e0_0;  alias, 1 drivers
v0x7f8bdae52620_0 .net "signext", 15 0, L_0x7f8bdae572a0;  alias, 1 drivers
S_0x7f8bdae52710 .scope module, "Reg2_Mux" "MUX2_3" 5 87, 2 204 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8bdae529a0_0 .net "indata0", 2 0, L_0x7f8bdae565e0;  1 drivers
v0x7f8bdae52a60_0 .net "indata1", 2 0, L_0x7f8bdae56740;  1 drivers
v0x7f8bdae52b10_0 .var "result", 2 0;
v0x7f8bdae52bd0_0 .net "select", 0 0, v0x7f8bdae51df0_0;  alias, 1 drivers
E_0x7f8bdae51c60 .event edge, v0x7f8bdae51df0_0, v0x7f8bdae52a60_0, v0x7f8bdae529a0_0;
S_0x7f8bdae52cd0 .scope module, "RegFile_Circuit" "RegFile" 5 108, 2 121 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7f8bdae53020_0 .net *"_s13", 15 0, L_0x7f8bdae56a00;  1 drivers
v0x7f8bdae530e0_0 .net *"_s15", 4 0, L_0x7f8bdae56ae0;  1 drivers
L_0x1054c3050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8bdae53180_0 .net *"_s18", 1 0, L_0x1054c3050;  1 drivers
v0x7f8bdae53230_0 .net *"_s4", 15 0, L_0x7f8bdae567e0;  1 drivers
v0x7f8bdae532e0_0 .net *"_s6", 4 0, L_0x7f8bdae568a0;  1 drivers
L_0x1054c3008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8bdae533d0_0 .net *"_s9", 1 0, L_0x1054c3008;  1 drivers
v0x7f8bdae53480_0 .net "clock", 0 0, v0x7f8bdae559d0_0;  alias, 1 drivers
v0x7f8bdae53550_0 .net "raddr1", 2 0, L_0x7f8bdae56d10;  1 drivers
v0x7f8bdae535e0_0 .net "raddr2", 2 0, L_0x7f8bdae56df0;  1 drivers
v0x7f8bdae536f0_0 .var "rdata1", 15 0;
v0x7f8bdae537b0_0 .var "rdata2", 15 0;
v0x7f8bdae53840 .array "regcell", 7 0, 15 0;
v0x7f8bdae538d0_0 .net "waddr", 2 0, L_0x7f8bdae56c40;  1 drivers
v0x7f8bdae53960_0 .net "wdata", 15 0, v0x7f8bdae54470_0;  alias, 1 drivers
v0x7f8bdae53a10_0 .net "write", 0 0, v0x7f8bdae51e90_0;  alias, 1 drivers
E_0x7f8bdae52f90 .event edge, L_0x7f8bdae56a00, v0x7f8bdae535e0_0;
E_0x7f8bdae52fe0 .event edge, L_0x7f8bdae567e0, v0x7f8bdae53550_0;
L_0x7f8bdae567e0 .array/port v0x7f8bdae53840, L_0x7f8bdae568a0;
L_0x7f8bdae568a0 .concat [ 3 2 0 0], L_0x7f8bdae56d10, L_0x1054c3008;
L_0x7f8bdae56a00 .array/port v0x7f8bdae53840, L_0x7f8bdae56ae0;
L_0x7f8bdae56ae0 .concat [ 3 2 0 0], L_0x7f8bdae56df0, L_0x1054c3050;
S_0x7f8bdae53b70 .scope module, "SignExtend" "SignExt" 5 119, 2 276 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 7 "value"
v0x7f8bdae53d70_0 .net *"_s1", 0 0, L_0x7f8bdae56f50;  1 drivers
v0x7f8bdae53e30_0 .net *"_s2", 8 0, L_0x7f8bdae56ff0;  1 drivers
v0x7f8bdae53ed0_0 .net "result", 15 0, L_0x7f8bdae572a0;  alias, 1 drivers
v0x7f8bdae53fa0_0 .net "value", 6 0, L_0x7f8bdae57340;  1 drivers
L_0x7f8bdae56f50 .part L_0x7f8bdae57340, 6, 1;
LS_0x7f8bdae56ff0_0_0 .concat [ 1 1 1 1], L_0x7f8bdae56f50, L_0x7f8bdae56f50, L_0x7f8bdae56f50, L_0x7f8bdae56f50;
LS_0x7f8bdae56ff0_0_4 .concat [ 1 1 1 1], L_0x7f8bdae56f50, L_0x7f8bdae56f50, L_0x7f8bdae56f50, L_0x7f8bdae56f50;
LS_0x7f8bdae56ff0_0_8 .concat [ 1 0 0 0], L_0x7f8bdae56f50;
L_0x7f8bdae56ff0 .concat [ 4 4 1 0], LS_0x7f8bdae56ff0_0_0, LS_0x7f8bdae56ff0_0_4, LS_0x7f8bdae56ff0_0_8;
L_0x7f8bdae572a0 .concat [ 7 9 0 0], L_0x7f8bdae57340, L_0x7f8bdae56ff0;
S_0x7f8bdae54070 .scope module, "Write_Mux" "MUX2" 5 101, 2 228 0, S_0x7f8bdae50600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f8bdae542e0_0 .net "indata0", 15 0, v0x7f8bdae50d90_0;  alias, 1 drivers
v0x7f8bdae543d0_0 .net "indata1", 15 0, v0x7f8bdae4fde0_0;  alias, 1 drivers
v0x7f8bdae54470_0 .var "result", 15 0;
v0x7f8bdae54540_0 .net "select", 0 0, v0x7f8bdae51bd0_0;  alias, 1 drivers
E_0x7f8bdae54290 .event edge, v0x7f8bdae51bd0_0, v0x7f8bdae4fde0_0, v0x7f8bdae4f840_0;
    .scope S_0x7f8bdae311d0;
T_0 ;
    %wait E_0x7f8bdae322c0;
    %load/vec4 v0x7f8bdae4efe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f8bdae414f0_0;
    %store/vec4 v0x7f8bdae4eef0_0, 0, 16;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f8bdae4ecf0_0;
    %store/vec4 v0x7f8bdae4eef0_0, 0, 16;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f8bdae4ed90_0;
    %store/vec4 v0x7f8bdae4eef0_0, 0, 16;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f8bdae4ee40_0;
    %store/vec4 v0x7f8bdae4eef0_0, 0, 16;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8bdae52070;
T_1 ;
    %wait E_0x7f8bdae394a0;
    %load/vec4 v0x7f8bdae52550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f8bdae524a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8bdae52320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8bdae52270_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f8bdae52620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f8bdae524a0_0;
    %add;
    %assign/vec4 v0x7f8bdae524a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8bdae524a0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f8bdae524a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8bdae515e0;
T_2 ;
    %wait E_0x7f8bdae518d0;
    %load/vec4 v0x7f8bdae51d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f8bdae51910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae51ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae519e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae51e90_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8bdae50920;
T_3 ;
    %wait E_0x7f8bdae50bd0;
    %load/vec4 v0x7f8bdae50e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7f8bdae50c20_0;
    %load/vec4 v0x7f8bdae50ce0_0;
    %add;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7f8bdae50c20_0;
    %load/vec4 v0x7f8bdae50ce0_0;
    %sub;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7f8bdae50ce0_0;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7f8bdae50c20_0;
    %load/vec4 v0x7f8bdae50ce0_0;
    %or;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7f8bdae50c20_0;
    %load/vec4 v0x7f8bdae50ce0_0;
    %and;
    %store/vec4 v0x7f8bdae50d90_0, 0, 16;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8bdae50920;
T_4 ;
    %wait E_0x7f8bdae50b90;
    %load/vec4 v0x7f8bdae50d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae50f00_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae50f00_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8bdae52710;
T_5 ;
    %wait E_0x7f8bdae51c60;
    %load/vec4 v0x7f8bdae52bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7f8bdae529a0_0;
    %store/vec4 v0x7f8bdae52b10_0, 0, 3;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x7f8bdae52a60_0;
    %store/vec4 v0x7f8bdae52b10_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8bdae51060;
T_6 ;
    %wait E_0x7f8bdae51280;
    %load/vec4 v0x7f8bdae514f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7f8bdae512d0_0;
    %store/vec4 v0x7f8bdae51420_0, 0, 16;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f8bdae51370_0;
    %store/vec4 v0x7f8bdae51420_0, 0, 16;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8bdae54070;
T_7 ;
    %wait E_0x7f8bdae54290;
    %load/vec4 v0x7f8bdae54540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7f8bdae542e0_0;
    %store/vec4 v0x7f8bdae54470_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7f8bdae543d0_0;
    %store/vec4 v0x7f8bdae54470_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8bdae52cd0;
T_8 ;
    %wait E_0x7f8bdae394a0;
    %load/vec4 v0x7f8bdae53a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f8bdae53960_0;
    %load/vec4 v0x7f8bdae538d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8bdae53840, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8bdae52cd0;
T_9 ;
    %wait E_0x7f8bdae52fe0;
    %load/vec4 v0x7f8bdae53550_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae536f0_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8bdae53550_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8bdae53840, 4;
    %store/vec4 v0x7f8bdae536f0_0, 0, 16;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8bdae52cd0;
T_10 ;
    %wait E_0x7f8bdae52f90;
    %load/vec4 v0x7f8bdae535e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae537b0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8bdae535e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f8bdae53840, 4;
    %store/vec4 v0x7f8bdae537b0_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8bdae50220;
T_11 ;
    %wait E_0x7f8bdae4fb10;
    %load/vec4 v0x7f8bdae50460_0;
    %parti/s 5, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.0 ;
    %pushi/vec4 56379, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.1 ;
    %pushi/vec4 24605, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.2 ;
    %pushi/vec4 57453, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.3 ;
    %pushi/vec4 41157, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 52284, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 41095, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 57276, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 33436, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 48647, 0, 16;
    %store/vec4 v0x7f8bdae50510_0, 0, 16;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f8bdae4f120;
T_12 ;
    %wait E_0x7f8bdae4f420;
    %load/vec4 v0x7f8bdae4fe90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae4fde0_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f8bdae4f840_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f8bdae4f840_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f8bdae4fc90_0;
    %store/vec4 v0x7f8bdae4fde0_0, 0, 16;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f8bdae4f840_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7f8bdae4fa40_0;
    %store/vec4 v0x7f8bdae4fde0_0, 0, 16;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8bdae4fde0_0, 0, 16;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f8bdae4f120;
T_13 ;
    %wait E_0x7f8bdae394a0;
    %load/vec4 v0x7f8bdae4ffe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8bdae4f840_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f8bdae4ff30_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8bdae4f990_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8bdae4f120;
T_14 ;
    %wait E_0x7f8bdae394a0;
    %load/vec4 v0x7f8bdae4ffe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8bdae4f840_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f8bdae4ff30_0;
    %load/vec4 v0x7f8bdae4f840_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8bdae4fd40, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8bdae31820;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae559d0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7f8bdae31820;
T_16 ;
    %delay 1, 0;
    %load/vec4 v0x7f8bdae559d0_0;
    %inv;
    %store/vec4 v0x7f8bdae559d0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8bdae31820;
T_17 ;
    %vpi_call 3 57 "$display", "Instruction[pc]=[opcode,reg,reg,reg,funct]\012" {0 0 0};
    %vpi_call 3 58 "$display", "DataMemory[addr]=[read data, write data]\012" {0 0 0};
    %vpi_call 3 59 "$display", "Signals C-R-Sw-Disp[clock,reset,switch0,display]" {0 0 0};
    %vpi_call 3 60 "$display", "* Recall data memory addr = ALU output\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae560a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae56130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae561e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8bdae561e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae561e0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8bdae560a0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 3 71 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7f8bdae31820;
T_18 ;
    %vpi_call 3 77 "$monitor", "Instr[%d]=[%b,%b,%b,%b,%b] DataMem[%d]=[%d,%d] C-R-Sw0-Dsp[%b,%b,%b,%b]", v0x7f8bdae55e70_0, &PV<v0x7f8bdae55f00_0, 13, 3>, &PV<v0x7f8bdae55f00_0, 10, 3>, &PV<v0x7f8bdae55f00_0, 7, 3>, &PV<v0x7f8bdae55f00_0, 4, 3>, &PV<v0x7f8bdae55f00_0, 0, 4>, v0x7f8bdae55ae0_0, v0x7f8bdae55bf0_0, v0x7f8bdae55d10_0, v0x7f8bdae559d0_0, v0x7f8bdae561e0_0, v0x7f8bdae560a0_0, v0x7f8bdae56010_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Parts.V";
    "testbenchLEGLiteSingle-Stage3.V";
    "IM2.V";
    "LEGLiteSingle.V";
    "LEGLite-Control.V";
    "LEGLite-PC.V";
