{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556934970963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556934970979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 20:56:10 2019 " "Processing started: Fri May 03 20:56:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556934970979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934970979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934970979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556934972130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556934972130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/square_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/square_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_root " "Found entity 1: square_root" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right_data " "Found entity 1: shift_reg_right_data" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left_quotient.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_quotient " "Found entity 1: shift_left_quotient" {  } { { "src/shift_left_quotient.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left_quotient.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "src/shift_left.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_left.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/root_op_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/root_op_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 root_op_calc " "Found entity 1: root_op_calc" {  } { { "src/root_op_calc.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/root_op_calc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "src/or_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/or_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2powerN " "Found entity 1: mux_2powerN" {  } { { "src/mux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplier_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_reg " "Found entity 1: multiplier_reg" {  } { { "src/multiplier_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplier_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_2powern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_2powern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2powerN " "Found entity 1: demux_2powerN" {  } { { "src/demux_2powerN.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/demux_2powerN.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "src/and_gate.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/and_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pkg_system_mdr.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_system_mdr (SystemVerilog) " "Found design unit 1: pkg_system_mdr (SystemVerilog)" {  } { { "src/pkg_system_mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pkg_system_mdr.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "src/pipo.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/pipo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mdr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "src/multiplication.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/product_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/product_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 product_reg " "Found entity 1: product_reg" {  } { { "src/product_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/product_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_right_sign.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_sign " "Found entity 1: shift_right_sign" {  } { { "src/shift_right_sign.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_right_sign.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicand_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_reg " "Found entity 1: multiplicand_reg" {  } { { "src/multiplicand_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplicand_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/final_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_product " "Found entity 1: final_product" {  } { { "src/final_product.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/final_product.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/division.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/remainder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/remainder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 remainder_reg " "Found entity 1: remainder_reg" {  } { { "src/remainder_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/remainder_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "src/sub.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/sub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/divisor_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/divisor_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_reg " "Found entity 1: divisor_reg" {  } { { "src/divisor_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_reg " "Found entity 1: quotation_reg" {  } { { "src/quotation_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rem_full_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rem_full_reg " "Found entity 1: rem_full_reg" {  } { { "src/rem_full_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/quotation_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/quotation_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quotation_add " "Found entity 1: quotation_add" {  } { { "src/quotation_add.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/quotation_add.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989320 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 verification.sv(21) " "Verilog HDL Expression warning at verification.sv(21): truncated literal to match 4 bits" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1556934989320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verification.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/verification.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verification " "Found entity 1: verification" {  } { { "src/verification.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/selector_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/selector_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector_op " "Found entity 1: selector_op" {  } { { "src/selector_op.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/selector_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operation_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/operation_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation_mult " "Found entity 1: operation_mult" {  } { { "src/operation_mult.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/operation_mult.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556934989352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934989352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_remainder mdr.sv(89) " "Verilog HDL Implicit Net warning at mdr.sv(89): created implicit net for \"o_remainder\"" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2W division.sv(76) " "Verilog HDL Implicit Net warning at division.sv(76): created implicit net for \"D2W\"" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989352 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "core.sv(29) " "Verilog HDL Instantiation warning at core.sv(29): instance has no name" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556934989367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mdr " "Elaborating entity \"mdr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556934989586 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_reminder mdr.sv(14) " "Output port \"o_reminder\" at mdr.sv(14) has no driver" {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934989586 "|mdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTRL " "Elaborating entity \"control\" for hierarchy \"control:CTRL\"" {  } { { "src/mdr.sv" "CTRL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo pipo:PIPO_X " "Elaborating entity \"pipo\" for hierarchy \"pipo:PIPO_X\"" {  } { { "src/mdr.sv" "PIPO_X" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verification verification:VERIFICATION " "Elaborating entity \"verification\" for hierarchy \"verification:VERIFICATION\"" {  } { { "src/mdr.sv" "VERIFICATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE " "Elaborating entity \"core\" for hierarchy \"core:CORE\"" {  } { { "src/mdr.sv" "CORE" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989680 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wires.alu_op_div 0 core.sv(21) " "Net \"wires.alu_op_div\" at core.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556934989695 "|mdr|core:CORE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_remainder core.sv(19) " "Output port \"o_remainder\" at core.sv(19) has no driver" {  } { { "src/core.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934989695 "|mdr|core:CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_op core:CORE\|selector_op:comb_3 " "Elaborating entity \"selector_op\" for hierarchy \"core:CORE\|selector_op:comb_3\"" {  } { { "src/core.sv" "comb_3" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter core:CORE\|counter:COUNT " "Elaborating entity \"counter\" for hierarchy \"core:CORE\|counter:COUNT\"" {  } { { "src/core.sv" "COUNT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(22) " "Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934989742 "|mdr|core:CORE|counter:COUNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(26) " "Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "src/counter.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934989742 "|mdr|core:CORE|counter:COUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2powerN core:CORE\|mux_2powerN:MUX_ALU_OP " "Elaborating entity \"mux_2powerN\" for hierarchy \"core:CORE\|mux_2powerN:MUX_ALU_OP\"" {  } { { "src/core.sv" "MUX_ALU_OP" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2powerN core:CORE\|mux_2powerN:MUX_ALU_A " "Elaborating entity \"mux_2powerN\" for hierarchy \"core:CORE\|mux_2powerN:MUX_ALU_A\"" {  } { { "src/core.sv" "MUX_ALU_A" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:CORE\|alu:ALU\"" {  } { { "src/core.sv" "ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register core:CORE\|register:REG_ALU " "Elaborating entity \"register\" for hierarchy \"core:CORE\|register:REG_ALU\"" {  } { { "src/core.sv" "REG_ALU" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication core:CORE\|multiplication:MULTIPLICATION " "Elaborating entity \"multiplication\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\"" {  } { { "src/core.sv" "MULTIPLICATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation_mult core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION " "Elaborating entity \"operation_mult\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|operation_mult:OPERATION\"" {  } { { "src/multiplication.sv" "OPERATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "product_reg core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT " "Elaborating entity \"product_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|product_reg:PRODUCT\"" {  } { { "src/multiplication.sv" "PRODUCT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand_reg core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND " "Elaborating entity \"multiplicand_reg\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|multiplicand_reg:MULTIPLICAND\"" {  } { { "src/multiplication.sv" "MULTIPLICAND" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right_sign core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS " "Elaborating entity \"shift_right_sign\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|shift_right_sign:SRS\"" {  } { { "src/multiplication.sv" "SRS" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934989977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_product core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL " "Elaborating entity \"final_product\" for hierarchy \"core:CORE\|multiplication:MULTIPLICATION\|final_product:FINAL\"" {  } { { "src/multiplication.sv" "FINAL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division core:CORE\|division:DIVISION " "Elaborating entity \"division\" for hierarchy \"core:CORE\|division:DIVISION\"" {  } { { "src/core.sv" "DIVISION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "D2W division.sv(76) " "Verilog HDL warning at division.sv(76): object D2W used but never assigned" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wires.sub 0 division.sv(25) " "Net \"wires.sub\" at division.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "D2W 0 division.sv(76) " "Net \"D2W\" at division.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_remainder division.sv(18) " "Output port \"o_remainder\" at division.sv(18) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_quotation division.sv(19) " "Output port \"o_quotation\" at division.sv(19) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_remainder_in division.sv(20) " "Output port \"o_remainder_in\" at division.sv(20) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_divisor division.sv(21) " "Output port \"o_divisor\" at division.sv(21) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ready division.sv(17) " "Output port \"o_ready\" at division.sv(17) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_flag_rem division.sv(23) " "Output port \"o_flag_rem\" at division.sv(23) has no driver" {  } { { "src/division.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990039 "|mdr|core:CORE|division:DIVISION"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_reg core:CORE\|division:DIVISION\|remainder_reg:REMAINDER " "Elaborating entity \"remainder_reg\" for hierarchy \"core:CORE\|division:DIVISION\|remainder_reg:REMAINDER\"" {  } { { "src/division.sv" "REMAINDER" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rem_full_reg core:CORE\|division:DIVISION\|rem_full_reg:FULL " "Elaborating entity \"rem_full_reg\" for hierarchy \"core:CORE\|division:DIVISION\|rem_full_reg:FULL\"" {  } { { "src/division.sv" "FULL" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rem_full_reg.sv(27) " "Verilog HDL assignment warning at rem_full_reg.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "src/rem_full_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934990086 "|mdr|core:CORE|division:DIVISION|rem_full_reg:FULL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_reg core:CORE\|division:DIVISION\|divisor_reg:DIVISOR " "Elaborating entity \"divisor_reg\" for hierarchy \"core:CORE\|division:DIVISION\|divisor_reg:DIVISOR\"" {  } { { "src/division.sv" "DIVISOR" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 divisor_reg.sv(28) " "Verilog HDL assignment warning at divisor_reg.sv(28): truncated value with size 20 to match size of target (16)" {  } { { "src/divisor_reg.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934990117 "|mdr|core:CORE|division:DIVISION|divisor_reg:DIVISOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_add core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD " "Elaborating entity \"quotation_add\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_add:QUOTATION_ADD\"" {  } { { "src/division.sv" "QUOTATION_ADD" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quotation_reg core:CORE\|division:DIVISION\|quotation_reg:QUOTATION " "Elaborating entity \"quotation_reg\" for hierarchy \"core:CORE\|division:DIVISION\|quotation_reg:QUOTATION\"" {  } { { "src/division.sv" "QUOTATION" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/division.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_root core:CORE\|square_root:SQUARE_ROOT " "Elaborating entity \"square_root\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\"" {  } { { "src/core.sv" "SQUARE_ROOT" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/core.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990190 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_result square_root.sv(17) " "Output port \"o_result\" at square_root.sv(17) has no driver" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990190 "|mdr|core:CORE|square_root:SQUARE_ROOT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_reminder square_root.sv(18) " "Output port \"o_reminder\" at square_root.sv(18) has no driver" {  } { { "src/square_root.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556934990190 "|mdr|core:CORE|square_root:SQUARE_ROOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_quotient core:CORE\|square_root:SQUARE_ROOT\|shift_left_quotient:REMINDER " "Elaborating entity \"shift_left_quotient\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_left_quotient:REMINDER\"" {  } { { "src/square_root.sv" "REMINDER" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_right_data core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA " "Elaborating entity \"shift_reg_right_data\" for hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\"" {  } { { "src/square_root.sv" "DATA" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(22) " "Verilog HDL assignment warning at shift_reg_right_data.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(26) " "Verilog HDL assignment warning at shift_reg_right_data.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_right_data.sv(30) " "Verilog HDL assignment warning at shift_reg_right_data.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_val shift_reg_right_data.sv(20) " "Verilog HDL Always Construct warning at shift_reg_right_data.sv(20): inferring latch(es) for variable \"r_val\", which holds its previous value in one or more paths through the always construct" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "shift_reg_right_data.sv(20) " "SystemVerilog RTL Coding error at shift_reg_right_data.sv(20): always_comb construct does not infer purely combinational logic." {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 20 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1556934990253 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[0\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[0\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[1\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[1\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[2\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[2\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[3\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[3\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[4\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[4\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[5\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[5\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[6\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[6\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[7\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[7\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[8\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[8\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[9\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[9\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[10\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[10\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[11\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[11\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[12\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[12\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[13\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[13\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[14\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[14\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[15\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[15\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[16\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[16\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[17\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[17\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[18\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[18\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[19\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[19\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[20\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[20\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[21\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[21\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[22\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[22\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[23\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[23\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[24\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[24\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[25\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[25\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[26\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[26\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[27\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[27\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[28\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[28\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[29\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[29\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[30\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[30\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_val\[31\] shift_reg_right_data.sv(24) " "Inferred latch for \"r_val\[31\]\" at shift_reg_right_data.sv(24)" {  } { { "src/shift_reg_right_data.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 "|mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA " "Can't elaborate user hierarchy \"core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\"" {  } { { "src/square_root.sv" "DATA" { Text "C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556934990253 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556934990456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 03 20:56:30 2019 " "Processing ended: Fri May 03 20:56:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556934990456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556934990456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556934990456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556934990456 ""}
