Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 2
Smallest timing criticality in design: 0
Total timing criticality in design: 38.9133

Range		0.0e+00 to 4.0e-01	4.0e-01 to 8.0e-01	8.0e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		1			0			0			2			20			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  301		    0		1.796218
    1	  313		    1		1.796218
    2	  304		    2		1.796218
    3	  298		    3		1.796218
    4	  292		    4		1.796218
    5	  289		    5		1.796218
    6	  310		    6		1.796218
    7	  316		    7		1.796218
    8	  295		    8		1.796218
    9	  307		    9		1.796218
   10	  283		   10		1.796218
   11	  286		   11		1.796218
   12	   12		  319		1.689262
   13	   13		  346		2.000000
   14	   14		  343		1.844631
   15	   15		  340		1.689262
   16	   16		  337		1.533894
   17	   17		  334		1.689262
   18	   18		  331		1.844631
   19	   19		  328		1.689262
   20	   20		  325		1.533894
   21	   21		  322		1.844631
   22	  349		   22		0.000000