11:42:20 INFO  : Registering command handlers for SDK TCF services
11:42:20 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\TermProject\TermProject.sdk\temp_xsdb_launch_script.tcl
11:42:22 INFO  : XSCT server has started successfully.
11:42:25 INFO  : Successfully done setting XSCT server connection channel  
11:42:25 INFO  : Successfully done setting SDK workspace  
11:42:25 INFO  : Processing command line option -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf.
15:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:22:38 INFO  : 'fpga -state' command is executed.
15:22:39 INFO  : Memory regions updated for context APU
15:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:22:56 INFO  : 'jtag frequency' command is executed.
15:22:56 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:57 INFO  : Context for 'APU' is selected.
15:22:57 INFO  : System reset is completed.
15:23:00 INFO  : 'after 3000' command is executed.
15:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:23:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:02 INFO  : Context for 'APU' is selected.
15:23:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:02 INFO  : Context for 'APU' is selected.
15:23:03 INFO  : 'ps7_init' command is executed.
15:23:03 INFO  : 'ps7_post_config' command is executed.
15:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:03 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:03 INFO  : 'con' command is executed.
15:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:23:03 INFO  : Disconnected from the channel tcfchan#1.
15:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:24:33 INFO  : 'jtag frequency' command is executed.
15:24:33 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:33 INFO  : Context for 'APU' is selected.
15:24:33 INFO  : System reset is completed.
15:24:36 INFO  : 'after 3000' command is executed.
15:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:24:39 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:39 INFO  : Context for 'APU' is selected.
15:24:41 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:41 INFO  : Context for 'APU' is selected.
15:24:41 INFO  : 'ps7_init' command is executed.
15:24:41 INFO  : 'ps7_post_config' command is executed.
15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : 'con' command is executed.
15:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:24:41 INFO  : Disconnected from the channel tcfchan#2.
21:33:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734179588450,  Project:1734144058569
21:33:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:33:29 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:33:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:33:33 INFO  : 
21:33:34 INFO  : Updating hardware inferred compiler options for test.
21:33:34 INFO  : Clearing existing target manager status.
21:33:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:33:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:33:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:34:41 INFO  : 'jtag frequency' command is executed.
21:34:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:41 INFO  : Context for 'APU' is selected.
21:34:41 INFO  : System reset is completed.
21:34:44 INFO  : 'after 3000' command is executed.
21:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:34:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:47 INFO  : Context for 'APU' is selected.
21:34:47 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:47 INFO  : Context for 'APU' is selected.
21:34:47 INFO  : 'ps7_init' command is executed.
21:34:47 INFO  : 'ps7_post_config' command is executed.
21:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:47 INFO  : 'con' command is executed.
21:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:34:47 INFO  : Disconnected from the channel tcfchan#3.
21:41:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734180096244,  Project:1734179588450
21:41:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:42:18 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:42:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:42:22 INFO  : 
21:42:23 INFO  : Updating hardware inferred compiler options for test.
21:42:23 INFO  : Clearing existing target manager status.
21:42:23 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:42:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:42:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:42:52 INFO  : 'jtag frequency' command is executed.
21:42:52 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:52 INFO  : Context for 'APU' is selected.
21:42:52 INFO  : System reset is completed.
21:42:55 INFO  : 'after 3000' command is executed.
21:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:42:58 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:58 INFO  : Context for 'APU' is selected.
21:42:58 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:58 INFO  : Context for 'APU' is selected.
21:42:58 INFO  : 'ps7_init' command is executed.
21:42:58 INFO  : 'ps7_post_config' command is executed.
21:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:58 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:58 INFO  : 'con' command is executed.
21:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:42:58 INFO  : Disconnected from the channel tcfchan#4.
21:54:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734180837228,  Project:1734180096244
21:54:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:54:13 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:54:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:17 INFO  : 
21:54:18 INFO  : Updating hardware inferred compiler options for test.
21:54:18 INFO  : Clearing existing target manager status.
21:54:18 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:54:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:54:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:55:04 INFO  : 'jtag frequency' command is executed.
21:55:04 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:04 INFO  : Context for 'APU' is selected.
21:55:04 INFO  : System reset is completed.
21:55:07 INFO  : 'after 3000' command is executed.
21:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:55:10 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:10 INFO  : Context for 'APU' is selected.
21:55:10 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:10 INFO  : Context for 'APU' is selected.
21:55:10 INFO  : 'ps7_init' command is executed.
21:55:10 INFO  : 'ps7_post_config' command is executed.
21:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:10 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:10 INFO  : 'con' command is executed.
21:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:55:10 INFO  : Disconnected from the channel tcfchan#5.
22:06:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734181553642,  Project:1734180837228
22:06:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:06:14 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:06:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:06:18 INFO  : 
22:06:19 INFO  : Updating hardware inferred compiler options for test.
22:06:19 INFO  : Clearing existing target manager status.
22:06:19 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:06:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:06:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:10:31 INFO  : 'jtag frequency' command is executed.
22:10:31 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:31 INFO  : Context for 'APU' is selected.
22:10:31 INFO  : System reset is completed.
22:10:34 INFO  : 'after 3000' command is executed.
22:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:10:36 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:36 INFO  : Context for 'APU' is selected.
22:10:36 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:36 INFO  : Context for 'APU' is selected.
22:10:37 INFO  : 'ps7_init' command is executed.
22:10:37 INFO  : 'ps7_post_config' command is executed.
22:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:37 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:37 INFO  : 'con' command is executed.
22:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:10:37 INFO  : Disconnected from the channel tcfchan#6.
22:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:11:02 INFO  : 'jtag frequency' command is executed.
22:11:02 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:02 INFO  : Context for 'APU' is selected.
22:11:03 INFO  : System reset is completed.
22:11:06 INFO  : 'after 3000' command is executed.
22:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:11:08 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:11:08 INFO  : Context for 'APU' is selected.
22:11:08 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:08 INFO  : Context for 'APU' is selected.
22:11:08 INFO  : 'ps7_init' command is executed.
22:11:08 INFO  : 'ps7_post_config' command is executed.
22:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:08 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:08 INFO  : 'con' command is executed.
22:11:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:11:08 INFO  : Disconnected from the channel tcfchan#7.
22:44:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734183870365,  Project:1734181553642
22:44:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:44:41 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:44:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:44:45 INFO  : 
22:44:46 INFO  : Updating hardware inferred compiler options for test.
22:44:46 INFO  : Clearing existing target manager status.
22:44:46 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:44:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:44:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:45:23 INFO  : 'jtag frequency' command is executed.
22:45:23 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:23 INFO  : Context for 'APU' is selected.
22:45:23 INFO  : System reset is completed.
22:45:26 INFO  : 'after 3000' command is executed.
22:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:45:29 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:45:29 INFO  : Context for 'APU' is selected.
22:45:29 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:29 INFO  : Context for 'APU' is selected.
22:45:29 INFO  : 'ps7_init' command is executed.
22:45:29 INFO  : 'ps7_post_config' command is executed.
22:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:29 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:29 INFO  : 'con' command is executed.
22:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:45:29 INFO  : Disconnected from the channel tcfchan#8.
22:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:46:50 INFO  : 'jtag frequency' command is executed.
22:46:50 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:50 INFO  : Context for 'APU' is selected.
22:46:50 INFO  : System reset is completed.
22:46:53 INFO  : 'after 3000' command is executed.
22:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:46:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:55 INFO  : Context for 'APU' is selected.
22:46:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:55 INFO  : Context for 'APU' is selected.
22:46:56 INFO  : 'ps7_init' command is executed.
22:46:56 INFO  : 'ps7_post_config' command is executed.
22:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:56 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:56 INFO  : 'con' command is executed.
22:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:46:56 INFO  : Disconnected from the channel tcfchan#9.
22:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:47:10 INFO  : 'jtag frequency' command is executed.
22:47:10 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:10 INFO  : Context for 'APU' is selected.
22:47:10 INFO  : System reset is completed.
22:47:13 INFO  : 'after 3000' command is executed.
22:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:47:15 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:15 INFO  : Context for 'APU' is selected.
22:47:15 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:15 INFO  : Context for 'APU' is selected.
22:47:15 INFO  : 'ps7_init' command is executed.
22:47:16 INFO  : 'ps7_post_config' command is executed.
22:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:16 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:16 INFO  : 'con' command is executed.
22:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:47:16 INFO  : Disconnected from the channel tcfchan#10.
22:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:47:44 INFO  : 'jtag frequency' command is executed.
22:47:44 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:44 INFO  : Context for 'APU' is selected.
22:47:45 INFO  : System reset is completed.
22:47:48 INFO  : 'after 3000' command is executed.
22:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:47:50 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:50 INFO  : Context for 'APU' is selected.
22:47:50 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:50 INFO  : Context for 'APU' is selected.
22:47:50 INFO  : 'ps7_init' command is executed.
22:47:50 INFO  : 'ps7_post_config' command is executed.
22:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:51 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:51 INFO  : 'con' command is executed.
22:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:47:51 INFO  : Disconnected from the channel tcfchan#11.
22:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:48:00 INFO  : 'jtag frequency' command is executed.
22:48:00 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:00 INFO  : Context for 'APU' is selected.
22:48:00 INFO  : System reset is completed.
22:48:03 INFO  : 'after 3000' command is executed.
22:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:48:05 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:05 INFO  : Context for 'APU' is selected.
22:48:05 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:05 INFO  : Context for 'APU' is selected.
22:48:06 INFO  : 'ps7_init' command is executed.
22:48:06 INFO  : 'ps7_post_config' command is executed.
22:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:06 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:06 INFO  : 'con' command is executed.
22:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:48:06 INFO  : Disconnected from the channel tcfchan#12.
22:54:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734184444770,  Project:1734183870365
22:54:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:54:16 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:54:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:54:20 INFO  : 
22:54:21 INFO  : Updating hardware inferred compiler options for test.
22:54:21 INFO  : Clearing existing target manager status.
22:54:21 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:54:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:54:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:55:50 INFO  : 'jtag frequency' command is executed.
22:55:50 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:50 INFO  : Context for 'APU' is selected.
22:55:50 INFO  : System reset is completed.
22:55:53 INFO  : 'after 3000' command is executed.
22:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:55:55 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:55 INFO  : Context for 'APU' is selected.
22:55:55 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:56 INFO  : Context for 'APU' is selected.
22:55:56 INFO  : 'ps7_init' command is executed.
22:55:56 INFO  : 'ps7_post_config' command is executed.
22:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:56 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:56 INFO  : 'con' command is executed.
22:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:55:56 INFO  : Disconnected from the channel tcfchan#13.
23:03:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734184996534,  Project:1734184444770
23:03:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:03:46 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:03:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:50 INFO  : 
23:03:50 INFO  : Updating hardware inferred compiler options for test.
23:03:50 INFO  : Clearing existing target manager status.
23:03:50 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:03:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:03:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:04:18 INFO  : 'jtag frequency' command is executed.
23:04:18 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:18 INFO  : Context for 'APU' is selected.
23:04:18 INFO  : System reset is completed.
23:04:21 INFO  : 'after 3000' command is executed.
23:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:04:23 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:23 INFO  : Context for 'APU' is selected.
23:04:23 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:23 INFO  : Context for 'APU' is selected.
23:04:24 INFO  : 'ps7_init' command is executed.
23:04:24 INFO  : 'ps7_post_config' command is executed.
23:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:24 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:24 INFO  : 'con' command is executed.
23:04:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:04:24 INFO  : Disconnected from the channel tcfchan#14.
23:14:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734185671311,  Project:1734184996534
23:14:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:14:52 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:14:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:14:56 INFO  : 
23:14:56 INFO  : Updating hardware inferred compiler options for test.
23:14:56 INFO  : Clearing existing target manager status.
23:14:56 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:14:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:14:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:15:46 INFO  : 'jtag frequency' command is executed.
23:15:46 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:46 INFO  : Context for 'APU' is selected.
23:15:46 INFO  : System reset is completed.
23:15:49 INFO  : 'after 3000' command is executed.
23:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:15:52 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:52 INFO  : Context for 'APU' is selected.
23:15:52 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:52 INFO  : Context for 'APU' is selected.
23:15:52 INFO  : 'ps7_init' command is executed.
23:15:52 INFO  : 'ps7_post_config' command is executed.
23:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:52 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:52 INFO  : 'con' command is executed.
23:15:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:15:52 INFO  : Disconnected from the channel tcfchan#15.
