set_property SRC_FILE_INFO {cfile:{C:/Users/Usuario/Desktop/FPGA PYNQ_Z2 PROJECTES/CLK_PL/CLK_PL.srcs/constrs_1/new/constrains.xdc} rfile:../../../CLK_PL.srcs/constrs_1/new/constrains.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { CLK_IN }]; #IO_L13P_T2_MRCC_35 Sch=sysclk
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { CLK_OUT }]; #IO_L5P_T0_34 Sch=ar[0]
