<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133367395908750%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201910012%26RESULT%3d1%26SIGN%3duP9D4t6nIYiI%252f%252bUjDqE6qUm%252b4vA%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201910012&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201910012&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201910012&amp;v=MTk3OTBWdkZDamtWNzNCTWpYU1pMRzRIOWpOcjQ5RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#29" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#33" data-title="2 &lt;b&gt;向下全互连可重构阵列&lt;/b&gt; ">2 <b>向下全互连可重构阵列</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#34" data-title="2.1 &lt;b&gt;互连方式设计&lt;/b&gt;">2.1 <b>互连方式设计</b></a></li>
                                                <li><a href="#39" data-title="2.2 &lt;b&gt;处理单元结构设计&lt;/b&gt;">2.2 <b>处理单元结构设计</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#43" data-title="3 FFT&lt;b&gt;算法映射&lt;/b&gt; ">3 FFT<b>算法映射</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#44" data-title="3.1 FFT&lt;b&gt;算法&lt;/b&gt;">3.1 FFT<b>算法</b></a></li>
                                                <li><a href="#52" data-title="3.2 FFT&lt;b&gt;算法&lt;/b&gt;8&lt;b&gt;点可重构阵列结构设计&lt;/b&gt;">3.2 FFT<b>算法</b>8<b>点可重构阵列结构设计</b></a></li>
                                                <li><a href="#57" data-title="3.3 &lt;b&gt;仿真与结果分析&lt;/b&gt;">3.3 <b>仿真与结果分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#68" data-title="4 FFT&lt;b&gt;算法&lt;/b&gt;FPGA&lt;b&gt;实现&lt;/b&gt; ">4 FFT<b>算法</b>FPGA<b>实现</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#69" data-title="4.1 &lt;b&gt;验证方案&lt;/b&gt;">4.1 <b>验证方案</b></a></li>
                                                <li><a href="#73" data-title="4.2 &lt;b&gt;实验结果&lt;/b&gt;">4.2 <b>实验结果</b></a></li>
                                                <li><a href="#75" data-title="4.3 &lt;b&gt;性能分析&lt;/b&gt;">4.3 <b>性能分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#81" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#38" data-title="&lt;b&gt;图&lt;/b&gt;1 8*8&lt;b&gt;可重构阵列结构&lt;/b&gt;"><b>图</b>1 8*8<b>可重构阵列结构</b></a></li>
                                                <li><a href="#41" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;处理元内部结构&lt;/b&gt;"><b>图</b>2 <b>处理元内部结构</b></a></li>
                                                <li><a href="#55" data-title="&lt;b&gt;图&lt;/b&gt;3 8&lt;b&gt;点&lt;/b&gt;FFT&lt;b&gt;分解方案&lt;/b&gt;"><b>图</b>3 8<b>点</b>FFT<b>分解方案</b></a></li>
                                                <li><a href="#61" data-title="图4 8*8FFT可重构阵列结构">图4 8*8FFT可重构阵列结构</a></li>
                                                <li><a href="#66" data-title="&lt;b&gt;图&lt;/b&gt;5 FFT&lt;b&gt;算法&lt;/b&gt;8&lt;b&gt;点映射仿真结果&lt;/b&gt;"><b>图</b>5 FFT<b>算法</b>8<b>点映射仿真结果</b></a></li>
                                                <li><a href="#72" data-title="&lt;b&gt;图&lt;/b&gt;6 &lt;b&gt;外围电路结构设计&lt;/b&gt;"><b>图</b>6 <b>外围电路结构设计</b></a></li>
                                                <li><a href="#77" data-title="&lt;b&gt;表&lt;/b&gt;1 FPGA&lt;b&gt;输出数据&lt;/b&gt;"><b>表</b>1 FPGA<b>输出数据</b></a></li>
                                                <li><a href="#78" data-title="&lt;b&gt;表&lt;/b&gt;2 FFT&lt;b&gt;算法阵列&lt;/b&gt;FPGA&lt;b&gt;综合报告&lt;/b&gt;"><b>表</b>2 FFT<b>算法阵列</b>FPGA<b>综合报告</b></a></li>
                                                <li><a href="#79" data-title="&lt;b&gt;表&lt;/b&gt;3 FPGA4&lt;b&gt;点&lt;/b&gt;FFT&lt;b&gt;的资源评估&lt;/b&gt;"><b>表</b>3 FPGA4<b>点</b>FFT<b>的资源评估</b></a></li>
                                                <li><a href="#80" data-title="&lt;b&gt;表&lt;/b&gt;4 FFT&lt;b&gt;算法&lt;/b&gt;FPGA&lt;b&gt;频率比较&lt;/b&gt;"><b>表</b>4 FFT<b>算法</b>FPGA<b>频率比较</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="120">


                                    <a id="bibliography_1" title=" HSIUNG P A,LIN C S,LIAO C F.Perfecto:A systemc-based design-space exploration framework for dynamically reconfigurable architectures[J].ACM Transactions on Reconfigurable Technology and Systems (TRETS),2008,1(3):17." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJCM&amp;filename=SJCM13091000103614&amp;v=MjEyMTlJWTdLN0h0ak5yNDlGWmVzTUNuMDlvQk1UNlQ0UFFIL2lyUmRHZXJxUVRNbndaZVp1SHlqbVViN0xJRjhRYUJvPU5pZg==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[1]</b>
                                         HSIUNG P A,LIN C S,LIAO C F.Perfecto:A systemc-based design-space exploration framework for dynamically reconfigurable architectures[J].ACM Transactions on Reconfigurable Technology and Systems (TRETS),2008,1(3):17.
                                    </a>
                                </li>
                                <li id="122">


                                    <a id="bibliography_2" title=" CAI X,HU W,MA T,et al.A hybrid scheduling algorithm for reconfigurable processor architecture[C]//2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA).IEEE,2018:745-749." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A hybrid scheduling algorithm for reconfigurable processor architecture">
                                        <b>[2]</b>
                                         CAI X,HU W,MA T,et al.A hybrid scheduling algorithm for reconfigurable processor architecture[C]//2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA).IEEE,2018:745-749.
                                    </a>
                                </li>
                                <li id="124">


                                    <a id="bibliography_3" title=" DALES M.Managing a reconfigurable processor in a general purpose workstation environment[C]//2003 Design,Automation and Test in Europe Conference and Exhibition.IEEE,2003:980-985." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Managing a reconfigurable processor in a general purpose workstation environment">
                                        <b>[3]</b>
                                         DALES M.Managing a reconfigurable processor in a general purpose workstation environment[C]//2003 Design,Automation and Test in Europe Conference and Exhibition.IEEE,2003:980-985.
                                    </a>
                                </li>
                                <li id="126">


                                    <a id="bibliography_4" title=" WANG G,STITT G,LAM H,et al.A framework for core-level modeling and design of reconfigurable computing algorithms[C]//Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications.ACM,2009:29-38." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A framework for core-level modeling and design of reconfigurable computing algorithms">
                                        <b>[4]</b>
                                         WANG G,STITT G,LAM H,et al.A framework for core-level modeling and design of reconfigurable computing algorithms[C]//Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications.ACM,2009:29-38.
                                    </a>
                                </li>
                                <li id="128">


                                    <a id="bibliography_5" title=" STITT G,VAHID F.Thread warping:a framework for dynamic synthesis of thread accelerators[C]//Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis.ACM,2007:93-98." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Thread warping a framework for dynamic synthesis of thread accelerators">
                                        <b>[5]</b>
                                         STITT G,VAHID F.Thread warping:a framework for dynamic synthesis of thread accelerators[C]//Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis.ACM,2007:93-98.
                                    </a>
                                </li>
                                <li id="130">


                                    <a id="bibliography_6" title=" YIN S,OUYANG P,YANG J,et al.An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS[C]//2018 IEEE Symposium on VLSI Circuits.IEEE,2018:37-38." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS">
                                        <b>[6]</b>
                                         YIN S,OUYANG P,YANG J,et al.An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS[C]//2018 IEEE Symposium on VLSI Circuits.IEEE,2018:37-38.
                                    </a>
                                </li>
                                <li id="132">


                                    <a id="bibliography_7" title=" ROUHANI B D,MIRHOSEINI A,KOUSHANFAR F.Rise:An automated framework for real-time intelligent video surveillance on fpga[J].ACM Transactions on Embedded Computing Systems (TECS),2017,16(5s):158." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJCM&amp;filename=SJCM9EEF7A060C90C7D94B1E7308C498E016&amp;v=MDg5NTQ0SVQzemlwR0V4Y0xyaFJidVpDT052RlNpV1dyN0pJRnBtYUJ1SFlmT0dRbGZDcGJRMzVkbGl4TG03d3FBPU5pZklZN3JOYTZmTDNvOURaSmdHREE4K3V4OFhtRA==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[7]</b>
                                         ROUHANI B D,MIRHOSEINI A,KOUSHANFAR F.Rise:An automated framework for real-time intelligent video surveillance on fpga[J].ACM Transactions on Embedded Computing Systems (TECS),2017,16(5s):158.
                                    </a>
                                </li>
                                <li id="134">


                                    <a id="bibliography_8" title=" KIM J,BALFOUR J,DALLY W.Flattened butterfly topology for on-chip networks[C]//Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture.IEEE Computer Society,2007:172-182." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Flattened Butterfly Topology for On-Chip Net-works">
                                        <b>[8]</b>
                                         KIM J,BALFOUR J,DALLY W.Flattened butterfly topology for on-chip networks[C]//Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture.IEEE Computer Society,2007:172-182.
                                    </a>
                                </li>
                                <li id="136">


                                    <a id="bibliography_9" title=" SABBAGHI-NADOOSHAN R,PATOOGHY A.Analytical performance modeling of de Bruijn inspired mesh-based network-on-chips[J].Microprocessors and Microsystems,2015,39(1):27-36." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJES&amp;filename=SJES15122300282288&amp;v=MTgwMTZhQm89TmlmT2ZiSzlIOVBPckk5Rlp1TU5EblF4b0JNVDZUNFBRSC9pclJkR2VycVFUTW53WmVadUh5am1VYjdMSUY4UQ==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         SABBAGHI-NADOOSHAN R,PATOOGHY A.Analytical performance modeling of de Bruijn inspired mesh-based network-on-chips[J].Microprocessors and Microsystems,2015,39(1):27-36.
                                    </a>
                                </li>
                                <li id="138">


                                    <a id="bibliography_10" title=" XU T C,LEPPANEN V,LOLJEBERG P,et al.PDNOC:Partially diagonal network‐on‐chip for high efficiency multicore systems[J].Concurrency and Computation:Practice and Experience,2015,27(4):1054-1067." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SJWD&amp;filename=SJWD15030400004465&amp;v=MTYwMzZVYjdMSUY4UWFCbz1OaWZjYXJLOUh0TE1xNDlGWk9zTENIbzhvQk1UNlQ0UFFIL2lyUmRHZXJxUVRNbndaZVp1SHlqbQ==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[10]</b>
                                         XU T C,LEPPANEN V,LOLJEBERG P,et al.PDNOC:Partially diagonal network‐on‐chip for high efficiency multicore systems[J].Concurrency and Computation:Practice and Experience,2015,27(4):1054-1067.
                                    </a>
                                </li>
                                <li id="140">


                                    <a id="bibliography_11" title=" MANUEL B R,KONGUVEL E,KANNAN M.An area efficient high speed optimized FFT algorithm[C]//2017 Fourth International Conference on Signal Processing,Communication and Networking (ICSCN).IEEE,2017:1-5." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An area efficient high speed optimized FFT algorithm">
                                        <b>[11]</b>
                                         MANUEL B R,KONGUVEL E,KANNAN M.An area efficient high speed optimized FFT algorithm[C]//2017 Fourth International Conference on Signal Processing,Communication and Networking (ICSCN).IEEE,2017:1-5.
                                    </a>
                                </li>
                                <li id="142">


                                    <a id="bibliography_12" title=" MOOKHERJEE S,DEBRUNNER L,DEBRUNNER V.A low power radix-2 FFT accelerator for FPGA[C]//2015 49th Asilomar Conference on Signals,Systems and Computers.IEEE,2015:447-451." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A low power radix-2 FFT accelerator for FPGA">
                                        <b>[12]</b>
                                         MOOKHERJEE S,DEBRUNNER L,DEBRUNNER V.A low power radix-2 FFT accelerator for FPGA[C]//2015 49th Asilomar Conference on Signals,Systems and Computers.IEEE,2015:447-451.
                                    </a>
                                </li>
                                <li id="144">


                                    <a id="bibliography_13" title=" DAIL M,GIBSON R M,AMIRA A,et al.An efficient MIMO-OFDM radix-2 single-path delay feedback FFT implementation on FPGA[C]//2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).IEEE,2015:1-7." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA">
                                        <b>[13]</b>
                                         DAIL M,GIBSON R M,AMIRA A,et al.An efficient MIMO-OFDM radix-2 single-path delay feedback FFT implementation on FPGA[C]//2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).IEEE,2015:1-7.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(10),59-64             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>向下全互连可重构阵列设计与实现</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%90%B4%E7%9A%93%E6%9C%88&amp;code=40843222&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">吴皓月</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%82%93%E5%86%9B%E5%8B%87&amp;code=37655926&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">邓军勇</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%B1%B1%E8%95%8A&amp;code=39111703&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">山蕊</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%B4%BA%E9%A3%9E%E9%BE%99&amp;code=40843221&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">贺飞龙</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%88%98%E6%96%B0%E9%97%AF&amp;code=41100428&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">刘新闯</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=1698419&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学电子工程学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%AD%A6%E9%99%A2&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学计算机学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>可重构电路的灵活性是电路中的绝对优势,但其电路互连资源有限、PE(Processing Element)资源利用率低.向下全互连可重构阵列结构实现了阵列中每个PE与下一行PE的全连接,提高了PE资源利用率、整体数据处理速度.本设计使用modelsim、quartus分别进行了功能仿真、综合下载,结果表明所设计的可重构数据流处理单元能够进行多种配置的可重构.通过验证FFT算法在向下全互连的可重构阵列上的映射,结果显示可重构数据流处理单元成功实现了预期功能,并且满足其时序等要求.综合结果显示,4*4的可重构阵列,包括其外围电路,共占用19429(58%)门逻辑资源,支持76.07 MHZ的工作频率;单个的可重构数据流处理器占用2565(8%)门逻辑资源,支持最高108.96 MHZ的工作频率.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%90%91%E4%B8%8B%E5%85%A8%E4%BA%92%E8%BF%9E&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">向下全互连;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%8A%A8%E6%80%81%E5%8F%AF%E9%87%8D%E6%9E%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">动态可重构;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FFT%E7%AE%97%E6%B3%95&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FFT算法;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    吴皓月,女,(1995-),硕士研究生.研究方向为微电子学与固体电子学.E-mail:why1484132896@163.com;
                                </span>
                                <span>
                                    邓军勇,男,(1981-),博士,副教授．研究方向为集成电路设计．;
                                </span>
                                <span>
                                    山蕊,女,(1986-),博士,副教授．研究方向为集成电路设计．;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2019-01-17</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金资助项目(61802304,61772417,61834005,61602377,61634004);</span>
                                <span>陕西省国际科技合作计划项目(2018KW-006);</span>
                                <span>陕西省科技统筹创新工程项目(2016KTZDGY02-04-02);</span>
                                <span>陕西省重点研发计划(2017GY-060);</span>
                    </p>
            </div>
                    <h1><b>Design and implementation of a fully interconnected reconfigurable array</b></h1>
                    <h2>
                    <span>WU Hao-yue</span>
                    <span>DENG Jun-yong</span>
                    <span>Shan Rui</span>
                    <span>HE Fei-long</span>
                    <span>LIU Xin-chuang</span>
            </h2>
                    <h2>
                    <span>School of Electronic Engineering, Xi&apos;an University of Posts and Telecommunications</span>
                    <span>School of Computing, Xi&apos;an University of Posts and Telecommunications</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>The flexibility of the reconfigurable circuit is an absolute advantage in the circuit, but its circuit interconnection resources are limited, and the utilization of PE(Processing Element) resources is low. The downward fully interconnected reconfigurable array structure realizes full connection between each PE and the next row of PEs in the array, improving PE resource utilization and overall data processing speed. This design uses modelsim and quartus to perform functional simulation and comprehensive downloading. The results show that the reconfigurable data stream processing unit can be reconfigurable in various configurations. By verifying the mapping of the FFT algorithm on the fully interconnected reconfigurable array, the results show that the reconfigurable data stream processing unit successfully implements the expected functionality and meets its timing requirements. The combined results show that 4*4 reconfigurable arrays, including its peripheral circuits, occupy a total of 19,429(58%) gate logic resources, supporting a working frequency of 76.07 MHz; a single reconfigurable data stream processor occupies 2565(8%) The gate logic resource supports a working frequency of up to 108.96 MHz.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=full%20interconnection%20down&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">full interconnection down;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=dynamic%20reconfigurable&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">dynamic reconfigurable;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FFT%20algorithm&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FFT algorithm;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2019-01-17</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="29" name="29" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="30">可重构计算被认为是结合传统处理器的高度灵活性的有效解决方案具有ASIC(专用集成电路)的高处理效率<citation id="147" type="reference"><link href="120" rel="bibliography" /><link href="122" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>.FPGA(现场可编程门阵列)是最多的广泛使用的可重新配置设备,可动态扩展重新配置,这是实现硬件级多任务的重要支持<citation id="146" type="reference"><link href="124" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>.这种FPGA的处理区域通常被分成不同的块.当新硬件任务到达时,必须为此硬件任务分配空闲块,而其他现有硬件任务不会受到影响.如果硬件任务完成,则应释放此任务占用的块,并将其重新用作使用其他硬件任务的候选块<citation id="148" type="reference"><link href="126" rel="bibliography" /><link href="128" rel="bibliography" /><sup>[<a class="sup">4</a>,<a class="sup">5</a>]</sup></citation>.可重构电路的特点是有一定的灵活性,但算法到芯片硬件的直接映射很复杂.因而,需要研究提出具有可重构的阵列,使得其能高效的实现数据级并行计算<citation id="149" type="reference"><link href="130" rel="bibliography" /><link href="132" rel="bibliography" /><sup>[<a class="sup">6</a>,<a class="sup">7</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="31">阵列的互连方式对阵列处理器的整体性能起着关键作用.因而,出现了阵列的多种互连方式.CMesh<citation id="150" type="reference"><link href="134" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>互连结构在Mesh互连结构基础上增加了四个路由,每个路由直接连接四个PE,这种结构的缺点是互连资源有限.DBIM<citation id="151" type="reference"><link href="136" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>互连方式在Mesh互连基础上增加了隔PE间的互连,这种互连方式灵活性提高了,但是整体功耗大.PDNoC<citation id="152" type="reference"><link href="138" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>互连结构在Mesh结构基础上增加了一个PE与斜方位PE互连,这种结构简单,但是PE资源利用率较低.</p>
                </div>
                <div class="p1">
                    <p id="32">本文提出一种向下全互连的可重构阵列,并实现FFT算法在可重构阵列上映射.</p>
                </div>
                <h3 id="33" name="33" class="anchor-tag">2 <b>向下全互连可重构阵列</b></h3>
                <h4 class="anchor-tag" id="34" name="34">2.1 <b>互连方式设计</b></h4>
                <div class="p1">
                    <p id="35">可重构处理单元经由数据流驱动可以接收来自内部寄存器周围临近四个处理单元传送来的数据,再经过相应的处理后,发送到内部寄存器的上、下、左、右四个处理单元,并且支持同时多发送,即可将输出结果同时发送给多个输出端口,由六个模块构成:左边数据选择单元、右边数据选择单元、配置单元、扇出fanount单元、ALU和内部寄存器<citation id="153" type="reference"><link href="136" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="36">数据流处理单元能够完成+、-、*、|、&amp;、&gt;&gt;等基本的数据运算,属于轻核处理元,为了更好的利用处理元资源,需要较为丰富的互连资源,以实现处理元之间的高效互连.本文互连设计如下图1所示:</p>
                </div>
                <div class="p1">
                    <p id="37">可重构阵列处理器每个PE处理元不仅可以与每个PE相邻的上下左右PE互连,也能实现与相邻下一行任意PE互连,这样互连结构大大增加了数据处理速度,也增大了PE资源利用率,使得总体网络结构的数据处理速度和PE间互连资源利用率大幅度提升.同时这种互连结构在传统的mesh结构上增加了每个PE向下一层任意一个PE的传输路径,这种互连结构容易实现,同时不会占用过多的芯片资源,满足设计要求.</p>
                </div>
                <div class="area_img" id="38">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_038.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 8*8可重构阵列结构" src="Detail/GetImg?filename=images/WXYJ201910012_038.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 8*8<b>可重构阵列结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_038.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="39" name="39">2.2 <b>处理单元结构设计</b></h4>
                <div class="p1">
                    <p id="40">根据PE的功能,将PE分为以下模块:配置模块,数据选择模块、运算模块、输出模块.由配置模块控制各模块的具体操作,其他部分分别用于选择输入数据、数据运算、数据输出,共同完成单个处理单元的运算功能.具体结构如图2.</p>
                </div>
                <div class="area_img" id="41">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 处理元内部结构" src="Detail/GetImg?filename=images/WXYJ201910012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>处理元内部结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_041.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="42">总体结构就是由配置模块产生op、out_sel、left_sel、right_sel、imme等配置信息;数据选择模块根据left_sel、right_sel选择运算数据,输出L_O_D、R_O_D数据至运算模块;运算模块根据op对L_O_D、R_O_D、imme进行运算,并将结果O_O_D输送至输出模块;输出模块根据out_sel,将数据输出至R、D、N、S、W、E等端口.</p>
                </div>
                <h3 id="43" name="43" class="anchor-tag">3 FFT<b>算法映射</b></h3>
                <h4 class="anchor-tag" id="44" name="44">3.1 FFT<b>算法</b></h4>
                <div class="p1">
                    <p id="45">快速傅里叶变换(Fast Fourier Transform,FFT),是一种DFT的高效算法,根据DFT的奇偶性改进获得的.离散傅里叶变换虽然在理论上阐述了如何利用数字化方法进行信号的分析,但DFT的计算效率很低,无法满足实际需求,因此DFT的应用并不广泛,直到20世纪信号处理的快速算法有了新的突破,及快速傅里叶变换算法的出现<citation id="154" type="reference"><link href="128" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="46">FFT算法可分为按时间抽取、按频率抽取两种算法,文章采用按时间抽取的基2 FFT算法,基本原理如下<citation id="155" type="reference"><link href="130" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>:</p>
                </div>
                <div class="p1">
                    <p id="47">在该算法中,要求序列<i>x</i>(<i>n</i>)的长度为2幂次方,即满足<i>N</i>=2<i>L</i>(<i>L</i>为整数),先将序列<i>x</i>(<i>n</i>)按<i>n</i>的奇偶分成两组,再根据其周期性,得到:</p>
                </div>
                <div class="p1">
                    <p id="48" class="code-formula">
                        <mathml id="48"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi>X</mi><msub><mrow></mrow><mn>1</mn></msub><mrow><mo>(</mo><mrow><mfrac><mi>Ν</mi><mn>2</mn></mfrac><mo>+</mo><mi>Κ</mi></mrow><mo>)</mo></mrow><mo>=</mo><mi>X</mi><msub><mrow></mrow><mn>1</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>1</mn><mo stretchy="false">)</mo></mtd></mtr><mtr><mtd><mi>X</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo>(</mo><mrow><mfrac><mi>Ν</mi><mn>2</mn></mfrac><mo>+</mo><mi>Κ</mi></mrow><mo>)</mo></mrow><mo>=</mo><mi>X</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>2</mn><mo stretchy="false">)</mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="49">所以,<i>X</i>(<i>K</i>)的前半部分和后半部分分别可以表示为<mathml id="83"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mo stretchy="false">(</mo><mi>k</mi><mo>=</mo><mn>0</mn><mo>,</mo><mn>1</mn><mo>,</mo><mo>⋯</mo><mo>,</mo><mfrac><mi>Ν</mi><mn>2</mn></mfrac><mo>-</mo><mn>1</mn><mo stretchy="false">)</mo></mrow></math></mathml>:</p>
                </div>
                <div class="p1">
                    <p id="50" class="code-formula">
                        <mathml id="50"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi>X</mi><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mo>=</mo><mi>X</mi><msub><mrow></mrow><mn>1</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mo>+</mo><mi>W</mi><msubsup><mrow></mrow><mi>Ν</mi><mi>Κ</mi></msubsup><mi>X</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>3</mn><mo stretchy="false">)</mo></mtd></mtr><mtr><mtd><mi>X</mi><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mo>=</mo><mi>X</mi><msub><mrow></mrow><mn>1</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mo>-</mo><mi>W</mi><msubsup><mrow></mrow><mi>Ν</mi><mi>Κ</mi></msubsup><mi>X</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo>(</mo><mi>Κ</mi><mo>)</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>4</mn><mo stretchy="false">)</mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="51">对于8点的DFT,可以将8点DFT分解成两个4点DFT变换而成,如图3中(a);按照这一方法一直分解,直接得到最简的分解表达式,如图3中(b)所示,给出了最终的分解结构.这就是DFT的快速实现方法,即FFT.</p>
                </div>
                <h4 class="anchor-tag" id="52" name="52">3.2 FFT<b>算法</b>8<b>点可重构阵列结构设计</b></h4>
                <div class="p1">
                    <p id="53">8点FFT算法的映射类似并且基于4点FFT的映射.8点FFT的映射分两次进行,第一次完成X0"、X1"、X2"、X3"、X4"、X5"、X6"、X7"的运算,包括其实数部分和虚数部分,其计算方式类似于4点FFT实部的映射,不再重复其具体映射过程,在8*8可重构阵列上的映射如图4(a)所示;第二次则由第一次的运算结果,完成X[0]、X[1]、X[2]、X[3]、X[4]、X[5]、X[6]、X[7]的计算,映射如图4(b)所示,图(b)中11代表操作运算<mathml id="84"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mo>*</mo><msqrt><mn>2</mn></msqrt><mo>/</mo><mn>2</mn><mo>.</mo></mrow></math></mathml></p>
                </div>
                <div class="area_img" id="55">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_05500.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 8点FFT分解方案" src="Detail/GetImg?filename=images/WXYJ201910012_05500.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 8<b>点</b>FFT<b>分解方案</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_05500.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="56">第一次8*8可重构阵列计算出X"值后,作为第二次映射的输入值,并跟据图4(b)的映射方式开始计算X[<sup>*</sup>]值.以X[2]、X[6]的计算为例,说明8点FFT在8*8可重构阵列的映射过程.将X2"_R输入到PE 8_4中,经过PE 7_4、PE 7_5传输至PE 6_6、PE 7_6中,以准备进入下一步的计算;将X6"_I由PE 8_5传输到中PE 6_6、PE 7_6中;通过PE 6_6、PE 7_6对X2"_R和X6"_I分别进行加、减运算,并得到X[2]的实部及X[6]的实部.将X2"_I输入到PE 8_6,并经过PE 7_7传输至PE 7_8、PE 8_8,以准备进入下一步运算;X6"_R经过PE 8_7传输至PE 7_8、PE 8_8;在PE 7_8、PE 8_8中,分别进行X2"_I和X6"_R的减运算、加运算,分别得到X[2]的虚部及X[6]的虚部.由此,完成X[2]、X[6]的映射及运算.</p>
                </div>
                <h4 class="anchor-tag" id="57" name="57">3.3 <b>仿真与结果分析</b></h4>
                <div class="p1">
                    <p id="58">4*4可重构数据流处理阵列是8点FFT算法的映射,需要在8*8的可重构阵列上分两次完成,以分别完成8点FFT的中间值X"、最终数据X[<sup>*</sup>]的计算.</p>
                </div>
                <div class="p1">
                    <p id="59">首先,设计8点FFT算法的8组输入数据,x[0]、x[1]、x[2]、x[3]、x[4]、x[5]、x[6]、x[7],然后根据FFT算法公式计算中间值X0"、X1"、X2"、X3"、X4"、X5"、X6"和X7",最后计算出x[<sup>*</sup>]的值.8点FFT仿真分为两个部分,第一次按照图4(a)配置信息,计算出中间值X",每个值得仿真数据分为实部输出、虚部输出;第二次,按照图4(b)配置数据,计算出8点FFT最终计算结果x[<sup>*</sup>],每个值分为实部.虚部分别输出.</p>
                </div>
                <div class="area_img" id="61">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_06100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 8*8FFT可重构阵列结构" src="Detail/GetImg?filename=images/WXYJ201910012_06100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 8*8FFT可重构阵列结构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_06100.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="63">在时序方面,8点FFT计算中,中间值X"的计算,需要9至15个时钟周;由X"到X[<sup>*</sup>]的计算需要9到12个时钟周期,所以,在整个8*8的可重构阵列上,映射的8点FFT算法,从数据输入到数据输出需要27个时钟周期.以下为X[0]、X[1]、X[6]、X[7]的实部和虚部仿真结果.</p>
                </div>
                <div class="p1">
                    <p id="64">下图5为modelsim仿真平台对可重构阵列处理器中8点FFT映射仿真结果,FFT算法映射分为实部和虚部,下图5中(a)为部分实部X0"、X1"、X2"和X3"映射仿真结果,图5中(b)为部分虚部X0"、X1"、X2"和X3"映射仿真结果.</p>
                </div>
                <div class="area_img" id="66">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_06600.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 FFT算法8点映射仿真结果" src="Detail/GetImg?filename=images/WXYJ201910012_06600.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 FFT<b>算法</b>8<b>点映射仿真结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_06600.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="67">经过仿真验证,仿真数据正确,即阵列处理器中8点FFT的算法映射、8*8的可重构阵列的互连设计功能与预想设计结果一致.</p>
                </div>
                <h3 id="68" name="68" class="anchor-tag">4 FFT<b>算法</b>FPGA<b>实现</b></h3>
                <h4 class="anchor-tag" id="69" name="69">4.1 <b>验证方案</b></h4>
                <div class="p1">
                    <p id="70">4*4的可重构数据流处理阵列只是运算的核心部分,为了进行其验证工作,还需要设计其外围电路,包括分频模块、状态模块、配置输入模块、数据输入、数据存储等,其结构如图6所示.由clk模块进行分频,控制时钟,并传输至每个模块;confi_in模块进行配置信息的输入,将对应的配置信息输送到每个数据流处理单元;由于4点FFT的运算需要4*4阵列分两次进行,所以state模块负责检测4*4阵列的运行状态.</p>
                </div>
                <div class="p1">
                    <p id="71">图6中将状态数据传输至数据输入、数据存储模块;data_in模块,根据4*4阵列的运行状态,需要计算的数据输入至阵列中;data_save模块,同样需要根据stat输送的状态信息,将4*4阵列的计算结果存储至对应的地址中,并且data_save模块接收到的数据来判断FFT算法的映射是否正确.</p>
                </div>
                <div class="area_img" id="72">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201910012_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 外围电路结构设计" src="Detail/GetImg?filename=images/WXYJ201910012_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 <b>外围电路结构设计</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201910012_072.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="73" name="73">4.2 <b>实验结果</b></h4>
                <div class="p1">
                    <p id="74">4*4可重构阵列的输出结果是通过读ram中的数据和FPGA应输出的数据进行对比,来验证功能正确性.表1中的数据和ram中读取出来的数据120、61、32、13、33和28数据进行对比,结果相同,即本文设计的4*4可重构阵列及4点FFT的映射是成功的.</p>
                </div>
                <h4 class="anchor-tag" id="75" name="75">4.3 <b>性能分析</b></h4>
                <div class="p1">
                    <p id="76">4*4可重构阵列的综合,是基于Altera DE2开发板完成的,综合所用的芯片为CycloneⅡ系列,电路综合面积为19429逻辑资源,利用率为58%.引脚资源占用率7%,共占用31个引脚,4*4的可重构阵列最高工作频率为76.07MHZ,如表2所示.表3显示参数相对应资源占用率,表4为FFT算法FPGA实现的频率比较.</p>
                </div>
                <div class="area_img" id="77">
                    <p class="img_tit"><b>表</b>1 FPGA<b>输出数据</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="77" border="1"><tr><td>原数据</td><td>实部1/<br />虚部0</td><td>高1/低0<br />(16位)</td><td>输出的<br />16it数据</td><td>s地址<br />描述</td></tr><tr><td rowspan="2"><br />120</td><td><br />1</td><td>0</td><td>00000000,01111000</td><td>0000</td></tr><tr><td><br />1</td><td>1</td><td>00000000,00000000</td><td>0001</td></tr><tr><td rowspan="2"><br />61</td><td><br />0</td><td>0</td><td>00000000,00111101</td><td>0010</td></tr><tr><td><br />0</td><td>1</td><td>00000000,00000000</td><td>0011</td></tr><tr><td rowspan="2"><br />32</td><td><br />1</td><td>0</td><td>00000000,00100000</td><td>0100</td></tr><tr><td><br />1</td><td>1</td><td>00000000,00000000</td><td>0101</td></tr><tr><td rowspan="2"><br />13</td><td><br />0</td><td>0</td><td>00000000,00001101</td><td>0110</td></tr><tr><td><br />0</td><td>1</td><td>00000000,00000000</td><td>0111</td></tr><tr><td rowspan="2"><br />60</td><td><br />1</td><td>0</td><td>00000000,00111100</td><td>1000</td></tr><tr><td><br />1</td><td>1</td><td>00000000,00000000</td><td>1001</td></tr><tr><td rowspan="2"><br />33</td><td><br />0</td><td>0</td><td>00000000,00100001</td><td>1010</td></tr><tr><td><br />0</td><td>1</td><td>00000000,00000000</td><td>1011</td></tr><tr><td rowspan="2"><br />28</td><td><br />1</td><td>0</td><td>00000000,00011100</td><td>1100</td></tr><tr><td><br />1</td><td>1</td><td>00000000,00000000</td><td>1101</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="78">
                    <p class="img_tit"><b>表</b>2 FFT<b>算法阵列</b>FPGA<b>综合报告</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="78" border="1"><tr><td><br />Parameter</td><td>Value</td></tr><tr><td><br />Total logic elements</td><td>19429/33216</td></tr><tr><td><br />Total combinational functions</td><td>15826/33216</td></tr><tr><td><br />Dedicated logical registers</td><td>6716/33216</td></tr><tr><td><br />Total registers</td><td>6716</td></tr><tr><td><br />Total pins</td><td>31/475</td></tr><tr><td><br />Total memory bits</td><td>1248/483840</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="79">
                    <p class="img_tit"><b>表</b>3 FPGA4<b>点</b>FFT<b>的资源评估</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="79" border="1"><tr><td><br />Parameter</td><td>Value</td></tr><tr><td><br />Area</td><td>58%</td></tr><tr><td><br />Total combinational functions</td><td>48%</td></tr><tr><td><br />Dedicated logical registers</td><td>20%</td></tr><tr><td><br />Total pins</td><td>7%</td></tr><tr><td><br />Total memory bits</td><td>&lt;1%</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="80">
                    <p class="img_tit"><b>表</b>4 FFT<b>算法</b>FPGA<b>频率比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="80" border="1"><tr><td><br />Compare</td><td>Frequency(Mhz)</td></tr><tr><td><br />Radix-4[11]</td><td>44.05</td></tr><tr><td><br />R2MDC[12]</td><td>46.65</td></tr><tr><td><br />2-P R2MDC[12]</td><td>41.37</td></tr><tr><td><br />RADIX-2[13]</td><td>55.66</td></tr><tr><td><br />本文</td><td>76.07</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h3 id="81" name="81" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="82">本文基于FPGA的动态可重构技术,详细设计了电路结构.电路设计完成之后用Modelsim SE-64 10.2进行设计电路的功能仿真,之后利用Quartus II 13.0进行该设计的综合、布局布线等工作,并且基于Altera DE2开发板(Cyclone Ⅱ系列的EP2C35F672C6芯片)下载,进行板级验证.单个可重构数据流处理单元的综合中,共占用2565(8%)门逻辑资源,支持最高108.96MHZ的工作频率.整个验证结果表明,所设计的可重构数据流处理单元成功实现了预期功能,并且满足其时序要求.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="120">
                            <a id="bibliography_1" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJCM&amp;filename=SJCM13091000103614&amp;v=MDU2NjhvQk1UNlQ0UFFIL2lyUmRHZXJxUVRNbndaZVp1SHlqbVViN0xJRjhRYUJvPU5pZklZN0s3SHRqTnI0OUZaZXNNQ24wOQ==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[1]</b> HSIUNG P A,LIN C S,LIAO C F.Perfecto:A systemc-based design-space exploration framework for dynamically reconfigurable architectures[J].ACM Transactions on Reconfigurable Technology and Systems (TRETS),2008,1(3):17.
                            </a>
                        </p>
                        <p id="122">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A hybrid scheduling algorithm for reconfigurable processor architecture">

                                <b>[2]</b> CAI X,HU W,MA T,et al.A hybrid scheduling algorithm for reconfigurable processor architecture[C]//2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA).IEEE,2018:745-749.
                            </a>
                        </p>
                        <p id="124">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Managing a reconfigurable processor in a general purpose workstation environment">

                                <b>[3]</b> DALES M.Managing a reconfigurable processor in a general purpose workstation environment[C]//2003 Design,Automation and Test in Europe Conference and Exhibition.IEEE,2003:980-985.
                            </a>
                        </p>
                        <p id="126">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A framework for core-level modeling and design of reconfigurable computing algorithms">

                                <b>[4]</b> WANG G,STITT G,LAM H,et al.A framework for core-level modeling and design of reconfigurable computing algorithms[C]//Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications.ACM,2009:29-38.
                            </a>
                        </p>
                        <p id="128">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Thread warping a framework for dynamic synthesis of thread accelerators">

                                <b>[5]</b> STITT G,VAHID F.Thread warping:a framework for dynamic synthesis of thread accelerators[C]//Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis.ACM,2007:93-98.
                            </a>
                        </p>
                        <p id="130">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS">

                                <b>[6]</b> YIN S,OUYANG P,YANG J,et al.An ultra-high energy-efficient reconfigurable processor for deep neural networks with binary/ternary weights in 28nm CMOS[C]//2018 IEEE Symposium on VLSI Circuits.IEEE,2018:37-38.
                            </a>
                        </p>
                        <p id="132">
                            <a id="bibliography_7" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJCM&amp;filename=SJCM9EEF7A060C90C7D94B1E7308C498E016&amp;v=MjI0NDM3d3FBPU5pZklZN3JOYTZmTDNvOURaSmdHREE4K3V4OFhtRDRJVDN6aXBHRXhjTHJoUmJ1WkNPTnZGU2lXV3I3SklGcG1hQnVIWWZPR1FsZkNwYlEzNWRsaXhMbQ==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[7]</b> ROUHANI B D,MIRHOSEINI A,KOUSHANFAR F.Rise:An automated framework for real-time intelligent video surveillance on fpga[J].ACM Transactions on Embedded Computing Systems (TECS),2017,16(5s):158.
                            </a>
                        </p>
                        <p id="134">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Flattened Butterfly Topology for On-Chip Net-works">

                                <b>[8]</b> KIM J,BALFOUR J,DALLY W.Flattened butterfly topology for on-chip networks[C]//Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture.IEEE Computer Society,2007:172-182.
                            </a>
                        </p>
                        <p id="136">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJES&amp;filename=SJES15122300282288&amp;v=MjQ2MjU5UE9ySTlGWnVNTkRuUXhvQk1UNlQ0UFFIL2lyUmRHZXJxUVRNbndaZVp1SHlqbVViN0xJRjhRYUJvPU5pZk9mYks5SA==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> SABBAGHI-NADOOSHAN R,PATOOGHY A.Analytical performance modeling of de Bruijn inspired mesh-based network-on-chips[J].Microprocessors and Microsystems,2015,39(1):27-36.
                            </a>
                        </p>
                        <p id="138">
                            <a id="bibliography_10" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SJWD&amp;filename=SJWD15030400004465&amp;v=MTIyMjZqbVViN0xJRjhRYUJvPU5pZmNhcks5SHRMTXE0OUZaT3NMQ0hvOG9CTVQ2VDRQUUgvaXJSZEdlcnFRVE1ud1plWnVIeQ==&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[10]</b> XU T C,LEPPANEN V,LOLJEBERG P,et al.PDNOC:Partially diagonal network‐on‐chip for high efficiency multicore systems[J].Concurrency and Computation:Practice and Experience,2015,27(4):1054-1067.
                            </a>
                        </p>
                        <p id="140">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An area efficient high speed optimized FFT algorithm">

                                <b>[11]</b> MANUEL B R,KONGUVEL E,KANNAN M.An area efficient high speed optimized FFT algorithm[C]//2017 Fourth International Conference on Signal Processing,Communication and Networking (ICSCN).IEEE,2017:1-5.
                            </a>
                        </p>
                        <p id="142">
                            <a id="bibliography_12" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A low power radix-2 FFT accelerator for FPGA">

                                <b>[12]</b> MOOKHERJEE S,DEBRUNNER L,DEBRUNNER V.A low power radix-2 FFT accelerator for FPGA[C]//2015 49th Asilomar Conference on Signals,Systems and Computers.IEEE,2015:447-451.
                            </a>
                        </p>
                        <p id="144">
                            <a id="bibliography_13" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An efficient MIMO-OFDM radix-2 Single-Path Delay Feedback FFT implementation on FPGA">

                                <b>[13]</b> DAIL M,GIBSON R M,AMIRA A,et al.An efficient MIMO-OFDM radix-2 single-path delay feedback FFT implementation on FPGA[C]//2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).IEEE,2015:1-7.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201910012" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201910012&amp;v=MTk3OTBWdkZDamtWNzNCTWpYU1pMRzRIOWpOcjQ5RVpvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmU=&amp;uid=WEEvREcwSlJHSldRa1FhdkJkVG5hVC9sRzVOZlY0eG5jQ2MrRjhjT2RFVT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
