# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6.gen/sources_1/ip/dist_mem_gen_2_BTB/sim/dist_mem_gen_2_BTB.v" \
"../../../../lab6.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../lab6.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../lab6.srcs/sources_1/new/ALU.v" \
"../../../../lab6.srcs/sources_1/new/BTB.v" \
"../../../../lab6.srcs/sources_1/new/Branch.v" \
"../../../../lab6.srcs/sources_1/new/CPU.v" \
"../../../../lab6.srcs/sources_1/new/CSR.v" \
"../../../../lab6.srcs/sources_1/new/Control.v" \
"../../../../lab6.srcs/sources_1/new/Data_Memory.v" \
"../../../../lab6.srcs/sources_1/new/Decode.v" \
"../../../../lab6.srcs/sources_1/new/EXMEM.v" \
"../../../../lab6.srcs/sources_1/new/Forwarding.v" \
"../../../../lab6.srcs/sources_1/new/Hazard.v" \
"../../../../lab6.srcs/sources_1/new/IDEX.v" \
"../../../../lab6.srcs/sources_1/new/IFID.v" \
"../../../../lab6.srcs/sources_1/new/Imm.v" \
"../../../../lab6.srcs/sources_1/new/Instr_memory.v" \
"../../../../lab6.srcs/sources_1/new/MEMWB.v" \
"../../../../lab6.srcs/sources_1/new/PC.v" \
"../../../../lab6.srcs/sources_1/new/Registers.v" \
"../../../../lab6.srcs/sim_1/new/CPU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
