

================================================================
== Vivado HLS Report for 'knn'
================================================================
* Date:           Sat Jul 13 16:18:16 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        knn
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.629 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2514034|  2514034| 25.140 ms | 25.140 ms |  2514034|  2514034|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |        5|        5|         1|          -|          -|     5|    no    |
        |- distance_loop     |  2514000|  2514000|       419|          -|          -|  6000|    no    |
        | + bitcount_loop    |      400|      400|         1|          -|          -|   400|    no    |
        | + distance_loop.2  |       15|       15|         3|          -|          -|     5|    no    |
        |- freq_init_loop    |       10|       10|         1|          -|          -|    10|    no    |
        |- neighbours_loop   |       15|       15|         3|          -|          -|     5|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 9 
4 --> 5 
5 --> 5 6 
6 --> 7 3 
7 --> 8 
8 --> 6 
9 --> 9 10 
10 --> 11 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i404* %input_V), !map !58"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6000 x i404]* %train_samples_V), !map !62"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V), !map !68"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @knn_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%distances_0 = alloca [5 x i16], align 16" [knn.cpp:25]   --->   Operation 17 'alloca' 'distances_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%distances_1 = alloca [5 x i5], align 1" [knn.cpp:25]   --->   Operation 18 'alloca' 'distances_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%freq = alloca [10 x i32], align 16" [knn.cpp:55]   --->   Operation 19 'alloca' 'freq' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %output_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:17]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i404* %input_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:18]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:19]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6000 x i404]* %train_samples_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [knn.cpp:20]   --->   Operation 23 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6000 x i404]* %train_samples_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [knn.cpp:20]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%p_Val2_s = call i404 @_ssdm_op_Read.s_axilite.i404P(i404* %input_V)" [knn.cpp:21]   --->   Operation 25 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%test_label_V = trunc i404 %p_Val2_s to i4" [knn.cpp:21]   --->   Operation 26 'trunc' 'test_label_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%test_data_V = call i400 @_ssdm_op_PartSelect.i400.i404.i32.i32(i404 %p_Val2_s, i32 4, i32 403)" [knn.cpp:22]   --->   Operation 27 'partselect' 'test_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "br label %1" [knn.cpp:26]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.69ns)   --->   "%icmp_ln26 = icmp eq i3 %i_0, -3" [knn.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 31 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.74ns)   --->   "%i = add i3 %i_0, 1" [knn.cpp:26]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader120.preheader, label %2" [knn.cpp:26]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %i_0 to i64" [knn.cpp:27]   --->   Operation 34 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%distances_0_addr = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln27" [knn.cpp:27]   --->   Operation 35 'getelementptr' 'distances_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "store i16 800, i16* %distances_0_addr, align 4" [knn.cpp:27]   --->   Operation 36 'store' <Predicate = (!icmp_ln26)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%distances_1_addr = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln27" [knn.cpp:28]   --->   Operation 37 'getelementptr' 'distances_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "store i5 -1, i5* %distances_1_addr, align 1" [knn.cpp:28]   --->   Operation 38 'store' <Predicate = (!icmp_ln26)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [knn.cpp:26]   --->   Operation 39 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.75ns)   --->   "br label %.preheader120" [knn.cpp:32]   --->   Operation 40 'br' <Predicate = (icmp_ln26)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_4, %distance_loop_end ], [ 0, %.preheader120.preheader ]"   --->   Operation 41 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln32 = icmp eq i13 %i1_0, -2192" [knn.cpp:32]   --->   Operation 42 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6000, i64 6000, i64 6000)"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%i_4 = add i13 %i1_0, 1" [knn.cpp:32]   --->   Operation 44 'add' 'i_4' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader119.preheader, label %distance_loop_begin" [knn.cpp:32]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i13 %i1_0 to i64" [knn.cpp:34]   --->   Operation 46 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%train_samples_V_addr = getelementptr [6000 x i404]* %train_samples_V, i64 0, i64 %zext_ln34" [knn.cpp:34]   --->   Operation 47 'getelementptr' 'train_samples_V_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.99ns)   --->   "%p_Val2_1 = load i404* %train_samples_V_addr, align 8" [knn.cpp:34]   --->   Operation 48 'load' 'p_Val2_1' <Predicate = (!icmp_ln32)> <Delay = 0.99> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 404> <Depth = 6000> <RAM>
ST_3 : Operation 49 [1/1] (0.75ns)   --->   "br label %.preheader119" [knn.cpp:57]   --->   Operation 49 'br' <Predicate = (icmp_ln32)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind" [knn.cpp:33]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)" [knn.cpp:33]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.99ns)   --->   "%p_Val2_1 = load i404* %train_samples_V_addr, align 8" [knn.cpp:34]   --->   Operation 52 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.99> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 404> <Depth = 6000> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i400 @_ssdm_op_PartSelect.i400.i404.i32.i32(i404 %p_Val2_1, i32 4, i32 403)" [knn.cpp:34]   --->   Operation 53 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.75ns)   --->   "br label %3" [knn.cpp:82->knn.cpp:34]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 4> <Delay = 1.43>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%curr_dist = phi i16 [ 0, %distance_loop_begin ], [ %select_ln83, %4 ]" [knn.cpp:83->knn.cpp:34]   --->   Operation 55 'phi' 'curr_dist' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i9 [ 0, %distance_loop_begin ], [ %i_2, %4 ]"   --->   Operation 56 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i9 %bvh_d_index to i32" [knn.cpp:82->knn.cpp:34]   --->   Operation 57 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln82 = icmp eq i9 %bvh_d_index, -112" [knn.cpp:82->knn.cpp:34]   --->   Operation 58 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 59 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.92ns)   --->   "%i_2 = add i9 %bvh_d_index, 1" [knn.cpp:82->knn.cpp:34]   --->   Operation 60 'add' 'i_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %calculate_distance.exit, label %4" [knn.cpp:82->knn.cpp:34]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [knn.cpp:82->knn.cpp:34]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %test_data_V, i32 %zext_ln82)" [knn.cpp:83->knn.cpp:34]   --->   Operation 63 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i400.i32(i400 %p_Val2_3, i32 %zext_ln82)" [knn.cpp:83->knn.cpp:34]   --->   Operation 64 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%xor_ln968 = xor i1 %p_Result_s, %p_Result_1" [knn.cpp:83->knn.cpp:34]   --->   Operation 65 'xor' 'xor_ln968' <Predicate = (!icmp_ln82)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.01ns)   --->   "%distance = add i16 %curr_dist, 1" [knn.cpp:83->knn.cpp:34]   --->   Operation 66 'add' 'distance' <Predicate = (!icmp_ln82)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %xor_ln968, i16 %distance, i16 %curr_dist" [knn.cpp:83->knn.cpp:34]   --->   Operation 67 'select' 'select_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [knn.cpp:82->knn.cpp:34]   --->   Operation 68 'br' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%curr_label_V = trunc i404 %p_Val2_1 to i4" [knn.cpp:35]   --->   Operation 69 'trunc' 'curr_label_V' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.75ns)   --->   "br label %._crit_edge" [knn.cpp:36]   --->   Operation 70 'br' <Predicate = (icmp_ln82)> <Delay = 0.75>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%temp2_V = phi i4 [ %curr_label_V, %calculate_distance.exit ], [ %temp2_V_be, %._crit_edge.backedge ]"   --->   Operation 71 'phi' 'temp2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%temp1 = phi i16 [ %curr_dist, %calculate_distance.exit ], [ %temp1_be, %._crit_edge.backedge ]"   --->   Operation 72 'phi' 'temp1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %calculate_distance.exit ], [ %j, %._crit_edge.backedge ]"   --->   Operation 73 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.69ns)   --->   "%icmp_ln36 = icmp eq i3 %j_0, -3" [knn.cpp:36]   --->   Operation 74 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 75 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.74ns)   --->   "%j = add i3 %j_0, 1" [knn.cpp:36]   --->   Operation 76 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %distance_loop_end, label %5" [knn.cpp:36]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %j_0 to i64" [knn.cpp:39]   --->   Operation 78 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%distances_0_addr_1 = getelementptr [5 x i16]* %distances_0, i64 0, i64 %zext_ln39" [knn.cpp:39]   --->   Operation 79 'getelementptr' 'distances_0_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.79ns)   --->   "%curr_dist_1 = load i16* %distances_0_addr_1, align 4" [knn.cpp:39]   --->   Operation 80 'load' 'curr_dist_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp)" [knn.cpp:48]   --->   Operation 81 'specregionend' 'empty_9' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader120" [knn.cpp:32]   --->   Operation 82 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.41>
ST_7 : Operation 83 [1/2] (0.79ns)   --->   "%curr_dist_1 = load i16* %distances_0_addr_1, align 4" [knn.cpp:39]   --->   Operation 83 'load' 'curr_dist_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln39 = icmp ult i16 %temp1, %curr_dist_1" [knn.cpp:39]   --->   Operation 84 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.75ns)   --->   "br i1 %icmp_ln39, label %6, label %._crit_edge.backedge" [knn.cpp:39]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.75>
ST_7 : Operation 86 [1/1] (0.79ns)   --->   "store i16 %temp1, i16* %distances_0_addr_1, align 4" [knn.cpp:42]   --->   Operation 86 'store' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%distances_1_addr_2 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln39" [knn.cpp:44]   --->   Operation 87 'getelementptr' 'distances_1_addr_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (0.79ns)   --->   "%distances_1_load_1 = load i5* %distances_1_addr_2, align 1" [knn.cpp:44]   --->   Operation 88 'load' 'distances_1_load_1' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %temp2_V to i5" [knn.cpp:45]   --->   Operation 89 'zext' 'zext_ln45' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.79ns)   --->   "store i5 %zext_ln45, i5* %distances_1_addr_2, align 1" [knn.cpp:45]   --->   Operation 90 'store' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 1.54>
ST_8 : Operation 91 [1/2] (0.79ns)   --->   "%distances_1_load_1 = load i5* %distances_1_addr_2, align 1" [knn.cpp:44]   --->   Operation 91 'load' 'distances_1_load_1' <Predicate = (icmp_ln39)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%curr_label_V_1 = trunc i5 %distances_1_load_1 to i4" [knn.cpp:44]   --->   Operation 92 'trunc' 'curr_label_V_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.75ns)   --->   "br label %._crit_edge.backedge" [knn.cpp:46]   --->   Operation 93 'br' <Predicate = (icmp_ln39)> <Delay = 0.75>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%temp2_V_be = phi i4 [ %curr_label_V_1, %6 ], [ %temp2_V, %5 ]"   --->   Operation 94 'phi' 'temp2_V_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%temp1_be = phi i16 [ %curr_dist_1, %6 ], [ %temp1, %5 ]"   --->   Operation 95 'phi' 'temp1_be' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.88>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_1, %7 ], [ 0, %.preheader119.preheader ]"   --->   Operation 97 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.88ns)   --->   "%icmp_ln57 = icmp eq i4 %i2_0, -6" [knn.cpp:57]   --->   Operation 98 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 99 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.86ns)   --->   "%i_1 = add i4 %i2_0, 1" [knn.cpp:57]   --->   Operation 100 'add' 'i_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader.preheader, label %7" [knn.cpp:57]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [knn.cpp:58]   --->   Operation 102 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %i2_0 to i64" [knn.cpp:58]   --->   Operation 103 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%freq_addr = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln58" [knn.cpp:58]   --->   Operation 104 'getelementptr' 'freq_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.79ns)   --->   "store i32 0, i32* %freq_addr, align 4" [knn.cpp:58]   --->   Operation 105 'store' <Predicate = (!icmp_ln57)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader119" [knn.cpp:57]   --->   Operation 106 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.75ns)   --->   "br label %.preheader" [knn.cpp:62]   --->   Operation 107 'br' <Predicate = (icmp_ln57)> <Delay = 0.75>

State 10 <SV = 4> <Delay = 2.11>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%max_freq_0 = phi i32 [ %select_ln66, %._crit_edge121 ], [ 0, %.preheader.preheader ]" [knn.cpp:66]   --->   Operation 108 'phi' 'max_freq_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%most_freq_0 = phi i32 [ %select_ln66_1, %._crit_edge121 ], [ -1, %.preheader.preheader ]" [knn.cpp:66]   --->   Operation 109 'phi' 'most_freq_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%i3_0 = phi i3 [ %i_3, %._crit_edge121 ], [ 0, %.preheader.preheader ]"   --->   Operation 110 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.69ns)   --->   "%icmp_ln62 = icmp eq i3 %i3_0, -3" [knn.cpp:62]   --->   Operation 111 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 112 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.74ns)   --->   "%i_3 = add i3 %i3_0, 1" [knn.cpp:62]   --->   Operation 113 'add' 'i_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %8, label %._crit_edge121" [knn.cpp:62]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %i3_0 to i64" [knn.cpp:64]   --->   Operation 115 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%distances_1_addr_1 = getelementptr [5 x i5]* %distances_1, i64 0, i64 %zext_ln64" [knn.cpp:64]   --->   Operation 116 'getelementptr' 'distances_1_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 117 [2/2] (0.79ns)   --->   "%distances_1_load = load i5* %distances_1_addr_1, align 1" [knn.cpp:64]   --->   Operation 117 'load' 'distances_1_load' <Predicate = (!icmp_ln62)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %test_label_V to i32" [knn.cpp:73]   --->   Operation 118 'zext' 'zext_ln73' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.11ns)   --->   "%icmp_ln73 = icmp eq i32 %zext_ln73, %most_freq_0" [knn.cpp:73]   --->   Operation 119 'icmp' 'icmp_ln73' <Predicate = (icmp_ln62)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %output_V, i1 %icmp_ln73)" [knn.cpp:73]   --->   Operation 120 'write' <Predicate = (icmp_ln62)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [knn.cpp:75]   --->   Operation 121 'ret' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.58>
ST_11 : Operation 122 [1/2] (0.79ns)   --->   "%distances_1_load = load i5* %distances_1_addr_1, align 1" [knn.cpp:64]   --->   Operation 122 'load' 'distances_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i5 %distances_1_load to i16" [knn.cpp:64]   --->   Operation 123 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i16 %sext_ln64 to i64" [knn.cpp:65]   --->   Operation 124 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%freq_addr_1 = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln65" [knn.cpp:65]   --->   Operation 125 'getelementptr' 'freq_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (0.79ns)   --->   "%freq_load = load i32* %freq_addr_1, align 4" [knn.cpp:65]   --->   Operation 126 'load' 'freq_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 6> <Delay = 3.62>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [knn.cpp:63]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%most_freq = zext i16 %sext_ln64 to i32" [knn.cpp:64]   --->   Operation 128 'zext' 'most_freq' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (0.79ns)   --->   "%freq_load = load i32* %freq_addr_1, align 4" [knn.cpp:65]   --->   Operation 129 'load' 'freq_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 130 [1/1] (1.20ns)   --->   "%max_freq = add nsw i32 %freq_load, 1" [knn.cpp:65]   --->   Operation 130 'add' 'max_freq' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.79ns)   --->   "store i32 %max_freq, i32* %freq_addr_1, align 4" [knn.cpp:65]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 132 [1/1] (1.11ns)   --->   "%icmp_ln66 = icmp sgt i32 %max_freq, %max_freq_0" [knn.cpp:66]   --->   Operation 132 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.52ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i32 %max_freq, i32 %max_freq_0" [knn.cpp:66]   --->   Operation 133 'select' 'select_ln66' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.52ns)   --->   "%select_ln66_1 = select i1 %icmp_ln66, i32 %most_freq, i32 %most_freq_0" [knn.cpp:66]   --->   Operation 134 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [knn.cpp:62]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_V' (knn.cpp:21) [16]  (1 ns)

 <State 2>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:26) [21]  (0 ns)
	'getelementptr' operation ('distances_0_addr', knn.cpp:27) [28]  (0 ns)
	'store' operation ('store_ln27', knn.cpp:27) of constant 800 on array 'distances[0]', knn.cpp:25 [29]  (0.79 ns)

 <State 3>: 0.99ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:32) [36]  (0 ns)
	'getelementptr' operation ('train_samples_V_addr', knn.cpp:34) [45]  (0 ns)
	'load' operation ('__Val2__', knn.cpp:34) on array 'train_samples_V' [46]  (0.99 ns)

 <State 4>: 0.99ns
The critical path consists of the following:
	'load' operation ('__Val2__', knn.cpp:34) on array 'train_samples_V' [46]  (0.99 ns)

 <State 5>: 1.44ns
The critical path consists of the following:
	'phi' operation ('curr_dist', knn.cpp:83->knn.cpp:34) with incoming values : ('select_ln83', knn.cpp:83->knn.cpp:34) [50]  (0 ns)
	'add' operation ('distance', knn.cpp:83->knn.cpp:34) [62]  (1.02 ns)
	'select' operation ('select_ln83', knn.cpp:83->knn.cpp:34) [63]  (0.42 ns)

 <State 6>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', knn.cpp:36) [71]  (0 ns)
	'getelementptr' operation ('distances_0_addr_1', knn.cpp:39) [78]  (0 ns)
	'load' operation ('curr_dist', knn.cpp:39) on array 'distances[0]', knn.cpp:25 [79]  (0.79 ns)

 <State 7>: 2.41ns
The critical path consists of the following:
	'load' operation ('curr_dist', knn.cpp:39) on array 'distances[0]', knn.cpp:25 [79]  (0.79 ns)
	'icmp' operation ('icmp_ln39', knn.cpp:39) [80]  (0.866 ns)
	multiplexor before 'phi' operation ('curr_label.V') with incoming values : ('curr_label.V', knn.cpp:35) ('curr_label.V', knn.cpp:44) [91]  (0.755 ns)

 <State 8>: 1.54ns
The critical path consists of the following:
	'load' operation ('distances_1_load_1', knn.cpp:44) on array 'distances[1]', knn.cpp:25 [85]  (0.79 ns)
	multiplexor before 'phi' operation ('curr_label.V') with incoming values : ('curr_label.V', knn.cpp:35) ('curr_label.V', knn.cpp:44) [91]  (0.755 ns)
	'phi' operation ('curr_label.V') with incoming values : ('curr_label.V', knn.cpp:35) ('curr_label.V', knn.cpp:44) [91]  (0 ns)

 <State 9>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', knn.cpp:57) [100]  (0 ns)
	'icmp' operation ('icmp_ln57', knn.cpp:57) [101]  (0.884 ns)

 <State 10>: 2.11ns
The critical path consists of the following:
	'phi' operation ('most_freq_0', knn.cpp:66) with incoming values : ('select_ln66_1', knn.cpp:66) [115]  (0 ns)
	'icmp' operation ('icmp_ln73', knn.cpp:73) [139]  (1.11 ns)
	s_axi write on port 'output_V' (knn.cpp:73) [140]  (1 ns)

 <State 11>: 1.58ns
The critical path consists of the following:
	'load' operation ('distances_1_load', knn.cpp:64) on array 'distances[1]', knn.cpp:25 [125]  (0.79 ns)
	'getelementptr' operation ('freq_addr_1', knn.cpp:65) [129]  (0 ns)
	'load' operation ('freq_load', knn.cpp:65) on array 'freq', knn.cpp:55 [130]  (0.79 ns)

 <State 12>: 3.63ns
The critical path consists of the following:
	'load' operation ('freq_load', knn.cpp:65) on array 'freq', knn.cpp:55 [130]  (0.79 ns)
	'add' operation ('max_freq', knn.cpp:65) [131]  (1.2 ns)
	'icmp' operation ('icmp_ln66', knn.cpp:66) [133]  (1.11 ns)
	'select' operation ('select_ln66', knn.cpp:66) [134]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
