#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13ff04f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ff05120 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x13ff05290 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x13ff052d0 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x120008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff15970_0 .net "clk_in", 0 0, o0x120008040;  0 drivers
v0x13ff15a20_0 .var "data_out", 31 0;
o0x1200080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff15ac0_0 .net "deq_in", 0 0, o0x1200080a0;  0 drivers
v0x13ff15b70_0 .var "empty_out", 0 0;
o0x120008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13ff15c00_0 .net "enq_data_in", 31 0, o0x120008100;  0 drivers
o0x120008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff15cf0_0 .net "enq_in", 0 0, o0x120008130;  0 drivers
v0x13ff15d90_0 .var "full_out", 0 0;
v0x13ff15e30 .array "queue", 0 7, 31 0;
v0x13ff15ed0_0 .var "read_ptr", 3 0;
o0x1200081c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff15fe0_0 .net "rst_in", 0 0, o0x1200081c0;  0 drivers
v0x13ff16080 .array "valid", 0 7, 0 0;
v0x13ff16190_0 .var "valid_out", 0 0;
v0x13ff16230_0 .var "write_ptr", 3 0;
E_0x13ff05350 .event posedge, v0x13ff15970_0;
v0x13ff16080_0 .array/port v0x13ff16080, 0;
v0x13ff16080_1 .array/port v0x13ff16080, 1;
E_0x13ff05390/0 .event anyedge, v0x13ff15ed0_0, v0x13ff16230_0, v0x13ff16080_0, v0x13ff16080_1;
v0x13ff16080_2 .array/port v0x13ff16080, 2;
v0x13ff16080_3 .array/port v0x13ff16080, 3;
v0x13ff16080_4 .array/port v0x13ff16080, 4;
v0x13ff16080_5 .array/port v0x13ff16080, 5;
E_0x13ff05390/1 .event anyedge, v0x13ff16080_2, v0x13ff16080_3, v0x13ff16080_4, v0x13ff16080_5;
v0x13ff16080_6 .array/port v0x13ff16080, 6;
v0x13ff16080_7 .array/port v0x13ff16080, 7;
E_0x13ff05390/2 .event anyedge, v0x13ff16080_6, v0x13ff16080_7;
E_0x13ff05390 .event/or E_0x13ff05390/0, E_0x13ff05390/1, E_0x13ff05390/2;
S_0x13ff05700 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 27, 3 27 0, S_0x13ff05120;
 .timescale -9 -12;
v0x13ff058c0_0 .var/2s "i", 31 0;
S_0x13ff05540 .scope module, "checked_tb" "checked_tb" 4 4;
 .timescale -9 -12;
v0x13ff197b0_0 .var "clk_in", 0 0;
v0x13ff19890_0 .net "data_out", 31 0, v0x13ff18670_0;  1 drivers
v0x13ff19920_0 .var "deq_largest_in", 0 0;
v0x13ff199b0_0 .var "deq_smallest_in", 0 0;
v0x13ff19a40_0 .net "empty_out", 0 0, v0x13ff18880_0;  1 drivers
v0x13ff19b10_0 .var "enq_data_in", 31 0;
v0x13ff19bc0_0 .var "enq_in", 0 0;
v0x13ff19c70_0 .var "enq_tag_in", 15 0;
v0x13ff19d20_0 .net "full_out", 0 0, v0x13ff18b80_0;  1 drivers
v0x13ff19e50_0 .net "max_tag_out", 15 0, v0x13ff18c20_0;  1 drivers
v0x13ff19ee0_0 .var "rst_in", 0 0;
v0x13ff19fb0_0 .net "size_out", 3 0, v0x13ff192e0_0;  1 drivers
v0x13ff1a040_0 .net "tag_out", 15 0, v0x13ff19370_0;  1 drivers
v0x13ff1a0d0_0 .net "valid_out", 0 0, v0x13ff19510_0;  1 drivers
S_0x13ff163c0 .scope module, "Q" "CheckedQueue" 4 23, 5 4 0, S_0x13ff05540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_smallest_in";
    .port_info 3 /INPUT 1 "deq_largest_in";
    .port_info 4 /INPUT 32 "enq_data_in";
    .port_info 5 /INPUT 16 "enq_tag_in";
    .port_info 6 /INPUT 1 "enq_in";
    .port_info 7 /OUTPUT 1 "full_out";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 16 "tag_out";
    .port_info 10 /OUTPUT 4 "size_out";
    .port_info 11 /OUTPUT 1 "empty_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 16 "max_tag_out";
P_0x13ff16540 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x13ff16580 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x13ff165c0 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x13ff18490 .array "Q_data", 0 7, 31 0;
v0x13ff18540_0 .net "clk_in", 0 0, v0x13ff197b0_0;  1 drivers
v0x13ff185e0_0 .var "curval", 31 0;
v0x13ff18670_0 .var "data_out", 31 0;
v0x13ff18700_0 .net "deq_largest_in", 0 0, v0x13ff19920_0;  1 drivers
v0x13ff187e0_0 .net "deq_smallest_in", 0 0, v0x13ff199b0_0;  1 drivers
v0x13ff18880_0 .var "empty_out", 0 0;
v0x13ff18920_0 .net "enq_data_in", 31 0, v0x13ff19b10_0;  1 drivers
v0x13ff189d0_0 .net "enq_in", 0 0, v0x13ff19bc0_0;  1 drivers
v0x13ff18ae0_0 .net "enq_tag_in", 15 0, v0x13ff19c70_0;  1 drivers
v0x13ff18b80_0 .var "full_out", 0 0;
v0x13ff18c20_0 .var "max_tag_out", 15 0;
v0x13ff18cd0_0 .var "maxval", 31 0;
v0x13ff18d80_0 .var "prev_read_ptr", 3 0;
v0x13ff18e40_0 .var "push_lru", 0 0;
v0x13ff18ed0 .array "queue", 0 7, 15 0;
v0x13ff18ff0_0 .var "read_ptr", 3 0;
v0x13ff191a0_0 .var "rem_lru", 0 0;
v0x13ff19250_0 .net "rst_in", 0 0, v0x13ff19ee0_0;  1 drivers
v0x13ff192e0_0 .var "size_out", 3 0;
v0x13ff19370_0 .var "tag_out", 15 0;
v0x13ff19400 .array "valid", 0 7, 0 0;
v0x13ff19510_0 .var "valid_out", 0 0;
v0x13ff195b0_0 .net "write_ptr", 3 0, v0x13ff17a90_0;  1 drivers
v0x13ff19400_0 .array/port v0x13ff19400, 0;
v0x13ff19400_1 .array/port v0x13ff19400, 1;
E_0x13ff16960/0 .event anyedge, v0x13ff192e0_0, v0x13ff187e0_0, v0x13ff19400_0, v0x13ff19400_1;
v0x13ff19400_2 .array/port v0x13ff19400, 2;
v0x13ff19400_3 .array/port v0x13ff19400, 3;
v0x13ff19400_4 .array/port v0x13ff19400, 4;
v0x13ff19400_5 .array/port v0x13ff19400, 5;
E_0x13ff16960/1 .event anyedge, v0x13ff19400_2, v0x13ff19400_3, v0x13ff19400_4, v0x13ff19400_5;
v0x13ff19400_6 .array/port v0x13ff19400, 6;
v0x13ff19400_7 .array/port v0x13ff19400, 7;
v0x13ff18ed0_0 .array/port v0x13ff18ed0, 0;
v0x13ff18ed0_1 .array/port v0x13ff18ed0, 1;
E_0x13ff16960/2 .event anyedge, v0x13ff19400_6, v0x13ff19400_7, v0x13ff18ed0_0, v0x13ff18ed0_1;
v0x13ff18ed0_2 .array/port v0x13ff18ed0, 2;
v0x13ff18ed0_3 .array/port v0x13ff18ed0, 3;
v0x13ff18ed0_4 .array/port v0x13ff18ed0, 4;
v0x13ff18ed0_5 .array/port v0x13ff18ed0, 5;
E_0x13ff16960/3 .event anyedge, v0x13ff18ed0_2, v0x13ff18ed0_3, v0x13ff18ed0_4, v0x13ff18ed0_5;
v0x13ff18ed0_6 .array/port v0x13ff18ed0, 6;
v0x13ff18ed0_7 .array/port v0x13ff18ed0, 7;
E_0x13ff16960/4 .event anyedge, v0x13ff18ed0_6, v0x13ff18ed0_7;
E_0x13ff16960 .event/or E_0x13ff16960/0, E_0x13ff16960/1, E_0x13ff16960/2, E_0x13ff16960/3, E_0x13ff16960/4;
S_0x13ff16a40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 46, 5 46 0, S_0x13ff163c0;
 .timescale -9 -12;
v0x13ff16c10_0 .var/2s "i", 31 0;
S_0x13ff16cd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 58, 5 58 0, S_0x13ff163c0;
 .timescale -9 -12;
v0x13ff16ea0_0 .var/2s "i", 31 0;
S_0x13ff16f30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 83, 5 83 0, S_0x13ff163c0;
 .timescale -9 -12;
v0x13ff170c0_0 .var/2s "i", 31 0;
S_0x13ff17160 .scope module, "lru_cache" "PQ_FIFO" 5 69, 5 127 0, S_0x13ff163c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x13ff17320 .param/l "DATA_WIDTH" 0 5 127, +C4<000000000000000000000000000000100>;
P_0x13ff17360 .param/l "DEPTH" 0 5 127, +C4<00000000000000000000000000001000>;
v0x13ff179e0_0 .net "clk_in", 0 0, v0x13ff197b0_0;  alias, 1 drivers
v0x13ff17a90_0 .var "data_out", 3 0;
v0x13ff17b30_0 .net "deq_in", 0 0, v0x13ff191a0_0;  1 drivers
v0x13ff17bc0_0 .var "empty_out", 0 0;
v0x13ff17c50_0 .net "enq_data_in", 3 0, v0x13ff18d80_0;  1 drivers
v0x13ff17d00_0 .net "enq_in", 0 0, v0x13ff18e40_0;  1 drivers
v0x13ff17da0_0 .var "full_out", 0 0;
v0x13ff17e40 .array "queue", 0 7, 3 0;
v0x13ff17fa0_0 .var "read_ptr", 3 0;
v0x13ff180b0_0 .net "rst_in", 0 0, v0x13ff19ee0_0;  alias, 1 drivers
v0x13ff18150 .array "valid", 0 7, 0 0;
v0x13ff18260_0 .var "valid_out", 0 0;
v0x13ff18300_0 .var "write_ptr", 3 0;
E_0x13ff17430 .event posedge, v0x13ff179e0_0;
v0x13ff18150_0 .array/port v0x13ff18150, 0;
v0x13ff18150_1 .array/port v0x13ff18150, 1;
E_0x13ff17680/0 .event anyedge, v0x13ff17fa0_0, v0x13ff18300_0, v0x13ff18150_0, v0x13ff18150_1;
v0x13ff18150_2 .array/port v0x13ff18150, 2;
v0x13ff18150_3 .array/port v0x13ff18150, 3;
v0x13ff18150_4 .array/port v0x13ff18150, 4;
v0x13ff18150_5 .array/port v0x13ff18150, 5;
E_0x13ff17680/1 .event anyedge, v0x13ff18150_2, v0x13ff18150_3, v0x13ff18150_4, v0x13ff18150_5;
v0x13ff18150_6 .array/port v0x13ff18150, 6;
v0x13ff18150_7 .array/port v0x13ff18150, 7;
v0x13ff17e40_0 .array/port v0x13ff17e40, 0;
v0x13ff17e40_1 .array/port v0x13ff17e40, 1;
E_0x13ff17680/2 .event anyedge, v0x13ff18150_6, v0x13ff18150_7, v0x13ff17e40_0, v0x13ff17e40_1;
v0x13ff17e40_2 .array/port v0x13ff17e40, 2;
v0x13ff17e40_3 .array/port v0x13ff17e40, 3;
v0x13ff17e40_4 .array/port v0x13ff17e40, 4;
v0x13ff17e40_5 .array/port v0x13ff17e40, 5;
E_0x13ff17680/3 .event anyedge, v0x13ff17e40_2, v0x13ff17e40_3, v0x13ff17e40_4, v0x13ff17e40_5;
v0x13ff17e40_6 .array/port v0x13ff17e40, 6;
v0x13ff17e40_7 .array/port v0x13ff17e40, 7;
E_0x13ff17680/4 .event anyedge, v0x13ff17e40_6, v0x13ff17e40_7;
E_0x13ff17680 .event/or E_0x13ff17680/0, E_0x13ff17680/1, E_0x13ff17680/2, E_0x13ff17680/3, E_0x13ff17680/4;
S_0x13ff17750 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 154, 5 154 0, S_0x13ff17160;
 .timescale -9 -12;
v0x13ff17920_0 .var/2s "i", 31 0;
    .scope S_0x13ff05120;
T_0 ;
Ewait_0 .event/or E_0x13ff05390, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13ff15ed0_0;
    %load/vec4 v0x13ff16230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff16080, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x13ff15b70_0, 0, 1;
    %load/vec4 v0x13ff15ed0_0;
    %load/vec4 v0x13ff16230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff16080, 4;
    %and;
T_0.1;
    %store/vec4 v0x13ff15d90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13ff05120;
T_1 ;
    %wait E_0x13ff05350;
    %load/vec4 v0x13ff15fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x13ff05700;
    %jmp t_0;
    .scope S_0x13ff05700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff058c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13ff058c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13ff058c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff15e30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13ff058c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff16080, 0, 4;
    %load/vec4 v0x13ff058c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13ff058c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x13ff05120;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13ff15a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff15ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff16230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff16190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13ff15ac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x13ff15b70_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff16080, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff15e30, 4;
    %assign/vec4 v0x13ff15a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ff16190_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff16080, 0, 4;
    %load/vec4 v0x13ff15ed0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x13ff15ed0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x13ff15ed0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff16190_0, 0;
T_1.5 ;
    %load/vec4 v0x13ff15cf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x13ff15d90_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x13ff16230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff16080, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x13ff15c00_0;
    %load/vec4 v0x13ff16230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff15e30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13ff16230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff16080, 0, 4;
    %load/vec4 v0x13ff16230_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x13ff16230_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x13ff16230_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13ff17160;
T_2 ;
Ewait_1 .event/or E_0x13ff17680, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x13ff17fa0_0;
    %load/vec4 v0x13ff18300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18150, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x13ff17bc0_0, 0, 1;
    %load/vec4 v0x13ff17fa0_0;
    %load/vec4 v0x13ff18300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18150, 4;
    %and;
T_2.1;
    %store/vec4 v0x13ff17da0_0, 0, 1;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff17e40, 4;
    %store/vec4 v0x13ff17a90_0, 0, 4;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18150, 4;
    %store/vec4 v0x13ff18260_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13ff17160;
T_3 ;
    %wait E_0x13ff17430;
    %load/vec4 v0x13ff180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x13ff17750;
    %jmp t_2;
    .scope S_0x13ff17750;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff17920_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x13ff17920_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x13ff17920_0;
    %pad/s 4;
    %ix/getv/s 3, v0x13ff17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff17e40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x13ff17920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18150, 0, 4;
    %load/vec4 v0x13ff17920_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13ff17920_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13ff17160;
t_2 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff17fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff18300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13ff17b30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x13ff17bc0_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18150, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18150, 0, 4;
    %load/vec4 v0x13ff17fa0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x13ff17fa0_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x13ff17fa0_0, 0;
T_3.4 ;
    %load/vec4 v0x13ff17d00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x13ff17da0_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x13ff18300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18150, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x13ff17c50_0;
    %load/vec4 v0x13ff18300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff17e40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13ff18300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18150, 0, 4;
    %load/vec4 v0x13ff18300_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x13ff18300_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x13ff18300_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ff163c0;
T_4 ;
Ewait_2 .event/or E_0x13ff16960, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x13ff192e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13ff18880_0, 0, 1;
    %load/vec4 v0x13ff192e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13ff18b80_0, 0, 1;
    %load/vec4 v0x13ff187e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x13ff185e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff18cd0_0, 0, 32;
    %load/vec4 v0x13ff187e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %fork t_5, S_0x13ff16a40;
    %jmp t_4;
    .scope S_0x13ff16a40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff16c10_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x13ff16c10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff19400, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %load/vec4 v0x13ff185e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x13ff16c10_0;
    %pad/s 4;
    %store/vec4 v0x13ff18ff0_0, 0, 4;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %store/vec4 v0x13ff185e0_0, 0, 32;
T_4.6 ;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff19400, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0x13ff18cd0_0;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %ix/getv/s 4, v0x13ff16c10_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %store/vec4 v0x13ff18cd0_0, 0, 32;
T_4.9 ;
    %load/vec4 v0x13ff16c10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13ff16c10_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x13ff163c0;
t_4 %join;
    %jmp T_4.3;
T_4.2 ;
    %fork t_7, S_0x13ff16cd0;
    %jmp t_6;
    .scope S_0x13ff16cd0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff16ea0_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x13ff16ea0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %ix/getv/s 4, v0x13ff16ea0_0;
    %load/vec4a v0x13ff19400, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x13ff185e0_0;
    %ix/getv/s 4, v0x13ff16ea0_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x13ff16ea0_0;
    %pad/s 4;
    %store/vec4 v0x13ff18ff0_0, 0, 4;
    %ix/getv/s 4, v0x13ff16ea0_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %store/vec4 v0x13ff185e0_0, 0, 32;
    %ix/getv/s 4, v0x13ff16ea0_0;
    %load/vec4a v0x13ff18ed0, 4;
    %pad/u 32;
    %store/vec4 v0x13ff18cd0_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x13ff16ea0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13ff16ea0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %end;
    .scope S_0x13ff163c0;
t_6 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13ff163c0;
T_5 ;
    %wait E_0x13ff17430;
    %load/vec4 v0x13ff19250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_9, S_0x13ff16f30;
    %jmp t_8;
    .scope S_0x13ff16f30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff170c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x13ff170c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13ff170c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13ff170c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18490, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13ff170c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff19400, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff18ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff18d80_0, 0;
    %load/vec4 v0x13ff170c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x13ff170c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x13ff163c0;
t_8 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13ff18670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff19510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ff192e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13ff18c20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13ff187e0_0;
    %flag_set/vec4 10;
    %jmp/1 T_5.8, 10;
    %load/vec4 v0x13ff18700_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_5.8;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x13ff18880_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x13ff18ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff19400, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13ff18ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18490, 4;
    %assign/vec4 v0x13ff18670_0, 0;
    %load/vec4 v0x13ff18ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff18ed0, 4;
    %assign/vec4 v0x13ff19370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ff18e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ff19510_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13ff18ff0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff19400, 0, 4;
    %load/vec4 v0x13ff18ff0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x13ff18ff0_0;
    %addi 1, 0, 4;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x13ff18ff0_0, 0;
    %load/vec4 v0x13ff18ff0_0;
    %assign/vec4 v0x13ff18d80_0, 0;
    %load/vec4 v0x13ff192e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x13ff192e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff19510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff18e40_0, 0;
T_5.5 ;
    %load/vec4 v0x13ff189d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.14, 10;
    %load/vec4 v0x13ff18b80_0;
    %inv;
    %and;
T_5.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.13, 9;
    %load/vec4 v0x13ff195b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13ff19400, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x13ff192e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13ff192e0_0, 0;
    %load/vec4 v0x13ff18920_0;
    %load/vec4 v0x13ff195b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18490, 0, 4;
    %load/vec4 v0x13ff18ae0_0;
    %load/vec4 v0x13ff195b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff18ed0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ff191a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13ff195b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ff19400, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ff191a0_0, 0;
T_5.12 ;
    %load/vec4 v0x13ff18cd0_0;
    %pad/u 16;
    %assign/vec4 v0x13ff18c20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ff05540;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x13ff197b0_0;
    %nor/r;
    %store/vec4 v0x13ff197b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13ff05540;
T_7 ;
    %vpi_call/w 4 48 "$dumpfile", "checked_tb.vcd" {0 0 0};
    %vpi_call/w 4 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ff05540 {0 0 0};
    %vpi_call/w 4 50 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff197b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13ff19b10_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x13ff19c70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19bc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff199b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ff19920_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 162 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 163 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/checked_tb.sv";
    "hdl/checked.sv";
