// Seed: 2323598039
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    output supply0 id_13,
    output wand id_14,
    input wor id_15,
    input wire id_16,
    output wire id_17,
    input uwire id_18
);
  assign id_8 = (1);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wor id_8,
    output supply1 id_9,
    output wand id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13
);
  wire id_15;
  module_0(
      id_6,
      id_11,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_10,
      id_12,
      id_1,
      id_7,
      id_7,
      id_8,
      id_8,
      id_1,
      id_4,
      id_0,
      id_4
  );
endmodule
