#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Mon Feb 17 14:17:37 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N:"C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd":33:7:33:22|Top entity is set to UartTxFifoExtClk.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'.
@N: CD895 :"C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Process completed successfully.
# Mon Feb 17 14:17:38 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Process completed successfully.
# Mon Feb 17 14:17:38 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v" (library work)
Verilog syntax check successful!
File C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v changed - recompiling
File C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0.v changed - recompiling
File C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v changed - recompiling
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":126:7:126:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG775 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v":5:7:5:32|Synthesizing module EvalSandbox_MSS_CCC_0_FCCC in library work.
Running optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v":9:7:9:25|Synthesizing module EvalSandbox_MSS_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":5:7:5:34|Synthesizing module EvalSandbox_MSS_FABOSC_0_OSC in library work.
Running optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC .......
@W: CL318 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v":9:7:9:21|Synthesizing module EvalSandbox_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\FCCC_C0\FCCC_C0.v":139:7:139:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":138:7:138:9|Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v":9:7:9:22|Synthesizing module EvalBoardSandbox in library work.
@N: CG794 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v":260:19:260:38|Using module RegisterSpacePorts from library homebrew
@N: CG794 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v":322:12:322:24|Using module SpiDacPorts from library homebrew
@N: CG794 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v":338:17:338:34|Using module UartRxFifoExtClk from library includes
@N: CG794 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalBoardSandbox\EvalBoardSandbox.v":356:17:356:34|Using module UartTxFifoExtClk from library includes
Running optimization stage 1 on EvalBoardSandbox .......
Finished optimization stage 1 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on EvalBoardSandbox .......
Finished optimization stage 2 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on EvalSandbox_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC .......
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on EvalSandbox_MSS_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 100MB peak: 100MB)


Process completed successfully.
# Mon Feb 17 14:17:50 2025

###########################################################]
###########################################################[
@N:"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":13:7:13:24|Top entity is set to RegisterSpacePorts.
File C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd changed - recompiling
File C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd changed - recompiling
File C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd changed - recompiling
File C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd changed - recompiling
File C:\Users\SKaye\repos5\firmware\include\fpga\UartRxFifoExtClk.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd'.
@N: CD895 :"C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd":33:7:33:22|Synthesizing includes.uarttxfifoextclk.implementation.
@N: CD233 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd":122:15:122:16|Using sequential encoding for type states.
@N: CD604 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd":273:5:273:18|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\IBufP2.vhd":30:7:30:17|Synthesizing includes.ibufp2ports.ibufp2.
Post processing for includes.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd":30:7:30:12|Synthesizing includes.uarttx.behaviour.
@W: CD610 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTx.vhd":96:13:96:24|Index value 0 to 15 could be out of prefix range 7 downto 0. 
Post processing for includes.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\gated_fifo.vhd":11:7:11:16|Synthesizing includes.gated_fifo.rtl.
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd":11:7:11:10|Synthesizing includes.fifo.rtl.
Post processing for includes.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=1024, width=8
@A: CL282 :"C:\Users\SKaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Post processing for includes.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Post processing for includes.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
@A: CL282 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartTxFifoExtClk.vhd":205:2:205:3|Feedback mux created for signal CurrentState[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxFifoExtClk.vhd":34:7:34:22|Synthesizing includes.uartrxfifoextclk.implementation.
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd":34:7:34:18|Synthesizing includes.uartrxextclk.implementation.
@N: CD630 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd":32:7:32:15|Synthesizing includes.uartrxraw.behaviour.
Post processing for includes.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
@A: CL282 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal RReg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal DataO[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Post processing for includes.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Post processing for includes.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CD630 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":21:7:21:17|Synthesizing homebrew.spidacports.spidac.
@W: CG296 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":83:2:83:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":89:19:89:22|Referenced variable cpol is not in sensitivity list.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":59:9:59:16|Signal dacnum_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":67:9:67:12|Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":68:9:68:12|Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for homebrew.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
@W: CL111 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":86:4:86:5|All reachable assignments to nCs(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":86:4:86:5|All reachable assignments to DataToMosiLatched are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CD630 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":13:7:13:24|Synthesizing homebrew.registerspaceports.registerspace.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":234:9:234:25|Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":236:9:236:25|Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":237:9:237:25|Signal uart3clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":241:9:241:36|Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":242:9:242:34|Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":260:9:260:19|Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for homebrew.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":57:4:57:17|Signal DacFBdSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":56:4:56:17|Signal DacEBdSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":55:4:55:17|Signal DacDBdSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":54:4:54:17|Signal DacCBdSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":53:4:53:17|Signal DacBBdSetpoint is floating; a simulation mismatch is possible.
@W: CL240 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":52:4:52:17|Signal DacABdSetpoint is floating; a simulation mismatch is possible.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":317:6:317:7|Pruning unused register DacDSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":317:6:317:7|Pruning unused register DacCSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":317:6:317:7|Pruning unused register DacBSetpoint_i_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":317:6:317:7|Pruning unused register DacASetpoint_i_5(31 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal WriteUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal WriteClkDac. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal Uart0FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal ReadUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal ClkDacWrite[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal Uart0TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal nHVEn1_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal Ux1SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal Uart0OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal PowernEn_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal PowernEnHV_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal HVDis2_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal ReadAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":304:4:304:5|Feedback mux created for signal WriteAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
Running optimization stage 2 on RegisterSpacePorts .......
@W: CL246 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":23:4:23:10|Input port bits 31 to 10 of address(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":24:4:24:9|Input port bits 31 to 27 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":24:4:24:9|Input port bit 23 of datain(31 downto 0) is unused 
@W: CL247 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":24:4:24:9|Input port bit 21 of datain(31 downto 0) is unused 
@W: CL246 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":24:4:24:9|Input port bits 19 to 17 of datain(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":38:4:38:11|Input DbusAddr is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":39:4:39:10|Input DEnable is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":66:4:66:23|Input DacTransferCompleteB is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":67:4:67:23|Input DacTransferCompleteC is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":68:4:68:23|Input DacTransferCompleteD is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":69:4:69:23|Input DacTransferCompleteE is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":70:4:70:23|Input DacTransferCompleteF is unused.
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\RegisterSpace.vhd":106:4:106:19|Input Uart0TxFifoCount is unused.
Finished optimization stage 2 on RegisterSpacePorts (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on SpiDacPorts .......
@N: CL159 :"C:\MicroSemiProj\Libero\Ux1_Ver2\hdl\SpiDac.vhd":40:2:40:9|Input WriteDac is unused.
Finished optimization stage 2 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on UartRxExtClk .......
@N: CL159 :"C:\Users\SKaye\repos5\firmware\include\fpga\UartRxExtClk.vhd":37:2:37:4|Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on UartRxFifoExtClk .......
Finished optimization stage 2 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on fifo_8_10 .......
Finished optimization stage 2 on fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on gated_fifo_8_10 .......
Finished optimization stage 2 on gated_fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)
Running optimization stage 2 on UartTxFifoExtClk .......
Finished optimization stage 2 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 107MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 103MB peak: 107MB)


Process completed successfully.
# Mon Feb 17 14:17:56 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
File C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\layer0.srs changed - recompiling
File C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\EvalBoardSandbox_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 17 14:17:57 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\EvalBoardSandbox_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 25MB peak: 25MB)

Process took 0h:00m:19s realtime, 0h:00m:18s cputime

Process completed successfully.
# Mon Feb 17 14:17:57 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
File C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\EvalBoardSandbox_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 17 14:17:58 2025

###########################################################]
Premap Report

# Mon Feb 17 14:17:58 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)

Reading constraint file: C:\MicroSemiProj\Libero\Ux1_Ver2\designer\EvalBoardSandbox\synthesis.fdc
@L: C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\EvalBoardSandbox_scck.rpt 
See clock summary report "C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\EvalBoardSandbox_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

NConnInternalConnection caching is on
@W: BN132 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.empty_r is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.full_r is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":123:2:123:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.we_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.re_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.Last_wone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxFifo.Last_rone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\uarttx.vhd":59:2:59:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxUart.Busy_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\uarttx.vhd":59:2:59:3|User-specified initial value defined for instance UartTxFifoExtClk_0.UartTxUart.LastGo is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|User-specified initial value defined for instance UartTxFifoExtClk_0.CurrentState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|User-specified initial value defined for instance UartTxFifoExtClk_0.NextState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.WriteDacs_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.nHVEn1_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.Ux1SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.Uart0OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.PowernEn_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.PowernEnHV_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.HVDis2_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.LastWriteReq is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|User-specified initial value defined for instance RegisterSpacePorts_0.LastReadReq is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)

@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.LastReadReq is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.LastWriteReq is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.WriteDacs_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\spidac.vhd":86:4:86:5|Sequential instance SpiDacPorts_0.Sck_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\spidac.vhd":86:4:86:5|Sequential instance SpiDacPorts_0.XferComplete_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|Sequential instance UartTxFifoExtClk_0.ReadStrobe is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|Sequential instance UartTxFifoExtClk_0.StartTx is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.PPSCountReset is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.ReadAck is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.ReadUart0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.Uart0FifoReset is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.WriteAck is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.WriteClkDac is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.WriteUart0 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\spidac.vhd":86:4:86:5|Sequential instance SpiDacPorts_0.Mosi_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartRxFifoExtClk_0.UartFifo.Last_rone_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartRxFifoExtClk_0.UartFifo.Last_wone_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartRxFifoExtClk_0.UartFifo.r_ack is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartRxFifoExtClk_0.UartFifo.re_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartRxFifoExtClk_0.UartFifo.we_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.Last_rone_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.Last_wone_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.r_ack is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.re_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.we_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Sequential instance UartRxFifoExtClk_0.UartFifo.fifo_i.empty_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Sequential instance UartRxFifoExtClk_0.UartFifo.fifo_i.full_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.empty_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Sequential instance UartTxFifoExtClk_0.UartTxFifo.fifo_i.full_r is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.HVDis2_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.PowernEnHV_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.PowernEn_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.Uart0OE_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.Ux1SelJmp_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Sequential instance RegisterSpacePorts_0.nHVEn1_i is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO156 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|RAM ram[7:0] removed due to constant propagation. 
@W: MO156 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|RAM ram[7:0] removed due to constant propagation. 
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\hdl\spidac.vhd":86:4:86:5|Sequential instance SpiDacPorts_0.DataFromMiso_1[31] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)

@N: BN362 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Removing sequential instance counter_r[10:0] (in view: includes.fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: includes.gated_fifo_8_10_0(rtl)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":162:1:162:11|Removing instance IBufStartTx (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":138:1:138:10|Removing instance UartTxFifo (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":192:1:192:7|Removing instance IBufCts (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":182:1:182:18|Removing instance IBufTxInProgress_i (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uartrxextclk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: includes.UartRxExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uartrxextclk.vhd":88:1:88:4|Removing instance Uart (in view: includes.UartRxExtClk(implementation)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos5\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Removing sequential instance counter_r[10:0] (in view: includes.fifo_8_10_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\gated_fifo.vhd":63:1:63:6|Removing instance fifo_i (in view: includes.gated_fifo_8_10_1(rtl)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uartrxfifoextclk.vhd":133:1:133:4|Removing instance Uart (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uartrxfifoextclk.vhd":156:1:156:8|Removing instance UartFifo (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uartrxfifoextclk.vhd":147:1:147:12|Removing instance ClkSyncWrite (in view: includes.UartRxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v":338:17:338:34|Removing instance UartRxFifoExtClk_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v":356:17:356:34|Removing instance UartTxFifoExtClk_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Removing sequential instance Uart0TxFifoData[7:0] (in view: homebrew.RegisterSpacePorts(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Removing sequential instance ClkDacWrite[15:0] (in view: homebrew.RegisterSpacePorts(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos5\firmware\include\fpga\uarttxfifoextclk.vhd":170:1:170:10|Removing instance UartTxUart (in view: includes.UartTxFifoExtClk(implementation)) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@W: MT688 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST 
@W: MT688 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 
@W: MT688 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 


Clock Summary
******************

          Start                                                  Requested     Requested     Clock                         Clock                Clock
Level     Clock                                                  Frequency     Period        Type                          Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                               51.0 MHz      19.608        declared                      default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL1                              102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     86   
1 .         FCCC_C0_0/FCCC_C0_0/GL0                              102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     0    
2 ..          EvalSandbox_MSS_0/CCC_0/GL0                        102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     36   
                                                                                                                                                     
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup     15   
=====================================================================================================================================================



Clock Load Summary
***********************

                                                       Clock     Source                                                                 Clock Pin                                                           Non-clock Pin     Non-clock Pin                                                        
Clock                                                  Load      Pin                                                                    Seq Example                                                         Seq Example       Comb Example                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                               0         CLK0_PAD(port)                                                         -                                                                   -                 FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)                            
FCCC_C0_0/FCCC_C0_0/GL1                                86        FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                                  RegisterSpacePorts_0.Uart0ClkDivider_i[7:0].C                       -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)                                 
FCCC_C0_0/FCCC_C0_0/GL0                                0         FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                  -                                                                   -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                 
EvalSandbox_MSS_0/CCC_0/GL0                            36        EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                              EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                   
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core.C                 -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===================================================================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\EvalBoardSandbox.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 182MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\EvalBoardSandbox_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 182MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 92MB peak: 183MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Feb 17 14:18:01 2025

###########################################################]
Map & Optimize Report

# Mon Feb 17 14:18:01 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\microsemiproj\libero\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Removing sequential instance RegisterSpacePorts_0.DataOut[31:0] (in view: work.EvalBoardSandbox(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\microsemiproj\libero\ux1_ver2\hdl\registerspace.vhd":304:4:304:5|Removing sequential instance RegisterSpacePorts_0.Uart0ClkDivider_i[7:0] (in view: work.EvalBoardSandbox(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v":322:12:322:24|Removing instance SpiDacPorts_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN114 :"c:\microsemiproj\libero\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":23:36:23:43|Removing instance FCCC_C0_0.FCCC_C0_0.CCC_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN114 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v":450:9:450:20|Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN114 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v":216:0:216:13|Removing instance EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN115 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v":338:0:338:11|Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN114 :"c:\microsemiproj\libero\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v":20:36:20:43|Removing instance EvalSandbox_MSS_0.CCC_0.CCC_INST (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 178MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		100000.00ns		   0 /         0

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 179MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 179MB)

Writing Analyst data base C:\MicroSemiProj\Libero\Ux1_Ver2\synthesis\synwork\EvalBoardSandbox_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 179MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 179MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 179MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 175MB peak: 179MB)

@N: MT615 |Found clock CLK0_PAD with period 19.61ns 


##### START OF TIMING REPORT #####[
# Timing report written on Mon Feb 17 14:18:06 2025
#


Top view:               EvalBoardSandbox
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\MicroSemiProj\Libero\Ux1_Ver2\designer\EvalBoardSandbox\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK0_PAD           51.0 MHz      NA            19.608        NA            NA        declared     default_clkgroup
==================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform
@W: MT548 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":7:0:7:0|Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.
@W: MT548 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":9:0:9:0|Source for clock EvalSandbox_MSS_0/CCC_0/GL0 not found in netlist.
@W: MT548 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":10:0:10:0|Source for clock FCCC_C0_0/FCCC_C0_0/GL0 not found in netlist.
@W: MT548 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":11:0:11:0|Source for clock FCCC_C0_0/FCCC_C0_0/GL1 not found in netlist.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":13:0:13:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":16:0:16:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/microsemiproj/libero/ux1_ver2/designer/evalboardsandbox/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 179MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 179MB)

---------------------------------------
Resource Usage Report for EvalBoardSandbox 

Mapping to part: m2s010vf400std

Sequential Cells: 
SLE            0 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 41
I/O primitives: 38
OUTBUF         38 uses


Total LUTs:    0

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  0 + 0 + 0 + 0 = 0;
Total number of LUTs after P&R:  0 + 0 + 0 + 0 = 0;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 63MB peak: 179MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Mon Feb 17 14:18:06 2025

###########################################################]
