INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab_3/Lab_3.srcs/sources_1/new/myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab_3/Lab_3.srcs/sim_1/new/tb_myAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab_3/Lab_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
