var searchData=
[
  ['a_0',['Additional requirements for RTX on Cortex-A',['../cre_rtx_proj.html#cre_rtx_cortexa',1,'']]],
  ['a_20first_20cmsis_20rtos2_20project_1',['Exercise 1 - A First CMSIS-RTOS2 Project',['../rtos2_tutorial.html#rtos2_tutorial_ex1',1,'']]],
  ['a5_20a7_20a9_20target_20processor_2',['Cortex-A5/A7/A9 target processor',['../rtx_system_reqs.html#tpCortexA5_A7_A9',1,'']]],
  ['a7_20a9_20target_20processor_3',['Cortex-A5/A7/A9 target processor',['../rtx_system_reqs.html#tpCortexA5_A7_A9',1,'']]],
  ['a9_20target_20processor_4',['Cortex-A5/A7/A9 target processor',['../rtx_system_reqs.html#tpCortexA5_A7_A9',1,'']]],
  ['absolute_20time_20delay_5',['Absolute Time Delay',['../rtos2_tutorial.html#rtos2_tutorial_abs_time_delay',1,'']]],
  ['access_6',['Access',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__Core__Register__gr.html',0,'Core Register Access'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__ITM__Debug__gr.html',0,'Debug Access'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__peripheral__gr.html',0,'Peripheral Access']]],
  ['access_7',['[MISRA Note 9]: Pointer conversions for register access',['../misraCompliance5.html#MISRA_9',1,'']]],
  ['access_20functions_8',['Core Register Access Functions',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__coreregister__trustzone__functions.html',0,'']]],
  ['access_20instructions_9',['[MISRA Note 12]: Usage of exclusive access instructions',['../misraCompliance5.html#MISRA_12',1,'']]],
  ['access_20to_20cmsis_20rtx_10',['Access to CMSIS-RTX',['../index.html#rtx_access',1,'']]],
  ['accessing_20the_20cmsis_20rtos2_20api_11',['Accessing the CMSIS-RTOS2 API',['../rtos2_tutorial.html#rtos2_tutorial_access',1,'']]],
  ['acpr_12',['ACPR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structTPI__Type.html#a9e5e4421ef9c3d5b7ff8b24abd4e99b3',0,'TPI_Type']]],
  ['actlr_13',['ACTLR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structICB__Type.html#ac43ad74d42fdfff0055b2a62705474f3',0,'ICB_Type::ACTLR'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCnSCB__Type.html#a13af9b718dde7481f1c0344f00593c23',0,'SCnSCB_Type::ACTLR']]],
  ['add_20event_20recorder_20visibility_14',['Add Event Recorder Visibility',['../cre_rtx_proj.html#cre_rtx_proj_er',1,'']]],
  ['add_20support_20for_20rtx_20specific_20functions_15',['Add support for RTX specific functions',['../cre_rtx_proj.html#cre_rtx_proj_specifics',1,'']]],
  ['additional_20requirements_20for_20rtx_20on_20cortex_20a_16',['Additional requirements for RTX on Cortex-A',['../cre_rtx_proj.html#cre_rtx_cortexa',1,'']]],
  ['adr_17',['ADR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#af084e1b2dad004a88668efea1dfe7fa1',0,'SCB_Type']]],
  ['affinity_5fmask_18',['affinity_mask',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html#aaf358099120136bf63c5e53cf5d40043',0,'osThreadAttr_t']]],
  ['afsr_19',['AFSR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#ab65372404ce64b0f0b35e2709429404e',0,'SCB_Type']]],
  ['aircr_20',['AIRCR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380',0,'SCB_Type']]],
  ['alignment_21',['[MISRA Note 7]: Check for proper pointer alignment',['../misraCompliance5.html#MISRA_7',1,'']]],
  ['allocation_22',['Allocation',['../theory_of_operation.html#rtx_MemoryAllocation',1,'Memory Allocation'],['../config_rtx5.html#mutexConfig_obj',1,'Object-specific Memory Allocation']]],
  ['allocation_23',['allocation',['../config_rtx5.html#timerConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#eventFlagsConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#semaphoreConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#memPoolConfig_obj',1,'Object-specific memory allocation'],['../config_rtx5.html#msgQueueConfig_obj',1,'Object-specific memory allocation']]],
  ['allocation_20management_24',['[MISRA Note 8]: Memory allocation management',['../misraCompliance5.html#MISRA_8',1,'']]],
  ['an_20rtx5_20project_25',['Create an RTX5 Project',['../cre_rtx_proj.html',1,'']]],
  ['and_20clock_20configuration_26',['System and Clock Configuration',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__system__init__gr.html',0,'']]],
  ['and_20control_27',['Kernel Information and Control',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__KernelCtrl.html',0,'']]],
  ['and_20exceptions_20nvic_28',['Interrupts and Exceptions (NVIC)',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__NVIC__gr.html',0,'']]],
  ['and_20managing_20threads_29',['Exercise 2 - Creating and Managing Threads',['../rtos2_tutorial.html#rtos2_tutorial_ex2',1,'']]],
  ['and_20priority_30',['Thread Management and Priority',['../rtos2_tutorial.html#rtos2_tutorial_thread_mgmt',1,'']]],
  ['and_20stack_20space_31',['Configuration of Thread Count and Stack Space',['../config_rtx5.html#threadConfig_countstack',1,'']]],
  ['and_20system_5f_20device_20h_32',['System Configuration Files system_&lt;Device&gt;.c and system_&lt;Device&gt;.h',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/system_c_pg.html',0,'']]],
  ['api_33',['API',['../rtos2_tutorial.html#rtos2_tutorial_access',1,'Accessing the CMSIS-RTOS2 API'],['../group__rtos2__api.html',1,'CMSIS-RTOS2 API'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS.html',0,'CMSIS-RTOS2 API'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__TickAPI.html',0,'OS Tick API'],['../group__rtx5__specific.html',1,'RTX v5 Specific API']]],
  ['api_34',['api',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__KernelCtrl.html#a76a1ef1a4d3d9bd3e70783051f22a6d3',0,'osVersion_t']]],
  ['apsr_5ftype_35',['APSR_Type',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/unionAPSR__Type.html',0,'']]],
  ['are_20void_20pointers_36',['[MISRA Note 2]: Object identifiers are void pointers',['../misraCompliance5.html#MISRA_2',1,'']]],
  ['arg_37',['arg',['../group__rtx5__specific__types.html#a9ce2ec4812a92cb6ab39f6e81e9173a9',1,'osRtxTimerFinfo_t']]],
  ['arm_20c_20library_20multi_20threading_20protection_38',['Arm C library multi-threading protection',['../theory_of_operation.html#cre_rtx_proj_clib_arm',1,'']]],
  ['arm_20cmsis_20solution_20extension_39',['In the Arm CMSIS Solution extension',['../cre_rtx_proj.html#autotoc_md0',1,'']]],
  ['arm_5fmpu_5fclrregion_40',['ARM_MPU_ClrRegion',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',0,'ARM_MPU_ClrRegion(uint32_t rnr)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga9dcb0afddf4ac351f33f3c7a5169c62c',0,'ARM_MPU_ClrRegion(uint32_t rnr)(Global Namespace)']]],
  ['arm_5fmpu_5fclrregion_5fns_41',['ARM_MPU_ClrRegion_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gac526bc5bfcf048ce57a44c0c0cdadbe4',0,]]],
  ['arm_5fmpu_5fclrregionex_42',['ARM_MPU_ClrRegionEx',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga01fa1151c9ec0ba5de76f908c0999316',0,]]],
  ['arm_5fmpu_5fdisable_43',['ARM_MPU_Disable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#ga7cbc0a4a066ed90e85c8176228235d57',0,'ARM_MPU_Disable()(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga61814eba4652a0fdfb76bbe222086327',0,'ARM_MPU_Disable(void)(Global Namespace)']]],
  ['arm_5fmpu_5fdisable_5fns_44',['ARM_MPU_Disable_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga389f9b6049d176bc83f9964d3259b712',0,]]],
  ['arm_5fmpu_5fenable_45',['ARM_MPU_Enable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#ga31406efd492ec9a091a70ffa2d8a42fb',0,'ARM_MPU_Enable(uint32_t MPU_CTRL)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga5a3f40314553baccdeea551f86d9a997',0,'ARM_MPU_Enable(uint32_t MPU_Control)(Global Namespace)']]],
  ['arm_5fmpu_5fenable_5fns_46',['ARM_MPU_Enable_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga5866c75d6deb9148a1e9af6337eec50a',0,]]],
  ['arm_5fmpu_5fload_47',['ARM_MPU_Load',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#gafa27b26d5847fa8e465584e376b6078a',0,'ARM_MPU_Load(MPU_Region_t const *table, uint32_t cnt)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gaca76614e3091c7324aa9d60e634621bf',0,'ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const *table, uint32_t cnt)(Global Namespace)']]],
  ['arm_5fmpu_5fload_5fns_48',['ARM_MPU_Load_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga7f8c6e09be98067d613e4df1832c543d',0,]]],
  ['arm_5fmpu_5floadex_49',['ARM_MPU_LoadEx',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gab6094419f2abd678f1f3b121cd115049',0,]]],
  ['arm_5fmpu_5forderedmemcpy_50',['ARM_MPU_OrderedMemcpy',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#gac1a949403bf84eecaf407003fb553ae7',0,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gac1a949403bf84eecaf407003fb553ae7',0,'ARM_MPU_OrderedMemcpy(volatile uint32_t *dst, const uint32_t *__RESTRICT src, uint32_t len)(Global Namespace)']]],
  ['arm_5fmpu_5fregion_5ft_51',['ARM_MPU_Region_t',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structARM__MPU__Region__t.html',0,'']]],
  ['arm_5fmpu_5fsetmemattr_52',['ARM_MPU_SetMemAttr',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gab5b3c0a53d19c09a5550f1d9071ae65c',0,]]],
  ['arm_5fmpu_5fsetmemattr_5fns_53',['ARM_MPU_SetMemAttr_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga5100a150a755902af2455a455a329ef9',0,]]],
  ['arm_5fmpu_5fsetmemattrex_54',['ARM_MPU_SetMemAttrEx',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga1799413f08a157d636a1491371c15ce2',0,]]],
  ['arm_5fmpu_5fsetregion_55',['ARM_MPU_SetRegion',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#ga16931f9ad84d7289e8218e169ae6db5d',0,'ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga6d7f220015c070c0e469948c1775ee3d',0,'ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)(Global Namespace)']]],
  ['arm_5fmpu_5fsetregion_5fns_56',['ARM_MPU_SetRegion_NS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga7566931ca9bb9f22d213a67ec5f8c745',0,]]],
  ['arm_5fmpu_5fsetregionex_57',['ARM_MPU_SetRegionEx',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html#ga042ba1a6a1a58795231459ac0410b809',0,'ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)(Global Namespace)'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#ga3d50ba8546252bea959e45c8fdf16993',0,'ARM_MPU_SetRegionEx(MPU_Type *mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)(Global Namespace)']]],
  ['arm_5fmpu_5ftype_58',['ARM_MPU_TYPE',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html#gabd11943b38cdf185dcb8e60e459d5854',0,]]],
  ['arm_5fpmu_5fcntr_5fdisable_59',['ARM_PMU_CNTR_Disable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga76c6f266544c53d93801cfb614155420',0,]]],
  ['arm_5fpmu_5fcntr_5fenable_60',['ARM_PMU_CNTR_Enable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga22e481855ab257180e24f01a38623887',0,]]],
  ['arm_5fpmu_5fcntr_5fincrement_61',['ARM_PMU_CNTR_Increment',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga27b07d38050a16ce416bfaf151a24944',0,]]],
  ['arm_5fpmu_5fcyccnt_5freset_62',['ARM_PMU_CYCCNT_Reset',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga4288c08039886cd24eb2dd4e743fb97e',0,]]],
  ['arm_5fpmu_5fdisable_63',['ARM_PMU_Disable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga74273d4a47cf1a5e99d857a3e8896f10',0,]]],
  ['arm_5fpmu_5fenable_64',['ARM_PMU_Enable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga618e7140a774ac2a31a59db4b7d13abc',0,]]],
  ['arm_5fpmu_5fevcntr_5fall_5freset_65',['ARM_PMU_EVCNTR_ALL_Reset',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga90527859e6f0ef980300c86c2916ee79',0,]]],
  ['arm_5fpmu_5fget_5fccntr_66',['ARM_PMU_Get_CCNTR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#gaaa18c27d39f5a55c1b621f5296b88112',0,]]],
  ['arm_5fpmu_5fget_5fcntr_5fovs_67',['ARM_PMU_Get_CNTR_OVS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga70436b378b75bdfe3fcb47697d309a96',0,]]],
  ['arm_5fpmu_5fget_5fevcntr_68',['ARM_PMU_Get_EVCNTR',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga9768cbaffcf2c0b31febe96db91a85d8',0,]]],
  ['arm_5fpmu_5fset_5fcntr_5firq_5fdisable_69',['ARM_PMU_Set_CNTR_IRQ_Disable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga731b6cd01c6eaa6f909164602f19d0bc',0,]]],
  ['arm_5fpmu_5fset_5fcntr_5firq_5fenable_70',['ARM_PMU_Set_CNTR_IRQ_Enable',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga133168437a20566d319c78b751425c44',0,]]],
  ['arm_5fpmu_5fset_5fcntr_5fovs_71',['ARM_PMU_Set_CNTR_OVS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga18376f0e3829e93e99149847667e5864',0,]]],
  ['arm_5fpmu_5fset_5fevtyper_72',['ARM_PMU_Set_EVTYPER',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html#ga77ee08f0b3e77d4559cb79fde30d89e9',0,]]],
  ['armv6_20m_20v7_20m_73',['MPU Functions for Armv6-M/v7-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu__functions.html',0,'']]],
  ['armv8_201_20m_74',['Armv8 1 M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__events__armv81.html',0,'PMU Events for Armv8.1-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__pmu8__functions.html',0,'PMU Functions for Armv8.1-M']]],
  ['armv8_20m_75',['Armv8 M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__mpu8__functions.html',0,'MPU Functions for Armv8-M'],['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/using_TrustZone_pg.html',0,'Using TrustZone for Armv8-M']]],
  ['armv8_20m_20v8_201_20m_76',['TrustZone for Armv8-M/v8.1-M',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/group__trustzone__functions.html',0,'']]],
  ['assembly_20code_77',['assembly code',['../misraCompliance5.html#MISRA_11',1,'[MISRA Note 11]: SVC calls use assembly code'],['../todo.html#_todo000001',1,'[MISRA Note 11]: SVC calls use assembly code']]],
  ['attr_78',['attr',['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxThread_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxTimer_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxEventFlags_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxMutex_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxSemaphore_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxMemoryPool_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxMessageQueue_t::attr'],['../group__rtx5__specific__types.html#a28478ea2856f6286899bc90b2c6a1ec4',1,'osRtxObject_t::attr']]],
  ['attr_5fbits_79',['attr_bits',['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__EventFlags.html#a6e93b49cb79c12f768d72580c7731f30',0,'osEventFlagsAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__PoolMgmt.html#a6e93b49cb79c12f768d72580c7731f30',0,'osMemoryPoolAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__Message.html#a6e93b49cb79c12f768d72580c7731f30',0,'osMessageQueueAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__MutexMgmt.html#a6e93b49cb79c12f768d72580c7731f30',0,'osMutexAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__SemaphoreMgmt.html#a6e93b49cb79c12f768d72580c7731f30',0,'osSemaphoreAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__ThreadMgmt.html#a6e93b49cb79c12f768d72580c7731f30',0,'osThreadAttr_t::attr_bits'],['https://arm-software.github.io/CMSIS_6/v6.0.0/RTOS2/group__CMSIS__RTOS__TimerMgmt.html#a6e93b49cb79c12f768d72580c7731f30',0,'osTimerAttr_t::attr_bits']]],
  ['authstatus_80',['AUTHSTATUS',['https://arm-software.github.io/CMSIS_6/v6.0.0/Core/structPMU__Type.html#a60a8296d51236329e79d1604080aa9c1',0,'PMU_Type']]]
];
