"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[2996],{1462(e,i,l){l.r(i),l.d(i,{assets:()=>o,contentTitle:()=>r,default:()=>u,frontMatter:()=>a,metadata:()=>g,toc:()=>s});var n=l(8168),t=(l(6540),l(5680));const a={},r="\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0",g={unversionedId:"ic-design/intro",id:"ic-design/intro",title:"\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0",description:"\u7b80\u4ecb",source:"@site/docs/ic-design/intro.md",sourceDirName:"ic-design",slug:"/ic-design/intro",permalink:"/semiconductor-docs/docs/ic-design/intro",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/ic-design/intro.md",tags:[],version:"current",frontMatter:{},sidebar:"icDesignSidebar",next:{title:"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1\u89c4\u5219",permalink:"/semiconductor-docs/docs/ic-design/digital/design-rules"}},o={},s=[{value:"\u7b80\u4ecb",id:"\u7b80\u4ecb",level:2},{value:"\u8bbe\u8ba1\u5206\u7c7b",id:"\u8bbe\u8ba1\u5206\u7c7b",level:2},{value:"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1",id:"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1",level:3},{value:"\u6a21\u62df\u7535\u8def\u8bbe\u8ba1",id:"\u6a21\u62df\u7535\u8def\u8bbe\u8ba1",level:3},{value:"FPGA/ASIC\u8bbe\u8ba1",id:"fpgaasic\u8bbe\u8ba1",level:3},{value:"\u8bbe\u8ba1\u6d41\u7a0b",id:"\u8bbe\u8ba1\u6d41\u7a0b",level:2}],d={toc:s};function u({components:e,...i}){return(0,t.yg)("wrapper",(0,n.A)({},d,i,{components:e,mdxType:"MDXLayout"}),(0,t.yg)("h1",{id:"\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0"},"\u82af\u7247\u8bbe\u8ba1\u6982\u8ff0"),(0,t.yg)("h2",{id:"\u7b80\u4ecb"},"\u7b80\u4ecb"),(0,t.yg)("p",null,"\u82af\u7247\u8bbe\u8ba1\uff08IC Design\uff09\u662f\u534a\u5bfc\u4f53\u4ea7\u4e1a\u7684\u6838\u5fc3\u73af\u8282\uff0c\u6db5\u76d6\u4e86\u4ece\u6982\u5ff5\u5230\u6700\u7ec8\u4ea7\u54c1\u7684\u5b8c\u6574\u8bbe\u8ba1\u6d41\u7a0b\u3002"),(0,t.yg)("h2",{id:"\u8bbe\u8ba1\u5206\u7c7b"},"\u8bbe\u8ba1\u5206\u7c7b"),(0,t.yg)("h3",{id:"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1"},"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1"),(0,t.yg)("p",null,"\u6570\u5b57\u7535\u8def\u8bbe\u8ba1\u4e3b\u8981\u5904\u7406\u903b\u8f91\u4fe1\u53f7\uff0c\u5305\u62ec\uff1a"),(0,t.yg)("ul",null,(0,t.yg)("li",{parentName:"ul"},"\u7ec4\u5408\u903b\u8f91\u7535\u8def"),(0,t.yg)("li",{parentName:"ul"},"\u65f6\u5e8f\u903b\u8f91\u7535\u8def"),(0,t.yg)("li",{parentName:"ul"},"\u72b6\u6001\u673a\u8bbe\u8ba1"),(0,t.yg)("li",{parentName:"ul"},"\u65f6\u5e8f\u5206\u6790")),(0,t.yg)("h3",{id:"\u6a21\u62df\u7535\u8def\u8bbe\u8ba1"},"\u6a21\u62df\u7535\u8def\u8bbe\u8ba1"),(0,t.yg)("p",null,"\u6a21\u62df\u7535\u8def\u8bbe\u8ba1\u5904\u7406\u8fde\u7eed\u4fe1\u53f7\uff0c\u5305\u62ec\uff1a"),(0,t.yg)("ul",null,(0,t.yg)("li",{parentName:"ul"},"\u8fd0\u7b97\u653e\u5927\u5668"),(0,t.yg)("li",{parentName:"ul"},"\u7535\u6e90\u7ba1\u7406\u7535\u8def"),(0,t.yg)("li",{parentName:"ul"},"\u5c04\u9891\u7535\u8def"),(0,t.yg)("li",{parentName:"ul"},"\u6570\u636e\u8f6c\u6362\u5668\uff08ADC/DAC\uff09")),(0,t.yg)("h3",{id:"fpgaasic\u8bbe\u8ba1"},"FPGA/ASIC\u8bbe\u8ba1"),(0,t.yg)("ul",null,(0,t.yg)("li",{parentName:"ul"},"\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff08HDL\uff09\u7f16\u7801"),(0,t.yg)("li",{parentName:"ul"},"\u7efc\u5408\uff08Synthesis\uff09"),(0,t.yg)("li",{parentName:"ul"},"\u5e03\u5c40\u5e03\u7ebf\uff08Place & Route\uff09"),(0,t.yg)("li",{parentName:"ul"},"\u65f6\u5e8f\u6536\u655b")),(0,t.yg)("h2",{id:"\u8bbe\u8ba1\u6d41\u7a0b"},"\u8bbe\u8ba1\u6d41\u7a0b"),(0,t.yg)("ol",null,(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u89c4\u683c\u5b9a\u4e49"),"\uff1a\u786e\u5b9a\u4ea7\u54c1\u9700\u6c42\u548c\u6027\u80fd\u6307\u6807"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u67b6\u6784\u8bbe\u8ba1"),"\uff1a\u8bbe\u8ba1\u7cfb\u7edf\u67b6\u6784\u548c\u6a21\u5757\u5212\u5206"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"RTL\u8bbe\u8ba1"),"\uff1a\u4f7f\u7528HDL\u8fdb\u884c\u5bc4\u5b58\u5668\u4f20\u8f93\u7ea7\u8bbe\u8ba1"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u529f\u80fd\u9a8c\u8bc1"),"\uff1a\u9a8c\u8bc1\u8bbe\u8ba1\u662f\u5426\u6ee1\u8db3\u529f\u80fd\u9700\u6c42"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u7efc\u5408"),"\uff1a\u5c06RTL\u8f6c\u6362\u4e3a\u95e8\u7ea7\u7f51\u8868"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u5e03\u5c40\u5e03\u7ebf"),"\uff1a\u7269\u7406\u5b9e\u73b0"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u65f6\u5e8f\u5206\u6790"),"\uff1a\u786e\u4fdd\u65f6\u5e8f\u6ee1\u8db3\u8981\u6c42"),(0,t.yg)("li",{parentName:"ol"},(0,t.yg)("strong",{parentName:"li"},"\u6d41\u7247"),"\uff1a\u751f\u6210\u6700\u7ec8\u7248\u56fe\u5e76\u5236\u9020")),(0,t.yg)("admonition",{title:"\u6ce8\u610f",type:"info"},(0,t.yg)("p",{parentName:"admonition"},"\u73b0\u4ee3\u82af\u7247\u8bbe\u8ba1\u8d8a\u6765\u8d8a\u590d\u6742\uff0c\u901a\u5e38\u9700\u8981\u56e2\u961f\u534f\u4f5c\u548c\u4f7f\u7528\u4e13\u4e1aEDA\u5de5\u5177\u3002")))}u.isMDXComponent=!0}}]);