Transfer Net,Driver,Receiver,R / F,Min Etch Delay (ns),Max Etch Delay (ns),AC-DC Slew Rate (V/ns),Corner,Edge #,Time (ns),Pulse Width (ns),Delay Variation (ns),Driver Probe Point,Receiver Node,Min Raw Etch Delay (ns),Max Raw Etch Delay (ns),Min Derate (ns),Max Derate (ns),Standard Load Delay (ns),Simulation,Ac Noise,Ac Noise Source,PATTERN
sheet4,designator2,designator1,F,1.323,1.626,7.904,TTTE,2,32.238,20.000,0.303,SL_PAD/,designator1_pad,1.724,2.027,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
sheet4,designator2,designator1,R,1.323,1.623,7.982,TTTE,3,52.236,20.000,0.300,SL_PAD/,designator1_pad,1.724,2.024,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
sheet4,designator2,designator1,F,1.328,1.625,8.069,TTTE,4,62.240,10.000,0.297,SL_PAD/,designator1_pad,1.729,2.026,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
sheet4,designator2,designator1,R,1.324,1.625,7.977,TTTE,5,72.238,10.000,0.301,SL_PAD/,designator1_pad,1.725,2.026,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
sheet4,designator2,designator1,F,1.328,1.636,7.795,TTTE,6,82.243,10.000,0.308,SL_PAD/,designator1_pad,1.729,2.037,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
sheet4,designator2,designator1,R,1.325,1.628,7.939,TTTE,7,92.239,10.000,0.303,SL_PAD/,designator1_pad,1.726,2.029,0.000,0.000,0.401,designator2_ttte\designator2_ttte.csd,0.00V,tnet,default_data
