# 1 "arch/arm/boot/dts/omap3-n950.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/omap3-n950.dts"
# 11 "arch/arm/boot/dts/omap3-n950.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/omap3-n950-n9.dtsi" 1
# 11 "arch/arm/boot/dts/omap3-n950-n9.dtsi"
# 1 "arch/arm/boot/dts/omap36xx.dtsi" 1
# 11 "arch/arm/boot/dts/omap36xx.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/media/omap3-isp.h" 1
# 12 "arch/arm/boot/dts/omap36xx.dtsi" 2

# 1 "arch/arm/boot/dts/omap3.dtsi" 1
# 11 "arch/arm/boot/dts/omap3.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm/boot/dts/omap3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 13 "arch/arm/boot/dts/omap3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
# 14 "arch/arm/boot/dts/omap3.dtsi" 2

/ {
 compatible = "ti,omap3430", "ti,omap3";
 interrupt-parent = <&intc>;
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &mmc1;
  mmc1 = &mmc2;
  mmc2 = &mmc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a8";
   device_type = "cpu";
   reg = <0x0>;

   clocks = <&dpll1_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;
  };
 };

 pmu@54000000 {
  compatible = "arm,cortex-a8-pmu";
  reg = <0x54000000 0x800000>;
  interrupts = <3>;
  ti,hwmods = "debugss";
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap3-mpu";
   ti,hwmods = "mpu";
  };

  iva: iva {
   compatible = "ti,iva2.2";
   ti,hwmods = "iva";

   dsp {
    compatible = "ti,omap3-c64";
   };
  };
 };
# 85 "arch/arm/boot/dts/omap3.dtsi"
 ocp@68000000 {
  compatible = "ti,omap3-l3-smx", "simple-bus";
  reg = <0x68000000 0x10000>;
  interrupts = <9 10>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  ti,hwmods = "l3_main";

  l4_core: l4@48000000 {
   compatible = "ti,omap3-l4-core", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x48000000 0x1000000>;

   scm: scm@2000 {
    compatible = "ti,omap3-scm", "simple-bus";
    reg = <0x2000 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x2000 0x2000>;

    omap3_pmx_core: pinmux@30 {
     compatible = "ti,omap3-padconf",
           "pinctrl-single";
     reg = <0x30 0x238>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <16>;
     pinctrl-single,function-mask = <0xff1f>;
    };

    scm_conf: scm_conf@270 {
     compatible = "syscon", "simple-bus";
     reg = <0x270 0x330>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x270 0x330>;

     pbias_regulator: pbias_regulator@2b0 {
      compatible = "ti,pbias-omap3", "ti,pbias-omap";
      reg = <0x2b0 0x4>;
      syscon = <&scm_conf>;
      pbias_mmc_reg: pbias_mmc_omap2430 {
       regulator-name = "pbias_mmc_omap2430";
       regulator-min-microvolt = <1800000>;
       regulator-max-microvolt = <3000000>;
      };
     };

     scm_clocks: clocks {
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    scm_clockdomains: clockdomains {
    };

    omap3_pmx_wkup: pinmux@a00 {
     compatible = "ti,omap3-padconf",
           "pinctrl-single";
     reg = <0xa00 0x5c>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <16>;
     pinctrl-single,function-mask = <0xff1f>;
    };
   };
  };

  aes: aes@480c5000 {
   compatible = "ti,omap3-aes";
   ti,hwmods = "aes";
   reg = <0x480c5000 0x50>;
   interrupts = <0>;
   dmas = <&sdma 65 &sdma 66>;
   dma-names = "tx", "rx";
  };

  prm: prm@48306000 {
   compatible = "ti,omap3-prm";
   reg = <0x48306000 0x4000>;
   interrupts = <11>;

   prm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   prm_clockdomains: clockdomains {
   };
  };

  cm: cm@48004000 {
   compatible = "ti,omap3-cm";
   reg = <0x48004000 0x4000>;

   cm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cm_clockdomains: clockdomains {
   };
  };

  counter32k: counter@48320000 {
   compatible = "ti,omap-counter32k";
   reg = <0x48320000 0x20>;
   ti,hwmods = "counter_32k";
  };

  intc: interrupt-controller@48200000 {
   compatible = "ti,omap3-intc";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x48200000 0x1000>;
  };

  sdma: dma-controller@48056000 {
   compatible = "ti,omap3630-sdma", "ti,omap3430-sdma";
   reg = <0x48056000 0x1000>;
   interrupts = <12>,
         <13>,
         <14>,
         <15>;
   #dma-cells = <1>;
   dma-channels = <32>;
   dma-requests = <96>;
  };

  gpio1: gpio@48310000 {
   compatible = "ti,omap3-gpio";
   reg = <0x48310000 0x200>;
   interrupts = <29>;
   ti,hwmods = "gpio1";
   ti,gpio-always-on;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@49050000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49050000 0x200>;
   interrupts = <30>;
   ti,hwmods = "gpio2";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@49052000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49052000 0x200>;
   interrupts = <31>;
   ti,hwmods = "gpio3";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@49054000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49054000 0x200>;
   interrupts = <32>;
   ti,hwmods = "gpio4";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio@49056000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49056000 0x200>;
   interrupts = <33>;
   ti,hwmods = "gpio5";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@49058000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49058000 0x200>;
   interrupts = <34>;
   ti,hwmods = "gpio6";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  uart1: serial@4806a000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806a000 0x2000>;
   interrupts-extended = <&intc 72>;
   dmas = <&sdma 49 &sdma 50>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart1";
   clock-frequency = <48000000>;
  };

  uart2: serial@4806c000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806c000 0x400>;
   interrupts-extended = <&intc 73>;
   dmas = <&sdma 51 &sdma 52>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart2";
   clock-frequency = <48000000>;
  };

  uart3: serial@49020000 {
   compatible = "ti,omap3-uart";
   reg = <0x49020000 0x400>;
   interrupts-extended = <&intc 74>;
   dmas = <&sdma 53 &sdma 54>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart3";
   clock-frequency = <48000000>;
  };

  i2c1: i2c@48070000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48070000 0x80>;
   interrupts = <56>;
   dmas = <&sdma 27 &sdma 28>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c1";
  };

  i2c2: i2c@48072000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48072000 0x80>;
   interrupts = <57>;
   dmas = <&sdma 29 &sdma 30>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c2";
  };

  i2c3: i2c@48060000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48060000 0x80>;
   interrupts = <61>;
   dmas = <&sdma 25 &sdma 26>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c3";
  };

  mailbox: mailbox@48094000 {
   compatible = "ti,omap3-mailbox";
   ti,hwmods = "mailbox";
   reg = <0x48094000 0x200>;
   interrupts = <26>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <2>;
   ti,mbox-num-fifos = <2>;
   mbox_dsp: dsp {
    ti,mbox-tx = <0 0 0>;
    ti,mbox-rx = <1 0 0>;
   };
  };

  mcspi1: spi@48098000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x48098000 0x100>;
   interrupts = <65>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi1";
   ti,spi-num-cs = <4>;
   dmas = <&sdma 35>,
          <&sdma 36>,
          <&sdma 37>,
          <&sdma 38>,
          <&sdma 39>,
          <&sdma 40>,
          <&sdma 41>,
          <&sdma 42>;
   dma-names = "tx0", "rx0", "tx1", "rx1",
        "tx2", "rx2", "tx3", "rx3";
  };

  mcspi2: spi@4809a000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x4809a000 0x100>;
   interrupts = <66>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi2";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 43>,
          <&sdma 44>,
          <&sdma 45>,
          <&sdma 46>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi3: spi@480b8000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480b8000 0x100>;
   interrupts = <91>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi3";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 15>,
          <&sdma 16>,
          <&sdma 23>,
          <&sdma 24>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi4: spi@480ba000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480ba000 0x100>;
   interrupts = <48>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi4";
   ti,spi-num-cs = <1>;
   dmas = <&sdma 70>, <&sdma 71>;
   dma-names = "tx0", "rx0";
  };

  hdqw1w: 1w@480b2000 {
   compatible = "ti,omap3-1w";
   reg = <0x480b2000 0x1000>;
   interrupts = <58>;
   ti,hwmods = "hdq1w";
  };

  mmc1: mmc@4809c000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x4809c000 0x200>;
   interrupts = <83>;
   ti,hwmods = "mmc1";
   ti,dual-volt;
   dmas = <&sdma 61>, <&sdma 62>;
   dma-names = "tx", "rx";
   pbias-supply = <&pbias_mmc_reg>;
  };

  mmc2: mmc@480b4000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480b4000 0x200>;
   interrupts = <86>;
   ti,hwmods = "mmc2";
   dmas = <&sdma 47>, <&sdma 48>;
   dma-names = "tx", "rx";
  };

  mmc3: mmc@480ad000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480ad000 0x200>;
   interrupts = <94>;
   ti,hwmods = "mmc3";
   dmas = <&sdma 77>, <&sdma 78>;
   dma-names = "tx", "rx";
  };

  mmu_isp: mmu@480bd400 {
   #iommu-cells = <0>;
   compatible = "ti,omap2-iommu";
   reg = <0x480bd400 0x80>;
   interrupts = <24>;
   ti,hwmods = "mmu_isp";
   ti,#tlb-entries = <8>;
  };

  mmu_iva: mmu@5d000000 {
   #iommu-cells = <0>;
   compatible = "ti,omap2-iommu";
   reg = <0x5d000000 0x80>;
   interrupts = <28>;
   ti,hwmods = "mmu_iva";
   status = "disabled";
  };

  wdt2: wdt@48314000 {
   compatible = "ti,omap3-wdt";
   reg = <0x48314000 0x80>;
   ti,hwmods = "wd_timer2";
  };

  mcbsp1: mcbsp@48074000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48074000 0xff>;
   reg-names = "mpu";
   interrupts = <16>,
         <59>,
         <60>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp1";
   dmas = <&sdma 31>,
          <&sdma 32>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp1_fck>;
   clock-names = "fck";
   status = "disabled";
  };

  mcbsp2: mcbsp@49022000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49022000 0xff>,
         <0x49028000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <17>,
         <62>,
         <63>,
         <4>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <1280>;
   ti,hwmods = "mcbsp2", "mcbsp2_sidetone";
   dmas = <&sdma 33>,
          <&sdma 34>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp2_fck>, <&mcbsp2_ick>;
   clock-names = "fck", "ick";
   status = "disabled";
  };

  mcbsp3: mcbsp@49024000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49024000 0xff>,
         <0x4902a000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <22>,
         <89>,
         <90>,
         <5>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp3", "mcbsp3_sidetone";
   dmas = <&sdma 17>,
          <&sdma 18>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp3_fck>, <&mcbsp3_ick>;
   clock-names = "fck", "ick";
   status = "disabled";
  };

  mcbsp4: mcbsp@49026000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49026000 0xff>;
   reg-names = "mpu";
   interrupts = <23>,
         <54>,
         <55>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp4";
   dmas = <&sdma 19>,
          <&sdma 20>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp4_fck>;
   clock-names = "fck";
   status = "disabled";
  };

  mcbsp5: mcbsp@48096000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48096000 0xff>;
   reg-names = "mpu";
   interrupts = <27>,
         <81>,
         <82>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp5";
   dmas = <&sdma 21>,
          <&sdma 22>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp5_fck>;
   clock-names = "fck";
   status = "disabled";
  };

  sham: sham@480c3000 {
   compatible = "ti,omap3-sham";
   ti,hwmods = "sham";
   reg = <0x480c3000 0x64>;
   interrupts = <49>;
   dmas = <&sdma 69>;
   dma-names = "rx";
  };

  smartreflex_core: smartreflex@480cb000 {
   compatible = "ti,omap3-smartreflex-core";
   ti,hwmods = "smartreflex_core";
   reg = <0x480cb000 0x400>;
   interrupts = <19>;
  };

  smartreflex_mpu_iva: smartreflex@480c9000 {
   compatible = "ti,omap3-smartreflex-iva";
   ti,hwmods = "smartreflex_mpu_iva";
   reg = <0x480c9000 0x400>;
   interrupts = <18>;
  };

  timer1: timer@48318000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48318000 0x400>;
   interrupts = <37>;
   ti,hwmods = "timer1";
   ti,timer-alwon;
  };

  timer2: timer@49032000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49032000 0x400>;
   interrupts = <38>;
   ti,hwmods = "timer2";
  };

  timer3: timer@49034000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49034000 0x400>;
   interrupts = <39>;
   ti,hwmods = "timer3";
  };

  timer4: timer@49036000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49036000 0x400>;
   interrupts = <40>;
   ti,hwmods = "timer4";
  };

  timer5: timer@49038000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49038000 0x400>;
   interrupts = <41>;
   ti,hwmods = "timer5";
   ti,timer-dsp;
  };

  timer6: timer@4903a000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903a000 0x400>;
   interrupts = <42>;
   ti,hwmods = "timer6";
   ti,timer-dsp;
  };

  timer7: timer@4903c000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903c000 0x400>;
   interrupts = <43>;
   ti,hwmods = "timer7";
   ti,timer-dsp;
  };

  timer8: timer@4903e000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903e000 0x400>;
   interrupts = <44>;
   ti,hwmods = "timer8";
   ti,timer-pwm;
   ti,timer-dsp;
  };

  timer9: timer@49040000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49040000 0x400>;
   interrupts = <45>;
   ti,hwmods = "timer9";
   ti,timer-pwm;
  };

  timer10: timer@48086000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48086000 0x400>;
   interrupts = <46>;
   ti,hwmods = "timer10";
   ti,timer-pwm;
  };

  timer11: timer@48088000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48088000 0x400>;
   interrupts = <47>;
   ti,hwmods = "timer11";
   ti,timer-pwm;
  };

  timer12: timer@48304000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48304000 0x400>;
   interrupts = <95>;
   ti,hwmods = "timer12";
   ti,timer-alwon;
   ti,timer-secure;
  };

  usbhstll: usbhstll@48062000 {
   compatible = "ti,usbhs-tll";
   reg = <0x48062000 0x1000>;
   interrupts = <78>;
   ti,hwmods = "usb_tll_hs";
  };

  usbhshost: usbhshost@48064000 {
   compatible = "ti,usbhs-host";
   reg = <0x48064000 0x400>;
   ti,hwmods = "usb_host_hs";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   usbhsohci: ohci@48064400 {
    compatible = "ti,ohci-omap3";
    reg = <0x48064400 0x400>;
    interrupts = <76>;
   };

   usbhsehci: ehci@48064800 {
    compatible = "ti,ehci-omap";
    reg = <0x48064800 0x400>;
    interrupts = <77>;
   };
  };

  gpmc: gpmc@6e000000 {
   compatible = "ti,omap3430-gpmc";
   ti,hwmods = "gpmc";
   reg = <0x6e000000 0x02d0>;
   interrupts = <20>;
   dmas = <&sdma 4>;
   dma-names = "rxtx";
   gpmc,num-cs = <8>;
   gpmc,num-waitpins = <4>;
   #address-cells = <2>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  usb_otg_hs: usb_otg_hs@480ab000 {
   compatible = "ti,omap3-musb";
   reg = <0x480ab000 0x1000>;
   interrupts = <92>, <93>;
   interrupt-names = "mc", "dma";
   ti,hwmods = "usb_otg_hs";
   multipoint = <1>;
   num-eps = <16>;
   ram-bits = <12>;
  };

  dss: dss@48050000 {
   compatible = "ti,omap3-dss";
   reg = <0x48050000 0x200>;
   status = "disabled";
   ti,hwmods = "dss_core";
   clocks = <&dss1_alwon_fck>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   dispc@48050400 {
    compatible = "ti,omap3-dispc";
    reg = <0x48050400 0x400>;
    interrupts = <25>;
    ti,hwmods = "dss_dispc";
    clocks = <&dss1_alwon_fck>;
    clock-names = "fck";
   };

   dsi: encoder@4804fc00 {
    compatible = "ti,omap3-dsi";
    reg = <0x4804fc00 0x200>,
          <0x4804fe00 0x40>,
          <0x4804ff00 0x20>;
    reg-names = "proto", "phy", "pll";
    interrupts = <25>;
    status = "disabled";
    ti,hwmods = "dss_dsi1";
    clocks = <&dss1_alwon_fck>, <&dss2_alwon_fck>;
    clock-names = "fck", "sys_clk";
   };

   rfbi: encoder@48050800 {
    compatible = "ti,omap3-rfbi";
    reg = <0x48050800 0x100>;
    status = "disabled";
    ti,hwmods = "dss_rfbi";
    clocks = <&dss1_alwon_fck>, <&dss_ick>;
    clock-names = "fck", "ick";
   };

   venc: encoder@48050c00 {
    compatible = "ti,omap3-venc";
    reg = <0x48050c00 0x100>;
    status = "disabled";
    ti,hwmods = "dss_venc";
    clocks = <&dss_tv_fck>;
    clock-names = "fck";
   };
  };

  ssi: ssi-controller@48058000 {
   compatible = "ti,omap3-ssi";
   ti,hwmods = "ssi";

   status = "disabled";

   reg = <0x48058000 0x1000>,
         <0x48059000 0x1000>;
   reg-names = "sys",
        "gdd";

   interrupts = <71>;
   interrupt-names = "gdd_mpu";

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ssi_port1: ssi-port@4805a000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805a000 0x800>,
          <0x4805a800 0x800>;
    reg-names = "tx",
         "rx";

    interrupts = <67>,
          <68>;
   };

   ssi_port2: ssi-port@4805b000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805b000 0x800>,
          <0x4805b800 0x800>;
    reg-names = "tx",
         "rx";

    interrupts = <69>,
          <70>;
   };
  };
 };
};

/include/ "omap3xxx-clocks.dtsi"
# 14 "arch/arm/boot/dts/omap36xx.dtsi" 2

/ {
 aliases {
  serial3 = &uart4;
 };

 cpus {

  cpu: cpu@0 {
   operating-points = <

    300000 1012500
    600000 1200000
    800000 1325000
   >;
   clock-latency = <300000>;
  };
 };

 ocp@68000000 {
  uart4: serial@49042000 {
   compatible = "ti,omap3-uart";
   reg = <0x49042000 0x400>;
   interrupts = <80>;
   dmas = <&sdma 81 &sdma 82>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart4";
   clock-frequency = <48000000>;
  };

  abb_mpu_iva: regulator-abb-mpu {
   compatible = "ti,abb-v1";
   regulator-name = "abb_mpu_iva";
   #address-cells = <0>;
   #size-cells = <0>;
   reg = <0x483072f0 0x8>, <0x48306818 0x4>;
   reg-names = "base-address", "int-address";
   ti,tranxdone-status-mask = <0x4000000>;
   clocks = <&sys_ck>;
   ti,settling-time = <30>;
   ti,clock-cycles = <8>;
   ti,abb_info = <

   1012500 0 0 0 0 0
   1200000 0 0 0 0 0
   1325000 0 0 0 0 0
   1375000 1 0 0 0 0
   >;
  };

  omap3_pmx_core2: pinmux@480025a0 {
   compatible = "ti,omap3-padconf", "pinctrl-single";
   reg = <0x480025a0 0x5c>;
   #address-cells = <1>;
   #size-cells = <0>;
   #pinctrl-cells = <1>;
   #interrupt-cells = <1>;
   interrupt-controller;
   pinctrl-single,register-width = <16>;
   pinctrl-single,function-mask = <0xff1f>;
  };

  isp: isp@480bc000 {
   compatible = "ti,omap3-isp";
   reg = <0x480bc000 0x12fc
          0x480bd800 0x0600>;
   interrupts = <24>;
   iommus = <&mmu_isp>;
   syscon = <&scm_conf 0x2f0>;
   ti,phy-type = <1>;
   #clock-cells = <1>;
   ports {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  bandgap: bandgap@48002524 {
   reg = <0x48002524 0x4>;
   compatible = "ti,omap36xx-bandgap";
   #thermal-sensor-cells = <0>;
  };
 };

 thermal_zones: thermal-zones {
# 1 "arch/arm/boot/dts/omap3-cpu-thermal.dtsi" 1
# 11 "arch/arm/boot/dts/omap3-cpu-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 12 "arch/arm/boot/dts/omap3-cpu-thermal.dtsi" 2

cpu_thermal: cpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <1000>;
 coefficients = <0 20000>;


 thermal-sensors = <&bandgap 0>;
};
# 100 "arch/arm/boot/dts/omap36xx.dtsi" 2
 };
};


&venc {
 clocks = <&dss_tv_fck>, <&dss_96m_fck>;
 clock-names = "fck", "tv_dac_clk";
};

&ssi {
 status = "ok";

 clocks = <&ssi_ssr_fck>,
   <&ssi_sst_fck>,
   <&ssi_ick>;
 clock-names = "ssi_ssr_fck",
        "ssi_sst_fck",
        "ssi_ick";
};

/include/ "omap34xx-omap36xx-clocks.dtsi"
/include/ "omap36xx-omap3430es2plus-clocks.dtsi"
/include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
/include/ "omap36xx-clocks.dtsi"
# 12 "arch/arm/boot/dts/omap3-n950-n9.dtsi" 2

/ {
 cpus {
  cpu@0 {
   cpu0-supply = <&vcc>;
   operating-points = <

    300000 1012500
    600000 1200000
    800000 1325000
    1000000 1375000
   >;
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x40000000>;
 };

 vemmc: fixedregulator0 {
  compatible = "regulator-fixed";
  regulator-name = "VEMMC";
  regulator-min-microvolt = <2900000>;
  regulator-max-microvolt = <2900000>;
  gpio = <&gpio5 29 0>;
  startup-delay-us = <150>;
  enable-active-high;
 };

 vwlan_fixed: fixedregulator2 {
  compatible = "regulator-fixed";
  regulator-name = "VWLAN";
  gpio = <&gpio2 3 0>;
  enable-active-high;
  regulator-boot-off;
 };

 leds {
  compatible = "gpio-leds";

  heartbeat {
   label = "debug::sleep";
   gpios = <&gpio3 28 0>;
   linux,default-trigger = "default-on";
   pinctrl-names = "default";
   pinctrl-0 = <&debug_leds>;
  };
 };


 vctcxo: vctcxo {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <38400000>;
 };
};

&omap3_pmx_core {
 accelerator_pins: pinmux_accelerator_pins {
  pinctrl-single,pins = <
   ((((0x21da)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
   ((((0x21dc)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
  >;
 };

 debug_leds: pinmux_debug_led_pins {
  pinctrl-single,pins = <
   ((((0x2108)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };

 mmc2_pins: pinmux_mmc2_pins {
  pinctrl-single,pins = <
   ((((0x2158)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215a)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215c)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215e)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2160)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2162)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 wlan_pins: pinmux_wlan_pins {
  pinctrl-single,pins = <
   ((((0x207c)) & 0xffff) - (0x2030)) (0 | 4)
   ((((0x208a)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
  >;
 };

 ssi_pins: pinmux_ssi_pins {
  pinctrl-single,pins = <
   ((((0x217c)) & 0xffff) - (0x2030)) (0 | 1)
   ((((0x217e)) & 0xffff) - (0x2030)) (0 | 1)
   ((((0x2180)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   ((((0x2182)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
   ((((0x2184)) & 0xffff) - (0x2030)) ((1 << 8) | 1)
   ((((0x2186)) & 0xffff) - (0x2030)) ((1 << 8) | 1)
   ((((0x2188)) & 0xffff) - (0x2030)) (0 | 1)
   ((((0x218a)) & 0xffff) - (0x2030)) (0 | 1)
  >;
 };

 ssi_pins_idle: pinmux_ssi_pins_idle {
  pinctrl-single,pins = <
   ((((0x217c)) & 0xffff) - (0x2030)) (0 | 7)
   ((((0x217e)) & 0xffff) - (0x2030)) (0 | 7)
   ((((0x2180)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8)) | 7)
   ((((0x2182)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
   ((((0x2184)) & 0xffff) - (0x2030)) ((1 << 8) | 7)
   ((((0x2186)) & 0xffff) - (0x2030)) ((1 << 8) | 7)
   ((((0x2188)) & 0xffff) - (0x2030)) (0 | 4)
   ((((0x218a)) & 0xffff) - (0x2030)) (0 | 7)
  >;
 };

 modem_pins1: pinmux_modem_core1_pins {
  pinctrl-single,pins = <
   ((((0x207a)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
   ((((0x2100)) & 0xffff) - (0x2030)) (0 | 4)
   ((((0x210a)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };

 uart2_pins: pinmux_uart2_pins {
  pinctrl-single,pins = <
   ((((0x2174)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2176)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2178)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x217a)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
  >;
 };
};

&omap3_pmx_core2 {
 modem_pins2: pinmux_modem_core2_pins {
  pinctrl-single,pins = <
   ((((0x25ec)) & 0xffff) - (0x25a0)) (0 | 4)
  >;
 };
};

&i2c1 {
 clock-frequency = <2900000>;

 twl: twl@48 {
  reg = <0x48>;
  interrupts = <7>;
  interrupt-parent = <&intc>;
 };
};

/include/ "twl4030.dtsi"

&twl {
 compatible = "ti,twl5031";

 twl_power: power {
  compatible = "ti,twl4030-power";
  ti,use_poweroff;
 };
};

&twl_gpio {
 ti,pullups = <0x000001>;
 ti,pulldowns = <0x008106>;
};

&vdac {
 regulator-name = "vdac";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&vpll1 {
 regulator-name = "vpll1";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&vpll2 {
 regulator-name = "vpll2";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&vaux1 {
 regulator-name = "vaux1";
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};


&vaux2 {
 regulator-name = "vaux2";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};


&vaux3 {
 regulator-name = "vaux3";
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&vaux4 {
 regulator-name = "vaux4";
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&vmmc1 {
 regulator-name = "vmmc1";
 regulator-min-microvolt = <1850000>;
 regulator-max-microvolt = <3150000>;
};

&vmmc2 {
 regulator-name = "vmmc2";
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
};

&vintana1 {
 regulator-name = "vintana1";
 regulator-min-microvolt = <1500000>;
 regulator-max-microvolt = <1500000>;
};

&vintana2 {
 regulator-name = "vintana2";
 regulator-min-microvolt = <2750000>;
 regulator-max-microvolt = <2750000>;
};

&vintdig {
 regulator-name = "vintdig";
 regulator-min-microvolt = <1500000>;
 regulator-max-microvolt = <1500000>;
};

&vsim {
 regulator-name = "vsim";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&vio {
 regulator-name = "vio";
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
};

&i2c2 {
 clock-frequency = <400000>;

 as3645a@30 {
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x30>;
  compatible = "ams,as3645a";
  flash@0 {
   reg = <0x0>;
   flash-timeout-us = <150000>;
   flash-max-microamp = <320000>;
   led-max-microamp = <60000>;
   ams,input-max-microamp = <1750000>;
  };
  indicator@1 {
   reg = <0x1>;
   led-max-microamp = <10000>;
  };
 };
};

&i2c3 {
 clock-frequency = <400000>;

 lis302: lis302@1d {
  compatible = "st,lis3lv02d";
  reg = <0x1d>;

  Vdd-supply = <&vaux1>;
  Vdd_IO-supply = <&vio>;

  pinctrl-names = "default";
  pinctrl-0 = <&accelerator_pins>;

                interrupts-extended = <&gpio6 20 2>, <&gpio6 21 2>;


  st,click-single-x;
  st,click-single-y;
  st,click-single-z;


  st,click-threshold-x = <8>;
  st,click-threshold-y = <8>;
  st,click-threshold-z = <10>;


  st,click-time-limit = <9>;


  st,click-latency = <50>;

  st,wakeup-x-hi;
  st,wakeup-y-hi;
  st,wakeup-threshold = <(800/18)>;

  st,wakeup2-z-hi;
  st,wakeup2-threshold = <(1000/18)>;

  st,highpass-cutoff-hz = <2>;


  st,irq1-ff-wu-1;
  st,irq1-ff-wu-2;

  st,irq2-click;

  st,wu-duration-1 = <8>;
  st,wu-duration-2 = <8>;
 };
};

&mmc1 {
 status = "disabled";
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_pins>;
 vmmc-supply = <&vemmc>;
 bus-width = <4>;
 ti,non-removable;
};

&mmc3 {
 status = "disabled";
};

&usb_otg_hs {
 interface-type = <0>;
 usb-phy = <&usb2_phy>;
 phys = <&usb2_phy>;
 phy-names = "usb2-phy";
 mode = <3>;
 power = <50>;
};

&gpmc {
 ranges = <0 0 0x04000000 0x1000000>;

 onenand@0,0 {
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0 0x20000>;

  gpmc,sync-read;
  gpmc,sync-write;
  gpmc,burst-length = <16>;
  gpmc,burst-read;
  gpmc,burst-wrap;
  gpmc,burst-write;
  gpmc,device-width = <2>;
  gpmc,mux-add-data = <2>;
  gpmc,cs-on-ns = <0>;
  gpmc,cs-rd-off-ns = <87>;
  gpmc,cs-wr-off-ns = <87>;
  gpmc,adv-on-ns = <0>;
  gpmc,adv-rd-off-ns = <10>;
  gpmc,adv-wr-off-ns = <10>;
  gpmc,oe-on-ns = <15>;
  gpmc,oe-off-ns = <87>;
  gpmc,we-on-ns = <0>;
  gpmc,we-off-ns = <87>;
  gpmc,rd-cycle-ns = <112>;
  gpmc,wr-cycle-ns = <112>;
  gpmc,access-ns = <81>;
  gpmc,page-burst-access-ns = <15>;
  gpmc,bus-turnaround-ns = <0>;
  gpmc,cycle2cycle-delay-ns = <0>;
  gpmc,wait-monitoring-ns = <0>;
  gpmc,clk-activation-ns = <5>;
  gpmc,wr-data-mux-bus-ns = <30>;
  gpmc,wr-access-ns = <81>;
  gpmc,sync-clk-ps = <15000>;





  partition@0 {
   label = "bootloader";
   reg = <0x00000000 0x00100000>;
  };
  partition@1 {
   label = "config";
   reg = <0x00100000 0x002c0000>;
  };
  partition@2 {
   label = "kernel";
   reg = <0x003c0000 0x01000000>;
  };
  partition@3 {
   label = "log";
   reg = <0x013c0000 0x00200000>;
  };
  partition@4 {
   label = "var";
   reg = <0x015c0000 0x1ca40000>;
  };
  partition@5 {
   label = "moslo";
   reg = <0x1e000000 0x02000000>;
  };
  partition@6 {
   label = "omap2-onenand";
   reg = <0x00000000 0x20000000>;
  };
 };
};

&ssi_port1 {
 pinctrl-names = "default", "idle";
 pinctrl-0 = <&ssi_pins>;
 pinctrl-1 = <&ssi_pins_idle>;

 ti,ssi-cawake-gpio = <&gpio5 23 0>;

 modem: hsi-client {
  pinctrl-names = "default";
  pinctrl-0 = <&modem_pins1 &modem_pins2>;

  hsi-channel-ids = <0>, <1>, <2>, <3>;
  hsi-channel-names = "mcsaab-control",
        "speech-control",
        "speech-data",
        "mcsaab-data";
  hsi-speed-kbps = <96000>;
  hsi-mode = "frame";
  hsi-flow = "synchronized";
  hsi-arb-mode = "round-robin";

  interrupts-extended = <&gpio2 2 1>;

  gpios = <&gpio3 29 0>,
   <&gpio3 24 0>,
   <&gpio1 23 0>;
  gpio-names = "cmt_apeslpx",
        "cmt_rst_rq",
        "cmt_en";
 };
};

&ssi_port2 {
 status = "disabled";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart2_pins>;

 bluetooth {
  compatible = "ti,wl1271-bluetooth-nokia", "nokia,h4p-bluetooth";

  reset-gpios = <&gpio1 26 1>;
  host-wakeup-gpios = <&gpio4 5 0>;
  bluetooth-wakeup-gpios = <&gpio2 5 0>;

  clocks = <&vctcxo>;
  clock-names = "sysclk";
 };
};
# 14 "arch/arm/boot/dts/omap3-n950.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 15 "arch/arm/boot/dts/omap3-n950.dts" 2

/ {
 model = "Nokia N950";
 compatible = "nokia,omap3-n950", "ti,omap36xx", "ti,omap3";

 keys {
  compatible = "gpio-keys";

  keypad_slide {
   label = "Keypad Slide";
   gpios = <&gpio4 13 1>;
   linux,input-type = <0x05>;
   linux,code = <0x0a>;
   wakeup-source;
   pinctrl-names = "default";
   pinctrl-0 = <&keypad_slide_pins>;
  };
 };
};

&omap3_pmx_core {
 keypad_slide_pins: pinmux_debug_led_pins {
  pinctrl-single,pins = <
   ((((0x212a)) & 0xffff) - (0x2030)) ((1 << 8) | 4)
  >;
 };
};

&omap3_pmx_core {
 spi4_pins: pinmux_spi4_pins {
  pinctrl-single,pins = <
   ((((0x218c)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8)) | 1)
   ((((0x2190)) & 0xffff) - (0x2030)) (0 | 1)
   ((((0x2192)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8)) | 1)
   ((((0x2196)) & 0xffff) - (0x2030)) (0 | 1)
  >;
 };
};

&i2c2 {
 smia_1: camera@10 {
  compatible = "nokia,smia";
  reg = <0x10>;

  vana-supply = <&vaux3>;
  clocks = <&isp 0>;
  clock-frequency = <9600000>;
  nokia,nvm-size = <(16 * 64)>;
  port {
   smia_1_1: endpoint {
    link-frequencies = /bits/ 64 <210000000 333600000 398400000>;
    clock-lanes = <0>;
    data-lanes = <1 2>;
    remote-endpoint = <&csi2a_ep>;
   };
  };
 };
};

&isp {
 vdd-csiphy1-supply = <&vaux2>;
 vdd-csiphy2-supply = <&vaux2>;
 ports {
  port@2 {
   reg = <2>;
   csi2a_ep: endpoint {
    remote-endpoint = <&smia_1_1>;
    clock-lanes = <2>;
    data-lanes = <3 1>;
    crc = <1>;
    lane-polarities = <1 1 1>;
   };
  };
 };
};

&mcspi4 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&spi4_pins>;

 wlcore: wlcore@0 {
  compatible = "ti,wl1271";
  pinctrl-names = "default";
  pinctrl-0 = <&wlan_pins>;
  reg = <0>;
  spi-max-frequency = <48000000>;
  clock-xtal;
  ref-clock-frequency = <38400000>;
  interrupts-extended = <&gpio2 10 4>;
  vwlan-supply = <&vwlan_fixed>;
 };
};

&modem {
 compatible = "nokia,n950-modem";
};

&twl {
 twl_audio: audio {
  compatible = "ti,twl4030-audio";
  ti,enable-vibra = <1>;
 };
};

&twl_keypad {
 linux,keymap = < ((((0x00) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((43) & 0xFFFF))
    ((((0x01) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((42) & 0xFFFF))
    ((((0x02) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((127) & 0xFFFF))
    ((((0x03) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((125) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((97) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((14) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((114) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((115) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((44) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((30) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((16) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((17) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((18) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((45) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((31) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((32) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((46) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((47) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((24) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((23) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((22) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((38) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((40) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((21) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((37) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((36) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((35) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((34) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((48) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((51) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((50) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((49) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((52) & 0xFFFF))

    ((((0x00) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((57) & 0xFFFF))
    ((((0x03) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((20) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((103) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((105) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((106) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((108) & 0xFFFF))

    ((((0x03) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((25) & 0xFFFF))
    ((((0x04) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((28) & 0xFFFF))
    ((((0x05) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((53) & 0xFFFF))
    ((((0x06) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((33) & 0xFFFF))
    ((((0x07) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((19) & 0xFFFF))
    >;
};

&lis302 {
 st,axis-x = <(-2)>;
 st,axis-y = <(-1)>;
 st,axis-z = <(-3)>;

 st,min-limit-x = <(-32)>;
 st,min-limit-y = <3>;
 st,min-limit-z = <3>;

 st,max-limit-x = <(-3)>;
 st,max-limit-y = <32>;
 st,max-limit-z = <32>;
};
