--
--	Conversion of CyberPongRemastered.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jan 13 19:30:45 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \FanController:tach_bus_0\ : bit;
SIGNAL \FanController:wtch1\ : bit;
SIGNAL \FanController:tach_bus_1\ : bit;
SIGNAL \FanController:wtch2\ : bit;
SIGNAL \FanController:tach_bus_2\ : bit;
SIGNAL \FanController:wtch3\ : bit;
SIGNAL \FanController:tach_bus_7\ : bit;
SIGNAL \FanController:wtch8\ : bit;
SIGNAL \FanController:tach_bus_4\ : bit;
SIGNAL \FanController:wtch5\ : bit;
SIGNAL \FanController:tach_bus_5\ : bit;
SIGNAL \FanController:wtch6\ : bit;
SIGNAL \FanController:tach_bus_6\ : bit;
SIGNAL \FanController:wtch7\ : bit;
SIGNAL \FanController:tach_bus_11\ : bit;
SIGNAL \FanController:wtch12\ : bit;
SIGNAL \FanController:tach_bus_8\ : bit;
SIGNAL \FanController:wtch9\ : bit;
SIGNAL \FanController:tach_bus_9\ : bit;
SIGNAL \FanController:wtch10\ : bit;
SIGNAL \FanController:tach_bus_10\ : bit;
SIGNAL \FanController:wtch11\ : bit;
SIGNAL \FanController:tach_bus_15\ : bit;
SIGNAL \FanController:wtch16\ : bit;
SIGNAL \FanController:tach_bus_12\ : bit;
SIGNAL \FanController:wtch13\ : bit;
SIGNAL \FanController:tach_bus_13\ : bit;
SIGNAL \FanController:wtch14\ : bit;
SIGNAL \FanController:tach_bus_14\ : bit;
SIGNAL \FanController:wtch15\ : bit;
SIGNAL \FanController:tach_clk\ : bit;
SIGNAL \FanController:Net_6559\ : bit;
SIGNAL \FanController:Net_6129\ : bit;
SIGNAL \FanController:drq\ : bit;
SIGNAL zero : bit;
SIGNAL \FanController:Net_6081\ : bit;
SIGNAL \FanController:fan_clk\ : bit;
SIGNAL \FanController:nrq\ : bit;
SIGNAL \FanController:Net_39\ : bit;
SIGNAL \FanController:enable\ : bit;
SIGNAL \FanController:FanTach:synced_tach_clock\ : bit;
SIGNAL \FanController:FanTach:tach\ : bit;
SIGNAL \FanController:address_3\ : bit;
SIGNAL \FanController:address_2\ : bit;
SIGNAL \FanController:address_1\ : bit;
SIGNAL \FanController:address_0\ : bit;
SIGNAL \FanController:tach_bus_3\ : bit;
SIGNAL \FanController:FanTach:next_fan\ : bit;
SIGNAL \FanController:FanTach:fan_count_6\ : bit;
SIGNAL \FanController:FanTach:fan_count_5\ : bit;
SIGNAL \FanController:FanTach:fan_count_4\ : bit;
SIGNAL \FanController:FanTach:fan_count_3\ : bit;
SIGNAL \FanController:FanTach:fan_count_2\ : bit;
SIGNAL \FanController:FanTach:fan_count_1\ : bit;
SIGNAL \FanController:FanTach:fan_count_0\ : bit;
SIGNAL \FanController:FanTach:fan_count_tc\ : bit;
SIGNAL \FanController:FanTach:damping_cntr_cs_0\ : bit;
SIGNAL \FanController:FanTach:damping_cntr_reload_a0\ : bit;
SIGNAL \FanController:FanTach:damping_cntr_cs_1\ : bit;
SIGNAL \FanController:FanTach:damping_factor_tc\ : bit;
SIGNAL \FanController:FanTach:damping_cntr_cs_2\ : bit;
SIGNAL \FanController:FanTach:div10_tc\ : bit;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:damping_cntr_tc\ : bit;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ov_msb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:co_msb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:co_msb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cmsb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cmsb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:so\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:so\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:z0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ce1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cl1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:z1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ff1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:so_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:so_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:DmpgFactor:DmpgTimeCntr:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:end_of_measurement\ : bit;
SIGNAL \FanController:FanTach:pulse_tc\ : bit;
SIGNAL \FanController:FanTach:gf_dmp_state\ : bit;
SIGNAL \FanController:Net_235\ : bit;
SIGNAL \FanController:FanTach:reg_enable\ : bit;
SIGNAL \FanController:FanTach:enable\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_state\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_tc\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_ld\ : bit;
SIGNAL \FanController:FanTach:filtered_rising_tach\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_cntr_cs_0\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_cntr_cs_1\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_cntr_cs_2\ : bit;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ce0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ce0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cl0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cl0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ff0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ff0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ce1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ce1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cl1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cl1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ff1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ff1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ov_msb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:co_msb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:co_msb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cmsb\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cmsb\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:so\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:so\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ce0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cl0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:z0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ff0_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ce1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cl1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:z1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ff1_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:so_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:so_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:GlitchFilterTimer:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:GlitchFilterTimer:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:tach_state_2\ : bit;
SIGNAL \FanController:FanTach:tach_state_1\ : bit;
SIGNAL \FanController:FanTach:tach_state_0\ : bit;
SIGNAL \FanController:FanTach:tach_data_ready\ : bit;
SIGNAL \FanController:FanTach:sync2_tach_cnt3\ : bit;
SIGNAL \FanController:FanTach:co_1\ : bit;
SIGNAL \FanController:FanTach:fifo_load\ : bit;
SIGNAL \FanController:FanTach:stall_det\ : bit;
SIGNAL \FanController:Net_6505\ : bit;
SIGNAL \FanController:Net_6146\ : bit;
SIGNAL \FanController:FanTach:reg_stall_0\ : bit;
SIGNAL \FanController:alert_mask_0\ : bit;
SIGNAL \FanController:FanTach:reg_stall_1\ : bit;
SIGNAL \FanController:alert_mask_1\ : bit;
SIGNAL \FanController:FanTach:reg_stall_2\ : bit;
SIGNAL \FanController:alert_mask_2\ : bit;
SIGNAL \FanController:FanTach:reg_stall_3\ : bit;
SIGNAL \FanController:alert_mask_3\ : bit;
SIGNAL \FanController:Net_6149_0\ : bit;
SIGNAL \FanController:Net_6149_1\ : bit;
SIGNAL \FanController:Net_6149_2\ : bit;
SIGNAL \FanController:Net_6149_3\ : bit;
SIGNAL \FanController:Net_6149_4\ : bit;
SIGNAL \FanController:Net_6149_5\ : bit;
SIGNAL \FanController:Net_6149_6\ : bit;
SIGNAL \FanController:Net_6149_7\ : bit;
SIGNAL \FanController:Net_6149_8\ : bit;
SIGNAL \FanController:Net_6149_9\ : bit;
SIGNAL \FanController:Net_6149_10\ : bit;
SIGNAL \FanController:Net_6149_11\ : bit;
SIGNAL \FanController:Net_6149_12\ : bit;
SIGNAL \FanController:Net_6149_13\ : bit;
SIGNAL \FanController:Net_6149_14\ : bit;
SIGNAL \FanController:Net_6149_15\ : bit;
SIGNAL \FanController:FanTach:ce0_0\ : bit;
SIGNAL \FanController:FanTach:cl0_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:z0_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z0_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff0_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff0_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce1_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:cl1_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:z1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z1_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff1_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ov_msb_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:co_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cmsb_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:so_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:so_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:f0_data_ready\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:so_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:carry\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:sh_right\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:sh_left\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:msb\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_eq_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_eq_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_lt_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_lt_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_zero_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_zero_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_ff_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cmp_ff_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cap_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cap_0\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:cfb\ : bit;
SIGNAL \FanController:FanTach:ce0_1\ : bit;
SIGNAL \FanController:FanTach:cl0_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:z0_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z0_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff0_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff0_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce1_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:cl1_1\ : bit;
SIGNAL \FanController:FanTach:FanTachCounter:z1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z1_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff1_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ov_msb_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cmsb_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:so_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:so_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:z1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:so_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:FanTach:FanTachCounter:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:FanTach:FanTachCounter:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL one : bit;
SIGNAL \FanController:B_FanCtrl:sync_clock\ : bit;
SIGNAL \FanController:B_FanCtrl:control_7\ : bit;
SIGNAL \FanController:B_FanCtrl:control_6\ : bit;
SIGNAL \FanController:B_FanCtrl:control_5\ : bit;
SIGNAL \FanController:B_FanCtrl:control_4\ : bit;
SIGNAL \FanController:B_FanCtrl:control_3\ : bit;
SIGNAL \FanController:B_FanCtrl:control_2\ : bit;
SIGNAL \FanController:B_FanCtrl:control_1\ : bit;
SIGNAL \FanController:B_FanCtrl:control_0\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_7\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_6\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_5\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_4\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_3\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_2\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_1\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_mask_control_lsb_0\ : bit;
SIGNAL \FanController:B_FanCtrl:async_nrq\ : bit;
SIGNAL \FanController:B_FanCtrl:sync_nrq\ : bit;
SIGNAL \FanController:B_FanCtrl:continuous_nrq\ : bit;
SIGNAL \FanController:B_FanCtrl:async_eoc\ : bit;
SIGNAL \FanController:sync\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_pin_en\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_alert_en\ : bit;
SIGNAL \FanController:B_FanCtrl:speed_alert_en\ : bit;
SIGNAL \FanController:B_FanCtrl:enable\ : bit;
SIGNAL \FanController:B_FanCtrl:override\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\ : bit;
SIGNAL \FanController:pwm_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ : bit;
SIGNAL \FanController:pwm_2\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_2\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc2\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc3\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc4\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc5\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_right\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_left\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:msb\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cfb\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:z1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:so_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\ : bit;
SIGNAL \FanController:pwm_3\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\ : bit;
SIGNAL \FanController:pwm_4\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_2\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cs_addr_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc2\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc3\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc4\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc5\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_right\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_left\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:msb\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_1\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_0\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cfb\ : bit;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:z1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:so_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \FanController:pwm_5\ : bit;
SIGNAL \FanController:pwm_6\ : bit;
SIGNAL \FanController:pwm_7\ : bit;
SIGNAL \FanController:pwm_8\ : bit;
SIGNAL \FanController:pwm_9\ : bit;
SIGNAL \FanController:pwm_10\ : bit;
SIGNAL \FanController:pwm_11\ : bit;
SIGNAL \FanController:pwm_12\ : bit;
SIGNAL \FanController:pwm_13\ : bit;
SIGNAL \FanController:pwm_14\ : bit;
SIGNAL \FanController:pwm_15\ : bit;
SIGNAL \FanController:pwm_16\ : bit;
SIGNAL \FanController:B_FanCtrl:speed_status\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_reg\ : bit;
SIGNAL \FanController:B_FanCtrl:interrupt\ : bit;
SIGNAL \FanController:alrt\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_0\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_1\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_2\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_3\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_4\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_5\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_6\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_err_status_lsb_7\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_alrt\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_status\ : bit;
SIGNAL \FanController:B_FanCtrl:status_6\ : bit;
SIGNAL \FanController:B_FanCtrl:status_5\ : bit;
SIGNAL \FanController:B_FanCtrl:status_4\ : bit;
SIGNAL \FanController:B_FanCtrl:status_3\ : bit;
SIGNAL \FanController:B_FanCtrl:status_2\ : bit;
SIGNAL \FanController:B_FanCtrl:status_1\ : bit;
SIGNAL \FanController:B_FanCtrl:status_0\ : bit;
SIGNAL \FanController:alert_mask_4\ : bit;
SIGNAL \FanController:alert_mask_5\ : bit;
SIGNAL \FanController:alert_mask_6\ : bit;
SIGNAL \FanController:alert_mask_7\ : bit;
SIGNAL \FanController:alert_mask_8\ : bit;
SIGNAL \FanController:alert_mask_9\ : bit;
SIGNAL \FanController:alert_mask_10\ : bit;
SIGNAL \FanController:alert_mask_11\ : bit;
SIGNAL \FanController:alert_mask_12\ : bit;
SIGNAL \FanController:alert_mask_13\ : bit;
SIGNAL \FanController:alert_mask_14\ : bit;
SIGNAL \FanController:alert_mask_15\ : bit;
SIGNAL \FanController:override\ : bit;
SIGNAL \FanController:wtch4\ : bit;
SIGNAL Net_17 : bit;
SIGNAL Net_46_8 : bit;
SIGNAL Net_46_7 : bit;
SIGNAL Net_46_6 : bit;
SIGNAL Net_46_5 : bit;
SIGNAL Net_46_4 : bit;
SIGNAL Net_46_3 : bit;
SIGNAL Net_46_2 : bit;
SIGNAL Net_46_1 : bit;
SIGNAL Net_18 : bit;
SIGNAL Net_19 : bit;
SIGNAL Net_20 : bit;
SIGNAL Net_21 : bit;
SIGNAL Net_22 : bit;
SIGNAL Net_23 : bit;
SIGNAL Net_24 : bit;
SIGNAL Net_25 : bit;
SIGNAL Net_42 : bit;
SIGNAL \FanController:fan_16\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_16\:SIGNAL IS 2;
SIGNAL \FanController:fan_15\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_15\:SIGNAL IS 2;
SIGNAL \FanController:fan_14\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_14\:SIGNAL IS 2;
SIGNAL \FanController:fan_13\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_13\:SIGNAL IS 2;
SIGNAL \FanController:fan_12\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_12\:SIGNAL IS 2;
SIGNAL \FanController:fan_11\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_11\:SIGNAL IS 2;
SIGNAL \FanController:fan_10\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_10\:SIGNAL IS 2;
SIGNAL \FanController:fan_9\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_9\:SIGNAL IS 2;
SIGNAL \FanController:fan_8\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_8\:SIGNAL IS 2;
SIGNAL \FanController:fan_7\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_7\:SIGNAL IS 2;
SIGNAL \FanController:fan_6\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_6\:SIGNAL IS 2;
SIGNAL \FanController:fan_5\ : bit;
ATTRIBUTE port_state_att of \FanController:fan_5\:SIGNAL IS 2;
SIGNAL Net_44_4 : bit;
SIGNAL Net_44_3 : bit;
SIGNAL Net_44_2 : bit;
SIGNAL Net_44_1 : bit;
SIGNAL Net_52 : bit;
SIGNAL Net_27 : bit;
SIGNAL Net_28 : bit;
SIGNAL Net_29 : bit;
SIGNAL Net_30 : bit;
SIGNAL Net_31 : bit;
SIGNAL Net_32 : bit;
SIGNAL Net_33 : bit;
SIGNAL Net_69 : bit;
SIGNAL Net_70 : bit;
SIGNAL Net_71 : bit;
SIGNAL Net_38 : bit;
SIGNAL Net_39 : bit;
SIGNAL Net_40 : bit;
SIGNAL Net_41 : bit;
SIGNAL Net_26 : bit;
SIGNAL \FanController:btch_16\ : bit;
SIGNAL \FanController:btch_15\ : bit;
SIGNAL \FanController:btch_14\ : bit;
SIGNAL \FanController:btch_13\ : bit;
SIGNAL \FanController:btch_12\ : bit;
SIGNAL \FanController:btch_11\ : bit;
SIGNAL \FanController:btch_10\ : bit;
SIGNAL \FanController:btch_9\ : bit;
SIGNAL \FanController:btch_8\ : bit;
SIGNAL \FanController:btch_7\ : bit;
SIGNAL \FanController:btch_6\ : bit;
SIGNAL \FanController:btch_5\ : bit;
SIGNAL \FanController:btch_4\ : bit;
SIGNAL \FanController:btch_3\ : bit;
SIGNAL \FanController:btch_2\ : bit;
SIGNAL \FanController:btch_1\ : bit;
SIGNAL Net_1 : bit;
SIGNAL Net_2 : bit;
SIGNAL Net_3 : bit;
SIGNAL Net_4 : bit;
SIGNAL tmpOE__Pin_Input_LEFT_net_0 : bit;
SIGNAL Net_56 : bit;
SIGNAL tmpIO_0__Pin_Input_LEFT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Input_LEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Input_LEFT_net_0 : bit;
SIGNAL tmpOE__Pin_Output_LEFT_net_0 : bit;
SIGNAL tmpFB_0__Pin_Output_LEFT_net_0 : bit;
SIGNAL tmpIO_0__Pin_Output_LEFT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Output_LEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Output_LEFT_net_0 : bit;
SIGNAL \FreqDiv_1:not_last_reset\ : bit;
SIGNAL \FreqDiv_1:count_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_1:MODIN1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_57 : bit;
SIGNAL \FreqDiv_2:not_last_reset\ : bit;
SIGNAL \FreqDiv_2:count_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:b_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_2:MODIN2_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_2:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_61 : bit;
SIGNAL \FreqDiv_3:not_last_reset\ : bit;
SIGNAL \FreqDiv_3:count_0\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_31\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_30\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_29\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_28\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_27\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_26\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_25\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_23\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_22\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_21\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_20\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_19\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_18\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_17\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_15\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_14\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_13\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_12\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_11\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_10\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_9\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_7\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_6\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_5\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_4\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_3\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_2\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:b_0\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_3:MODIN3_0\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_3:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_65 : bit;
SIGNAL \FreqDiv_4:not_last_reset\ : bit;
SIGNAL \FreqDiv_4:count_0\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_31\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_30\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_29\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_28\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_27\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_26\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_25\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_23\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_22\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_21\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_20\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_19\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_18\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_17\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_15\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_14\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_13\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_12\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_11\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_10\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_9\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_7\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_6\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_5\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_4\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_3\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_2\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:b_0\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_4:MODIN4_0\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_4:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__Pin_Input_RIGHT_net_0 : bit;
SIGNAL tmpIO_0__Pin_Input_RIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Input_RIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Input_RIGHT_net_0 : bit;
SIGNAL tmpOE__Pin_Input_UP_net_0 : bit;
SIGNAL tmpIO_0__Pin_Input_UP_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Input_UP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Input_UP_net_0 : bit;
SIGNAL tmpOE__Pin_Input_DOWN_net_0 : bit;
SIGNAL tmpIO_0__Pin_Input_DOWN_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Input_DOWN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Input_DOWN_net_0 : bit;
SIGNAL tmpOE__Pin_Output_RIGHT_net_0 : bit;
SIGNAL tmpFB_0__Pin_Output_RIGHT_net_0 : bit;
SIGNAL tmpIO_0__Pin_Output_RIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Output_RIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Output_RIGHT_net_0 : bit;
SIGNAL tmpOE__Pin_Output_UP_net_0 : bit;
SIGNAL tmpFB_0__Pin_Output_UP_net_0 : bit;
SIGNAL tmpIO_0__Pin_Output_UP_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Output_UP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Output_UP_net_0 : bit;
SIGNAL tmpOE__Pin_Output_DOWN_net_0 : bit;
SIGNAL tmpFB_0__Pin_Output_DOWN_net_0 : bit;
SIGNAL tmpIO_0__Pin_Output_DOWN_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Output_DOWN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Output_DOWN_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_110 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_114 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_113 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_106 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN8_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \FanController:drq\\D\ : bit;
SIGNAL \FanController:FanTach:tach\\D\ : bit;
SIGNAL \FanController:FanTach:next_fan\\D\ : bit;
SIGNAL \FanController:FanTach:damping_factor_tc\\D\ : bit;
SIGNAL \FanController:FanTach:end_of_measurement\\D\ : bit;
SIGNAL \FanController:FanTach:pulse_tc\\D\ : bit;
SIGNAL \FanController:FanTach:gf_dmp_state\\D\ : bit;
SIGNAL \FanController:FanTach:reg_enable\\D\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_state\\D\ : bit;
SIGNAL \FanController:FanTach:glitch_filter_ld\\D\ : bit;
SIGNAL \FanController:FanTach:filtered_rising_tach\\D\ : bit;
SIGNAL \FanController:FanTach:tach_state_2\\D\ : bit;
SIGNAL \FanController:FanTach:tach_state_1\\D\ : bit;
SIGNAL \FanController:FanTach:tach_state_0\\D\ : bit;
SIGNAL \FanController:FanTach:sync2_tach_cnt3\\D\ : bit;
SIGNAL \FanController:FanTach:fifo_load\\D\ : bit;
SIGNAL \FanController:FanTach:stall_det\\D\ : bit;
SIGNAL \FanController:Net_6505\\D\ : bit;
SIGNAL \FanController:Net_6146\\D\ : bit;
SIGNAL \FanController:FanTach:reg_stall_0\\D\ : bit;
SIGNAL \FanController:FanTach:reg_stall_1\\D\ : bit;
SIGNAL \FanController:FanTach:reg_stall_2\\D\ : bit;
SIGNAL \FanController:FanTach:reg_stall_3\\D\ : bit;
SIGNAL \FanController:pwm_1\\D\ : bit;
SIGNAL \FanController:pwm_2\\D\ : bit;
SIGNAL \FanController:pwm_3\\D\ : bit;
SIGNAL \FanController:pwm_4\\D\ : bit;
SIGNAL \FanController:B_FanCtrl:alert_reg\\D\ : bit;
SIGNAL \FanController:B_FanCtrl:stall_alrt\\D\ : bit;
SIGNAL Net_1D : bit;
SIGNAL Net_2D : bit;
SIGNAL Net_3D : bit;
SIGNAL Net_4D : bit;
SIGNAL \FreqDiv_1:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_1:count_0\\D\ : bit;
SIGNAL \FreqDiv_2:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_2:count_0\\D\ : bit;
SIGNAL \FreqDiv_3:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_3:count_0\\D\ : bit;
SIGNAL \FreqDiv_4:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_4:count_0\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_113D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

\FanController:FanTach:tach\\D\ <= ((not \FanController:address_3\ and not \FanController:address_2\ and \FanController:address_1\ and \FanController:address_0\ and Net_4)
	OR (not \FanController:address_3\ and not \FanController:address_2\ and not \FanController:address_0\ and \FanController:address_1\ and Net_3)
	OR (not \FanController:address_3\ and not \FanController:address_2\ and not \FanController:address_1\ and \FanController:address_0\ and Net_2)
	OR (not \FanController:address_3\ and not \FanController:address_2\ and not \FanController:address_1\ and not \FanController:address_0\ and Net_1));

\FanController:FanTach:end_of_measurement\\D\ <= ((not \FanController:address_3\ and not \FanController:address_2\ and not \FanController:address_1\ and not \FanController:address_0\ and \FanController:FanTach:pulse_tc\));

\FanController:FanTach:damping_factor_tc\\D\ <= ((\FanController:FanTach:damping_cntr_cs_0\ and \FanController:FanTach:damping_cntr_tc\ and \FanController:FanTach:gf_dmp_state\));

\FanController:FanTach:reg_enable\\D\ <= ((not \FanController:FanTach:end_of_measurement\ and not \FanController:Net_235\ and \FanController:FanTach:reg_enable\)
	OR (\FanController:enable\ and \FanController:Net_235\));

\FanController:FanTach:gf_dmp_state\\D\ <= ((not \FanController:FanTach:gf_dmp_state\ and \FanController:enable\));

\FanController:FanTach:glitch_filter_state\\D\ <= ((not \FanController:FanTach:glitch_filter_state\ and \FanController:FanTach:glitch_filter_tc\)
	OR (\FanController:FanTach:tach\ and \FanController:FanTach:glitch_filter_state\));

\FanController:FanTach:glitch_filter_ld\\D\ <= (\FanController:FanTach:glitch_filter_state\
	OR not \FanController:FanTach:tach\);

\FanController:FanTach:filtered_rising_tach\\D\ <= ((\FanController:FanTach:glitch_filter_state\ and \FanController:FanTach:glitch_filter_tc\));

\FanController:FanTach:tach_state_2\\D\ <= ((not \FanController:FanTach:filtered_rising_tach\ and not \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\ and \FanController:FanTach:co_1\)
	OR (not \FanController:FanTach:tach_state_2\ and \FanController:FanTach:filtered_rising_tach\ and \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_0\)
	OR (not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_2\));

\FanController:FanTach:tach_state_1\\D\ <= ((not \FanController:FanTach:filtered_rising_tach\ and not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_0\ and \FanController:FanTach:co_1\)
	OR (not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:filtered_rising_tach\ and \FanController:FanTach:tach_state_0\ and \FanController:FanTach:sync2_tach_cnt3\)
	OR (not \FanController:FanTach:filtered_rising_tach\ and not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:co_1\)
	OR (not \FanController:FanTach:tach_state_2\ and not \FanController:FanTach:tach_state_0\ and \FanController:FanTach:tach_state_1\)
	OR (not \FanController:FanTach:filtered_rising_tach\ and not \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_1\)
	OR (not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\));

\FanController:FanTach:tach_state_0\\D\ <= ((not \FanController:FanTach:tach_state_2\ and not \FanController:FanTach:tach_state_0\ and \FanController:FanTach:reg_enable\)
	OR (not \FanController:FanTach:tach_state_1\ and not \FanController:FanTach:tach_state_0\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:co_1\)
	OR (not \FanController:FanTach:tach_state_2\ and not \FanController:FanTach:tach_state_1\ and not \FanController:FanTach:sync2_tach_cnt3\ and \FanController:FanTach:tach_state_0\)
	OR (not \FanController:FanTach:tach_state_1\ and not \FanController:FanTach:tach_state_0\ and \FanController:FanTach:filtered_rising_tach\ and \FanController:FanTach:tach_state_2\)
	OR (not \FanController:FanTach:filtered_rising_tach\ and not \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\)
	OR (not \FanController:FanTach:tach_state_2\ and not \FanController:FanTach:tach_state_0\ and \FanController:FanTach:tach_state_1\));

\FanController:FanTach:sync2_tach_cnt3\\D\ <= ((not \FanController:FanTach:tach_state_2\ and not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:filtered_rising_tach\ and \FanController:FanTach:tach_state_0\)
	OR (\FanController:FanTach:tach_state_1\ and \FanController:FanTach:sync2_tach_cnt3\)
	OR (\FanController:FanTach:tach_state_2\ and \FanController:FanTach:sync2_tach_cnt3\)
	OR (not \FanController:FanTach:reg_enable\ and \FanController:FanTach:sync2_tach_cnt3\)
	OR (\FanController:FanTach:tach_state_0\ and \FanController:FanTach:sync2_tach_cnt3\));

\FanController:drq\\D\ <= ((\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\));

\FanController:FanTach:stall_det\\D\ <= ((\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\ and \FanController:FanTach:stall_det\)
	OR (\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_0\));

\FanController:FanTach:pulse_tc\\D\ <= ((not \FanController:FanTach:tach_state_1\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\)
	OR (\FanController:FanTach:pulse_tc\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\));

\FanController:FanTach:next_fan\\D\ <= ((\FanController:FanTach:next_fan\ and \FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\)
	OR (\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_1\));

\FanController:Net_6505\\D\ <= ((\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\ and \FanController:Net_6505\)
	OR (\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_1\ and \FanController:Net_6505\));

\FanController:Net_6146\\D\ <= ((\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_0\ and \FanController:Net_6146\)
	OR (\FanController:FanTach:tach_state_2\ and \FanController:FanTach:tach_state_1\ and \FanController:Net_6146\));

\FanController:FanTach:reg_stall_0\\D\ <= ((not \FanController:address_1\ and not \FanController:address_0\ and \FanController:FanTach:stall_det\ and \FanController:alert_mask_0\)
	OR (\FanController:address_0\ and \FanController:Net_6149_0\)
	OR (\FanController:address_1\ and \FanController:Net_6149_0\));

\FanController:FanTach:reg_stall_1\\D\ <= ((not \FanController:address_1\ and \FanController:address_0\ and \FanController:FanTach:stall_det\ and \FanController:alert_mask_1\)
	OR (not \FanController:address_0\ and \FanController:Net_6149_1\)
	OR (\FanController:address_1\ and \FanController:Net_6149_1\));

\FanController:FanTach:reg_stall_2\\D\ <= ((not \FanController:address_0\ and \FanController:address_1\ and \FanController:FanTach:stall_det\ and \FanController:alert_mask_2\)
	OR (\FanController:address_0\ and \FanController:Net_6149_2\)
	OR (not \FanController:address_1\ and \FanController:Net_6149_2\));

\FanController:FanTach:reg_stall_3\\D\ <= ((\FanController:address_1\ and \FanController:address_0\ and \FanController:FanTach:stall_det\ and \FanController:alert_mask_3\)
	OR (not \FanController:address_0\ and \FanController:Net_6149_3\)
	OR (not \FanController:address_1\ and \FanController:Net_6149_3\));

one <=  ('1') ;

\FanController:B_FanCtrl:async_nrq\ <= ((not \FanController:B_FanCtrl:sync_nrq\ and \FanController:B_FanCtrl:continuous_nrq\)
	OR \FanController:Net_6081\);

\FanController:B_FanCtrl:async_eoc\ <= ((not \FanController:B_FanCtrl:sync_nrq\ and \FanController:B_FanCtrl:continuous_nrq\)
	OR (not \FanController:B_FanCtrl:sync_nrq\ and \FanController:Net_6081\));

\FanController:pwm_1\\D\ <= (\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\
	OR \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\
	OR not \FanController:enable\);

\FanController:pwm_2\\D\ <= (\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\
	OR \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\
	OR not \FanController:enable\);

\FanController:pwm_3\\D\ <= (\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\
	OR \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\
	OR not \FanController:enable\);

\FanController:pwm_4\\D\ <= (\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\
	OR \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\
	OR not \FanController:enable\);

\FanController:B_FanCtrl:speed_status\ <= ((\FanController:B_FanCtrl:control_4\ and \FanController:B_FanCtrl:control_2\));

\FanController:B_FanCtrl:alert_reg\\D\ <= ((not \FanController:sync\ and \FanController:B_FanCtrl:alert_reg\ and \FanController:B_FanCtrl:interrupt\)
	OR (\FanController:B_FanCtrl:control_0\ and \FanController:sync\ and \FanController:B_FanCtrl:interrupt\));

\FanController:B_FanCtrl:stall_alrt\\D\ <= (\FanController:Net_6149_3\
	OR \FanController:Net_6149_2\
	OR \FanController:Net_6149_1\
	OR \FanController:Net_6149_0\);

\FanController:B_FanCtrl:stall_status\ <= ((\FanController:B_FanCtrl:control_1\ and \FanController:B_FanCtrl:stall_alrt\));

Net_1D <= (\FreqDiv_1:count_0\
	OR not \FreqDiv_1:not_last_reset\);

\FreqDiv_1:count_0\\D\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:not_last_reset\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\));

Net_2D <= (\FreqDiv_2:count_0\
	OR not \FreqDiv_2:not_last_reset\);

\FreqDiv_2:count_0\\D\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:not_last_reset\)
	OR (not \FreqDiv_2:not_last_reset\ and \FreqDiv_2:count_0\));

Net_3D <= (\FreqDiv_3:count_0\
	OR not \FreqDiv_3:not_last_reset\);

\FreqDiv_3:count_0\\D\ <= ((not \FreqDiv_3:count_0\ and \FreqDiv_3:not_last_reset\)
	OR (not \FreqDiv_3:not_last_reset\ and \FreqDiv_3:count_0\));

Net_4D <= (\FreqDiv_4:count_0\
	OR not \FreqDiv_4:not_last_reset\);

\FreqDiv_4:count_0\\D\ <= ((not \FreqDiv_4:count_0\ and \FreqDiv_4:not_last_reset\)
	OR (not \FreqDiv_4:not_last_reset\ and \FreqDiv_4:count_0\));

Net_110 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_113D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_106 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_106 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_106)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_106 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_106 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_106 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_106 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_106 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_106));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\FanController:TACH_CLK_500K\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"115d90c7-a4da-4992-9a46-0c38de3465e3/800937c1-14f8-4f2d-8a24-5eeec3527130",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\FanController:tach_clk\,
		dig_domain_out=>open);
\FanController:PWM_CLOCK_25k_10b\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"115d90c7-a4da-4992-9a46-0c38de3465e3/e5ec931a-b9ca-4d80-aabe-a9fd89aef066",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\FanController:Net_6559\,
		dig_domain_out=>open);
\FanController:TachOutDMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\FanController:drq\,
		trq=>zero,
		nrq=>\FanController:Net_6081\);
\FanController:BUS_CLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"115d90c7-a4da-4992-9a46-0c38de3465e3/229df128-31d0-4840-a20f-367f50b4df48",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\FanController:Net_39\,
		dig_domain_out=>open);
\FanController:FanTach:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\FanController:tach_clk\,
		enable=>\FanController:enable\,
		clock_out=>\FanController:FanTach:synced_tach_clock\);
\FanController:FanTach:P3_P5:FanCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000011",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\FanController:FanTach:synced_tach_clock\,
		reset=>zero,
		load=>zero,
		enable=>\FanController:FanTach:next_fan\,
		count=>(\FanController:FanTach:fan_count_6\, \FanController:FanTach:fan_count_5\, \FanController:FanTach:fan_count_4\, \FanController:address_3\,
			\FanController:address_2\, \FanController:address_1\, \FanController:address_0\),
		tc=>\FanController:FanTach:fan_count_tc\);
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000010100000010000000100000001010000100100000100000001100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:FanTach:synced_tach_clock\,
		cs_addr=>(\FanController:FanTach:damping_cntr_cs_2\, \FanController:Net_235\, \FanController:FanTach:damping_cntr_cs_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FanController:FanTach:damping_cntr_cs_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\FanController:FanTach:damping_cntr_tc\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:FanTach:GlitchFilterTimer:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:FanTach:synced_tach_clock\,
		cs_addr=>(\FanController:FanTach:gf_dmp_state\, \FanController:FanTach:damping_cntr_cs_2\, \FanController:FanTach:glitch_filter_ld\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\FanController:FanTach:glitch_filter_tc\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>\FanController:FanTach:damping_cntr_cs_2\,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:FanTach:FanTachCounter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:FanTach:synced_tach_clock\,
		cs_addr=>(\FanController:FanTach:tach_state_2\, \FanController:FanTach:tach_state_1\, \FanController:FanTach:tach_state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\FanController:FanTach:fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\FanController:FanTach:ce0_0\,
		cl0=>\FanController:FanTach:cl0_0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\FanController:FanTach:cl1_0\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>\FanController:FanTach:co_0\,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\FanController:FanTach:f0_data_ready\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\FanController:FanTach:FanTachCounter:carry\,
		sir=>zero,
		sor=>open,
		sil=>\FanController:FanTach:FanTachCounter:sh_right\,
		sol=>\FanController:FanTach:FanTachCounter:sh_left\,
		msbi=>\FanController:FanTach:FanTachCounter:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\FanController:FanTach:FanTachCounter:cmp_eq_1\, \FanController:FanTach:FanTachCounter:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\FanController:FanTach:FanTachCounter:cmp_lt_1\, \FanController:FanTach:FanTachCounter:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\FanController:FanTach:FanTachCounter:cmp_zero_1\, \FanController:FanTach:FanTachCounter:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\FanController:FanTach:FanTachCounter:cmp_ff_1\, \FanController:FanTach:FanTachCounter:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\FanController:FanTach:FanTachCounter:cap_1\, \FanController:FanTach:FanTachCounter:cap_0\),
		cfbi=>zero,
		cfbo=>\FanController:FanTach:FanTachCounter:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:FanTach:FanTachCounter:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000001000011110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:FanTach:synced_tach_clock\,
		cs_addr=>(\FanController:FanTach:tach_state_2\, \FanController:FanTach:tach_state_1\, \FanController:FanTach:tach_state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\FanController:FanTach:fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\FanController:FanTach:ce0_1\,
		cl0=>\FanController:FanTach:cl0_1\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\FanController:FanTach:cl1_1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>\FanController:FanTach:co_1\,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FanController:FanTach:FanTachCounter:carry\,
		co=>open,
		sir=>\FanController:FanTach:FanTachCounter:sh_left\,
		sor=>\FanController:FanTach:FanTachCounter:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\FanController:FanTach:FanTachCounter:msb\,
		cei=>(\FanController:FanTach:FanTachCounter:cmp_eq_1\, \FanController:FanTach:FanTachCounter:cmp_eq_0\),
		ceo=>open,
		cli=>(\FanController:FanTach:FanTachCounter:cmp_lt_1\, \FanController:FanTach:FanTachCounter:cmp_lt_0\),
		clo=>open,
		zi=>(\FanController:FanTach:FanTachCounter:cmp_zero_1\, \FanController:FanTach:FanTachCounter:cmp_zero_0\),
		zo=>open,
		fi=>(\FanController:FanTach:FanTachCounter:cmp_ff_1\, \FanController:FanTach:FanTachCounter:cmp_ff_0\),
		fo=>open,
		capi=>(\FanController:FanTach:FanTachCounter:cap_1\, \FanController:FanTach:FanTachCounter:cap_0\),
		capo=>open,
		cfbi=>\FanController:FanTach:FanTachCounter:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:B_FanCtrl:FanClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\FanController:Net_6559\,
		enable=>one,
		clock_out=>\FanController:B_FanCtrl:sync_clock\);
\FanController:B_FanCtrl:GlobalControlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00011000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FanController:B_FanCtrl:sync_clock\,
		control=>(\FanController:B_FanCtrl:control_7\, \FanController:B_FanCtrl:control_6\, \FanController:enable\, \FanController:B_FanCtrl:control_4\,
			\FanController:B_FanCtrl:control_3\, \FanController:B_FanCtrl:control_2\, \FanController:B_FanCtrl:control_1\, \FanController:B_FanCtrl:control_0\));
\FanController:B_FanCtrl:HwCtl:AlertMaskLSB\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FanController:B_FanCtrl:sync_clock\,
		control=>(\FanController:B_FanCtrl:alert_mask_control_lsb_7\, \FanController:B_FanCtrl:alert_mask_control_lsb_6\, \FanController:B_FanCtrl:alert_mask_control_lsb_5\, \FanController:B_FanCtrl:alert_mask_control_lsb_4\,
			\FanController:alert_mask_3\, \FanController:alert_mask_2\, \FanController:alert_mask_1\, \FanController:alert_mask_0\));
\FanController:B_FanCtrl:DmaEoc:sync_dff1\:cy_dff
	PORT MAP(d=>\FanController:B_FanCtrl:async_nrq\,
		clk=>\FanController:Net_39\,
		q=>\FanController:B_FanCtrl:continuous_nrq\);
\FanController:B_FanCtrl:DmaEoc:sync_dff2\:cy_dff
	PORT MAP(d=>\FanController:B_FanCtrl:async_nrq\,
		clk=>\FanController:B_FanCtrl:sync_clock\,
		q=>\FanController:B_FanCtrl:sync_nrq\);
\FanController:B_FanCtrl:DmaEoc:genblk1:sync_dff3\:cy_dff
	PORT MAP(d=>\FanController:B_FanCtrl:async_eoc\,
		clk=>\FanController:B_FanCtrl:sync_clock\,
		q=>\FanController:sync\);
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\FanController:Net_6559\,
		enable=>one,
		clock_out=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\);
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\,
		cs_addr=>(zero, zero, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
		d1_load=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
		ce0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc1\,
		cl0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc2\,
		z0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc3\,
		ff0=>open,
		ce1=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc4\,
		cl1=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\,
		sir=>zero,
		sor=>open,
		sil=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_right\,
		sol=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_left\,
		msbi=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_0\),
		cfbi=>zero,
		cfbo=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\,
		cs_addr=>(zero, zero, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
		d1_load=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
		ce0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\,
		cl0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\,
		z0=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\,
		ff0=>open,
		ce1=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\,
		cl1=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\,
		co=>open,
		sir=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_left\,
		sor=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:msb\,
		cei=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_eq_0\),
		ceo=>open,
		cli=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_lt_0\),
		clo=>open,
		zi=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_zero_0\),
		zo=>open,
		fi=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cmp_ff_0\),
		fo=>open,
		capi=>(\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_1\, \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cap_0\),
		capo=>open,
		cfbi=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\FanController:Net_6559\,
		enable=>one,
		clock_out=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\);
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\,
		cs_addr=>(zero, zero, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
		d1_load=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
		ce0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc1\,
		cl0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc2\,
		z0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc3\,
		ff0=>open,
		ce1=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc4\,
		cl1=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\,
		sir=>zero,
		sor=>open,
		sil=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_right\,
		sol=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_left\,
		msbi=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_0\),
		cfbi=>zero,
		cfbo=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\,
		cs_addr=>(zero, zero, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
		d1_load=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
		ce0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce0\,
		cl0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl0\,
		z0=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:z0\,
		ff0=>open,
		ce1=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:ce1\,
		cl1=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:carry\,
		co=>open,
		sir=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_left\,
		sor=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:msb\,
		cei=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_eq_0\),
		ceo=>open,
		cli=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_lt_0\),
		clo=>open,
		zi=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_zero_0\),
		zo=>open,
		fi=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cmp_ff_0\),
		fo=>open,
		capi=>(\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_1\, \FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cap_0\),
		capo=>open,
		cfbi=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:PWM10:OpenLoopFan10:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanController:B_FanCtrl:StallStatus:StallError_LSB\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"11111111")
	PORT MAP(reset=>zero,
		clock=>\FanController:B_FanCtrl:sync_clock\,
		status=>(zero, zero, zero, zero,
			\FanController:Net_6149_3\, \FanController:Net_6149_2\, \FanController:Net_6149_1\, \FanController:Net_6149_0\));
\FanController:B_FanCtrl:AlertStatusReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\FanController:B_FanCtrl:sync_clock\,
		status=>(zero, zero, zero, zero,
			zero, \FanController:B_FanCtrl:speed_status\, \FanController:B_FanCtrl:stall_status\),
		interrupt=>\FanController:B_FanCtrl:interrupt\);
\FanController:PID_ISR\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\FanController:Net_235\);
Pin_Input_LEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_56,
		analog=>(open),
		io=>(tmpIO_0__Pin_Input_LEFT_net_0),
		siovref=>(tmpSIOVREF__Pin_Input_LEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Input_LEFT_net_0);
Pin_Output_LEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_52,
		fb=>(tmpFB_0__Pin_Output_LEFT_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Output_LEFT_net_0),
		siovref=>(tmpSIOVREF__Pin_Output_LEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Output_LEFT_net_0);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_4:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_Input_RIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bab24b65-fd76-4a6f-8792-7cc442a30b60",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_57,
		analog=>(open),
		io=>(tmpIO_0__Pin_Input_RIGHT_net_0),
		siovref=>(tmpSIOVREF__Pin_Input_RIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Input_RIGHT_net_0);
Pin_Input_UP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd47af03-1858-4004-a03f-3827f0af1186",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_61,
		analog=>(open),
		io=>(tmpIO_0__Pin_Input_UP_net_0),
		siovref=>(tmpSIOVREF__Pin_Input_UP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Input_UP_net_0);
Pin_Input_DOWN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9062ac12-0e99-4a55-a8d6-3a1b12713f7e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_65,
		analog=>(open),
		io=>(tmpIO_0__Pin_Input_DOWN_net_0),
		siovref=>(tmpSIOVREF__Pin_Input_DOWN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Input_DOWN_net_0);
Pin_Output_RIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6803ab6f-8630-4745-b022-a41302049f8d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_69,
		fb=>(tmpFB_0__Pin_Output_RIGHT_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Output_RIGHT_net_0),
		siovref=>(tmpSIOVREF__Pin_Output_RIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Output_RIGHT_net_0);
Pin_Output_UP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1c9d0c6c-64db-48a5-8194-d25d11c255ac",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_70,
		fb=>(tmpFB_0__Pin_Output_UP_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Output_UP_net_0),
		siovref=>(tmpSIOVREF__Pin_Output_UP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Output_UP_net_0);
Pin_Output_DOWN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9f9cc96a-a016-4c4e-9ac0-97165e31f97f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_71,
		fb=>(tmpFB_0__Pin_Output_DOWN_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Output_DOWN_net_0),
		siovref=>(tmpSIOVREF__Pin_Output_DOWN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Output_DOWN_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_106,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_110,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\FanController:drq\:cy_dff
	PORT MAP(d=>\FanController:drq\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:drq\);
\FanController:FanTach:tach\:cy_dff
	PORT MAP(d=>\FanController:FanTach:tach\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:tach\);
\FanController:FanTach:next_fan\:cy_dff
	PORT MAP(d=>\FanController:FanTach:next_fan\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:next_fan\);
\FanController:FanTach:damping_factor_tc\:cy_dff
	PORT MAP(d=>\FanController:FanTach:damping_factor_tc\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_235\);
\FanController:FanTach:end_of_measurement\:cy_dff
	PORT MAP(d=>\FanController:FanTach:end_of_measurement\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:end_of_measurement\);
\FanController:FanTach:pulse_tc\:cy_dff
	PORT MAP(d=>\FanController:FanTach:pulse_tc\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:pulse_tc\);
\FanController:FanTach:gf_dmp_state\:cy_dff
	PORT MAP(d=>\FanController:FanTach:gf_dmp_state\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:gf_dmp_state\);
\FanController:FanTach:reg_enable\:cy_dff
	PORT MAP(d=>\FanController:FanTach:reg_enable\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:reg_enable\);
\FanController:FanTach:glitch_filter_state\:cy_dff
	PORT MAP(d=>\FanController:FanTach:glitch_filter_state\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:glitch_filter_state\);
\FanController:FanTach:glitch_filter_ld\:cy_dff
	PORT MAP(d=>\FanController:FanTach:glitch_filter_ld\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:glitch_filter_ld\);
\FanController:FanTach:filtered_rising_tach\:cy_dff
	PORT MAP(d=>\FanController:FanTach:filtered_rising_tach\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:filtered_rising_tach\);
\FanController:FanTach:tach_state_2\:cy_dff
	PORT MAP(d=>\FanController:FanTach:tach_state_2\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:tach_state_2\);
\FanController:FanTach:tach_state_1\:cy_dff
	PORT MAP(d=>\FanController:FanTach:tach_state_1\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:tach_state_1\);
\FanController:FanTach:tach_state_0\:cy_dff
	PORT MAP(d=>\FanController:FanTach:tach_state_0\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:tach_state_0\);
\FanController:FanTach:sync2_tach_cnt3\:cy_dff
	PORT MAP(d=>\FanController:FanTach:sync2_tach_cnt3\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:sync2_tach_cnt3\);
\FanController:FanTach:fifo_load\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:fifo_load\);
\FanController:FanTach:stall_det\:cy_dff
	PORT MAP(d=>\FanController:FanTach:stall_det\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:FanTach:stall_det\);
\FanController:Net_6505\:cy_dff
	PORT MAP(d=>\FanController:Net_6505\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6505\);
\FanController:Net_6146\:cy_dff
	PORT MAP(d=>\FanController:Net_6146\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6146\);
\FanController:FanTach:reg_stall_0\:cy_dff
	PORT MAP(d=>\FanController:FanTach:reg_stall_0\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6149_0\);
\FanController:FanTach:reg_stall_1\:cy_dff
	PORT MAP(d=>\FanController:FanTach:reg_stall_1\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6149_1\);
\FanController:FanTach:reg_stall_2\:cy_dff
	PORT MAP(d=>\FanController:FanTach:reg_stall_2\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6149_2\);
\FanController:FanTach:reg_stall_3\:cy_dff
	PORT MAP(d=>\FanController:FanTach:reg_stall_3\\D\,
		clk=>\FanController:FanTach:synced_tach_clock\,
		q=>\FanController:Net_6149_3\);
\FanController:pwm_1\:cy_dff
	PORT MAP(d=>\FanController:pwm_1\\D\,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\,
		q=>Net_52);
\FanController:pwm_2\:cy_dff
	PORT MAP(d=>\FanController:pwm_2\\D\,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:synced_clock\,
		q=>Net_69);
\FanController:pwm_3\:cy_dff
	PORT MAP(d=>\FanController:pwm_3\\D\,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\,
		q=>Net_70);
\FanController:pwm_4\:cy_dff
	PORT MAP(d=>\FanController:pwm_4\\D\,
		clk=>\FanController:B_FanCtrl:OPEN_LOOP:FAN34:FanPWM_3_4:synced_clock\,
		q=>Net_71);
\FanController:B_FanCtrl:alert_reg\:cy_dff
	PORT MAP(d=>\FanController:B_FanCtrl:alert_reg\\D\,
		clk=>\FanController:B_FanCtrl:sync_clock\,
		q=>\FanController:B_FanCtrl:alert_reg\);
\FanController:B_FanCtrl:stall_alrt\:cy_dff
	PORT MAP(d=>\FanController:B_FanCtrl:stall_alrt\\D\,
		clk=>\FanController:B_FanCtrl:sync_clock\,
		q=>\FanController:B_FanCtrl:stall_alrt\);
Net_1:cy_dff
	PORT MAP(d=>Net_1D,
		clk=>Net_56,
		q=>Net_1);
Net_2:cy_dff
	PORT MAP(d=>Net_2D,
		clk=>Net_57,
		q=>Net_2);
Net_3:cy_dff
	PORT MAP(d=>Net_3D,
		clk=>Net_61,
		q=>Net_3);
Net_4:cy_dff
	PORT MAP(d=>Net_4D,
		clk=>Net_65,
		q=>Net_4);
\FreqDiv_1:not_last_reset\:cy_dff
	PORT MAP(d=>one,
		clk=>Net_56,
		q=>\FreqDiv_1:not_last_reset\);
\FreqDiv_1:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_0\\D\,
		clk=>Net_56,
		q=>\FreqDiv_1:count_0\);
\FreqDiv_2:not_last_reset\:cy_dff
	PORT MAP(d=>one,
		clk=>Net_57,
		q=>\FreqDiv_2:not_last_reset\);
\FreqDiv_2:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_2:count_0\\D\,
		clk=>Net_57,
		q=>\FreqDiv_2:count_0\);
\FreqDiv_3:not_last_reset\:cy_dff
	PORT MAP(d=>one,
		clk=>Net_61,
		q=>\FreqDiv_3:not_last_reset\);
\FreqDiv_3:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_3:count_0\\D\,
		clk=>Net_61,
		q=>\FreqDiv_3:count_0\);
\FreqDiv_4:not_last_reset\:cy_dff
	PORT MAP(d=>one,
		clk=>Net_65,
		q=>\FreqDiv_4:not_last_reset\);
\FreqDiv_4:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_4:count_0\\D\,
		clk=>Net_65,
		q=>\FreqDiv_4:count_0\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_113:cy_dff
	PORT MAP(d=>Net_113D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_113);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
