Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 19:04:15 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.306        0.000                      0                 1528        0.146        0.000                      0                 1528        8.750        0.000                       0                   680  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.306        0.000                      0                 1528        0.146        0.000                      0                 1528        8.750        0.000                       0                   680  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 3.086ns (20.513%)  route 11.958ns (79.487%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.562    16.017    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -16.017    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.968ns  (logic 3.086ns (20.618%)  route 11.882ns (79.382%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.486    15.941    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.670ns  (logic 3.086ns (21.036%)  route 11.584ns (78.964%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.188    15.643    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.654ns  (logic 3.086ns (21.060%)  route 11.568ns (78.940%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.171    15.627    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.499ns  (logic 3.086ns (21.284%)  route 11.413ns (78.716%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           1.017    15.472    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 3.086ns (21.471%)  route 11.287ns (78.529%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.891    15.346    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.290ns  (logic 3.086ns (21.595%)  route 11.204ns (78.405%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.808    15.263    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 3.086ns (21.618%)  route 11.189ns (78.382%))
  Logic Levels:           17  (LUT3=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/Q
                         net (fo=11, routed)          1.024     2.515    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[40]
    SLICE_X46Y46         LUT5 (Prop_lut5_I1_O)        0.150     2.665 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814/O
                         net (fo=2, routed)           0.849     3.514    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_814_n_3
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.354     3.868 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045/O
                         net (fo=1, routed)           0.862     4.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1045_n_3
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.328     5.058 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028/O
                         net (fo=1, routed)           0.568     5.626    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1028_n_3
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.750 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014/O
                         net (fo=1, routed)           0.551     6.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1014_n_3
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.425 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996/O
                         net (fo=1, routed)           0.554     6.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_996_n_3
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.103 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981/O
                         net (fo=1, routed)           0.457     7.560    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_981_n_3
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     7.684 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960/O
                         net (fo=1, routed)           0.428     8.112    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_960_n_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.236 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945/O
                         net (fo=1, routed)           0.449     8.685    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_945_n_3
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.809 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930/O
                         net (fo=1, routed)           0.637     9.446    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_930_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.570 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907/O
                         net (fo=1, routed)           0.473    10.043    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_907_n_3
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.167 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888/O
                         net (fo=1, routed)           0.594    10.761    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_888_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843/O
                         net (fo=1, routed)           0.683    11.568    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_843_n_3
    SLICE_X29Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.692 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745/O
                         net (fo=1, routed)           0.588    12.280    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_745_n_3
    SLICE_X28Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.404 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547/O
                         net (fo=1, routed)           0.498    12.902    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_547_n_3
    SLICE_X28Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.026 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280/O
                         net (fo=1, routed)           0.586    13.612    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_280_n_3
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.736 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.595    14.331    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_102_n_3
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.455 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25/O
                         net (fo=8, routed)           0.793    15.248    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_25_n_3
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 2.918ns (21.142%)  route 10.884ns (78.858%))
  Logic Levels:           18  (LUT4=1 LUT6=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=14, routed)          0.872     2.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.152     2.453 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_22/O
                         net (fo=5, routed)           0.847     3.300    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.626 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049/O
                         net (fo=1, routed)           0.340     3.966    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049_n_3
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.090 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1035/O
                         net (fo=1, routed)           0.435     4.525    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1035_n_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.649 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1020/O
                         net (fo=1, routed)           0.426     5.075    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1020_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.199 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.446     5.646    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.770 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.444     6.214    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.338 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.462     6.800    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.924 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_954/O
                         net (fo=1, routed)           0.433     7.357    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_954_n_3
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.481 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.435     7.916    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.040 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_918/O
                         net (fo=1, routed)           0.263     8.303    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_918_n_3
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.303     8.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_3
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.854 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.593     9.447    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.571 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.461    10.032    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_719/O
                         net (fo=1, routed)           0.434    10.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_719_n_3
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_502/O
                         net (fo=1, routed)           0.538    11.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_502_n_3
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.673    12.050    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    12.174 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.405    12.579    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.703 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           2.072    14.775    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.482ns  (logic 2.918ns (21.643%)  route 10.564ns (78.357%))
  Logic Levels:           18  (LUT4=1 LUT6=17)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=14, routed)          0.872     2.301    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/Q[23]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.152     2.453 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm[339]_i_22/O
                         net (fo=5, routed)           0.847     3.300    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_CS_fsm_reg[25]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.326     3.626 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049/O
                         net (fo=1, routed)           0.340     3.966    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1049_n_3
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.090 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1035/O
                         net (fo=1, routed)           0.435     4.525    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1035_n_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.649 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1020/O
                         net (fo=1, routed)           0.426     5.075    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1020_n_3
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.199 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003/O
                         net (fo=1, routed)           0.446     5.646    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_1003_n_3
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.770 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987/O
                         net (fo=1, routed)           0.444     6.214    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_987_n_3
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.338 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967/O
                         net (fo=1, routed)           0.462     6.800    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_967_n_3
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.924 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_954/O
                         net (fo=1, routed)           0.433     7.357    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_954_n_3
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.481 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938/O
                         net (fo=1, routed)           0.435     7.916    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_938_n_3
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.040 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_918/O
                         net (fo=1, routed)           0.263     8.303    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_918_n_3
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898/O
                         net (fo=1, routed)           0.303     8.730    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_898_n_3
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.854 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874/O
                         net (fo=1, routed)           0.593     9.447    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_874_n_3
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.571 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830/O
                         net (fo=1, routed)           0.461    10.032    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_830_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_719/O
                         net (fo=1, routed)           0.434    10.590    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_719_n_3
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.714 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_502/O
                         net (fo=1, routed)           0.538    11.252    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_502_n_3
    SLICE_X31Y57         LUT6 (Prop_lut6_I3_O)        0.124    11.376 f  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251/O
                         net (fo=1, routed)           0.673    12.050    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_251_n_3
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124    12.174 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91/O
                         net (fo=1, routed)           0.405    12.579    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_91_n_3
    SLICE_X33Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.703 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23/O
                         net (fo=8, routed)           1.752    14.455    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0_i_23_n_3
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.924    20.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  5.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_id_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_id_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.073     0.624    bd_0_i/hls_inst/inst/sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/output_data_id_V_1_sel_wr
    SLICE_X25Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.669 r  bd_0_i/hls_inst/inst/sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/output_data_id_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.669    bd_0_i/hls_inst/inst/sig_buffer_id_V_U_n_4
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/output_data_id_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y40         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.076     0.627    bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg_n_3_[0]
    SLICE_X25Y40         LUT5 (Prop_lut5_I3_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A[0]_i_1_n_3
    SLICE_X25Y40         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y40         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]/Q
                         net (fo=10, routed)          0.124     0.675    bd_0_i/hls_inst/inst/ap_CS_fsm_state41
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/Q
                         net (fo=2, routed)           0.114     0.665    bd_0_i/hls_inst/inst/sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/output_data_user_V_1_payload_A
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.045     0.710 r  bd_0_i/hls_inst/inst/sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/output_data_user_V_1_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.710    bd_0_i/hls_inst/inst/sig_buffer_user_V_U_n_3
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/output_data_user_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.444%)  route 0.144ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y56         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[352]/Q
                         net (fo=11, routed)          0.144     0.695    bd_0_i/hls_inst/inst/ap_CS_fsm_state353
    SLICE_X29Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y55         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[353]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[353]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/Q
                         net (fo=2, routed)           0.126     0.700    bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B[1]
    SLICE_X26Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.745 r  bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B[1]_i_1_n_3
    SLICE_X26Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y36         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/input_data_keep_V_0_payload_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y34         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/Q
                         net (fo=2, routed)           0.126     0.700    bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B[0]
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.745 r  bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B[0]_i_1_n_3
    SLICE_X26Y34         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y34         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y34         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/input_data_strb_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/Q
                         net (fo=3, routed)           0.120     0.671    bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.716 r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.716    bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B[0]_i_1_n_3
    SLICE_X28Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y37         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/input_data_id_V_0_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr_reg/Q
                         net (fo=3, routed)           0.119     0.670    bd_0_i/hls_inst/inst/input_data_id_V_0_sel_wr
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.715 r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.715    bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A[0]_i_1_n_3
    SLICE_X28Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y37         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y37         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/input_data_id_V_0_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.127     0.701    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[7]
    SLICE_X26Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.746 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_i_1_n_3
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=679, unset)          0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y65         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y16  bd_0_i/hls_inst/inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9   bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y41  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y39  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y40  bd_0_i/hls_inst/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK



