#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 24 19:11:10 2024
# Process ID: 15496
# Current directory: C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1
# Command line: vivado.exe -log design_1_mutex_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mutex_0_1.tcl
# Log file: C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/design_1_mutex_0_1.vds
# Journal file: C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1\vivado.jou
# Running On: IT05676, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16839 MB
#-----------------------------------------------------------
source design_1_mutex_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1391.926 ; gain = 119.789
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mutex_0_1
Command: synth_design -top design_1_mutex_0_1 -part xczu1cg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25960
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2341.934 ; gain = 405.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mutex_0_1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/synth/design_1_mutex_0_1.vhd:102]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_AXI bound to: 2 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 32'b10100000000001000000000000000000 
	Parameter C_S0_AXI_HIGHADDR bound to: 32'b10100000000001001111111111111111 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 32'b10100000000001010000000000000000 
	Parameter C_S1_AXI_HIGHADDR bound to: 32'b10100000000001011111111111111111 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S2_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S3_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S4_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S5_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S6_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXI_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S7_AXI_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ENABLE_USER bound to: 0 - type: integer 
	Parameter C_OWNER_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_HW_PROT bound to: 0 - type: integer 
	Parameter C_NUM_MUTEX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mutex' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1780' bound to instance 'U0' of component 'mutex' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/synth/design_1_mutex_0_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'mutex' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:2019]
	Parameter C_S_AXI_BASEADDR bound to: 32'b10100000000001000000000000000000 
	Parameter C_S_AXI_HIGHADDR bound to: 32'b10100000000001001111111111111111 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HW_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AWIDTH bound to: 12 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_decode' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1344' bound to instance 'AXI_If_0' of component 'axi_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'axi_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-256] done synthesizing module 'axi_decode' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1401]
	Parameter C_S_AXI_BASEADDR bound to: 32'b10100000000001010000000000000000 
	Parameter C_S_AXI_HIGHADDR bound to: 32'b10100000000001011111111111111111 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HW_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AWIDTH bound to: 12 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_decode' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1344' bound to instance 'AXI_If_1' of component 'axi_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:2276]
INFO: [Synth 8-638] synthesizing module 'axi_decode__parameterized1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1401]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-113] binding component instance 'S_AXI_RDATA_FDRE' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1552]
INFO: [Synth 8-256] done synthesizing module 'axi_decode__parameterized1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1401]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_INTERFACE bound to: 2 - type: integer 
	Parameter C_ENABLE_USER bound to: 0 - type: integer 
	Parameter C_OWNER_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_HW_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_HW_PROT bound to: 0 - type: integer 
	Parameter C_NUM_MUTEX bound to: 16 - type: integer 
	Parameter C_MUTEX_NUMBER bound to: 0 - type: integer 
	Parameter C_AWIDTH bound to: 12 - type: integer 
	Parameter C_REGISTER_WIDTH bound to: 8 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DWIDTH_MUTEX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mutex_core' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:870' bound to instance 'SingleAccess' of component 'mutex_core' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'mutex_core' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:911]
	Parameter C_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_OWNER_ID_WIDTH bound to: 8 - type: integer 
	Parameter C_AWIDTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'multi_channel_mutex' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:657' bound to instance 'Normal_Mutex_Inst' of component 'multi_channel_mutex' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1158]
INFO: [Synth 8-638] synthesizing module 'multi_channel_mutex' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:680]
	Parameter C_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_AWIDTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'multi_channel_register' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:465' bound to instance 'Mutex_Store' of component 'multi_channel_register' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:718]
INFO: [Synth 8-638] synthesizing module 'multi_channel_register' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:486]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Gen_DRAM' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:335' bound to instance 'RAM_Storage' of component 'Gen_DRAM' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:535]
INFO: [Synth 8-638] synthesizing module 'Gen_DRAM' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'Gen_DRAM' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:350]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_register' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'multi_channel_mutex' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:680]
INFO: [Synth 8-256] done synthesizing module 'mutex_core' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:911]
INFO: [Synth 8-256] done synthesizing module 'mutex' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:2019]
INFO: [Synth 8-256] done synthesizing module 'design_1_mutex_0_1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/synth/design_1_mutex_0_1.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element Using_MultiIf_Mutex.Mutex_HW_Id_I_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1034]
WARNING: [Synth 8-6014] Unused sequential element Write_Strobe_User_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/85e2/hdl/mutex_v2_1_vh_rfs.vhd:1088]
WARNING: [Synth 8-7129] Port Rst in module multi_channel_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_HW_Id[0] in module mutex_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_HW_Id[1] in module mutex_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_Clk in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_Rst in module axi_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_Clk in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mutex_Rst in module axi_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2_AXI_ACLK in module mutex is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2_AXI_ARESETN in module mutex is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2_AXI_AWADDR[31] in module mutex is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2_AXI_AWADDR[30] in module mutex is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2_AXI_AWADDR[29] in module mutex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 2440.676 ; gain = 503.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2458.578 ; gain = 521.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2458.578 ; gain = 521.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2470.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/design_1_mutex_0_1_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.551 ; gain = 0.020
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/design_1_mutex_0_1_ooc.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mutex_0_1/design_1_mutex_0_1_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_mutex_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_mutex_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2573.551 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[31].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[30].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[29].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[28].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[27].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[26].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[25].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[24].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[23].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[22].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[21].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[20].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[19].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[18].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[17].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[16].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[15].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[14].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[13].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[12].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[11].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[10].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_0.AXI_If_0/S_AXI_RDATA_DFF[9].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[31].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[30].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[29].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[28].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[27].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[26].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[25].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[24].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[23].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[22].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[21].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[20].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[19].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[18].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[17].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[16].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[15].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[14].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[13].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[12].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[11].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[10].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
WARNING: [Synth 8-3332] Sequential element (Using_AXI_1.AXI_If_1/S_AXI_RDATA_DFF[9].S_AXI_RDATA_FDRE) is unused and will be removed from module mutex.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|U0          | SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/Use_Multi_Ch_Reg.RAM_Storage/RAM_reg | Implied   | 16 x 9               | RAM16X1S x 9  | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2573.551 ; gain = 636.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 2593.543 ; gain = 656.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|U0          | SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/Use_Multi_Ch_Reg.RAM_Storage/RAM_reg | Implied   | 16 x 9               | RAM16X1S x 9  | 
+------------+--------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2594.375 ; gain = 657.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    12|
|3     |LUT3     |    44|
|4     |LUT4     |     4|
|5     |LUT5     |     3|
|6     |LUT6     |    20|
|7     |RAM16X1S |     9|
|8     |FDRE     |    95|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 777 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2599.102 ; gain = 547.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 2599.102 ; gain = 662.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2607.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 9 instances

Synth Design complete, checksum: 3f033f02
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:55 . Memory (MB): peak = 2626.750 ; gain = 1156.727
INFO: [Common 17-1381] The checkpoint 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/design_1_mutex_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mutex_0_1, cache-ID = 351d301eb49a5379
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mutex_0_1_synth_1/design_1_mutex_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mutex_0_1_utilization_synth.rpt -pb design_1_mutex_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 19:14:30 2024...
