>Dmel_RG2
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG3
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG5
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG9
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG18N
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG19
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG22
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG24
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG25
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG28
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG32N
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG34
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG36
GTGCTCGCGCGCACCTTTTTCG
>Dmel_RG38N
GTGCTCGCGCGCACCTTTTTCG
>Dsim_MD03
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD06
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD105
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD106
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD146
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD15
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD197
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD199
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD201
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD221
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD224
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD225
ATGCTCGCGCGCGCCTTTTTCG
>Dsim_MD233
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD235
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD238
GTGCTCGCGCGCGTCTTTTTCG
>Dsim_MD243
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD251
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD255
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD63
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD72
GTGCTCGCGCGCGCCTTTTTCG
>Dsim_MD73
GTGCTCGCGCGCGCCTTTTTCG
>Dyak_528_11558
ATGCCTGCGCGTGCTTTTTTCG
>Dere_528_11558
GTGCCTGCGCGCGCCTTTTTCG
