

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 31 04:11:12 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  42522699|  42522699| 0.425 sec | 0.425 sec |  42522699|  42522699|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1        |      9240|      9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1     |       768|       768|         1|          -|          -|   768|    no    |
        |- l_gemm_i      |  42485784|  42485784|   3540482|          -|          -|    12|    no    |
        | + l_j          |   3540480|   3540480|      4610|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k  |      4608|      4608|         6|          -|          -|   768|    no    |
        |- l_bias_i1     |     27672|     27672|      2306|          -|          -|    12|    no    |
        | + l_j1         |      2304|      2304|         3|          -|          -|   768|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|       0|    468|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    176|    -|
|Register         |        -|      -|     306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     306|    644|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_438_p2        |     *    |      5|  0|  29|          40|          40|
    |add_ln203_fu_269_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln31_fu_397_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln32_fu_402_p2   |     +    |      0|  0|  28|          21|          21|
    |add_ln36_fu_367_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln46_fu_522_p2   |     +    |      0|  0|  21|          15|          15|
    |i1_fu_465_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_285_p2          |     +    |      0|  0|  13|           4|           1|
    |j1_fu_507_p2         |     +    |      0|  0|  14|          10|           1|
    |j_fu_327_p2          |     +    |      0|  0|  14|          10|           1|
    |k_fu_383_p2          |     +    |      0|  0|  14|          10|           1|
    |v17_V_fu_454_p2      |     +    |      0|  0|  31|          24|          24|
    |v22_V_fu_532_p2      |     +    |      0|  0|  31|          24|          24|
    |v5_fu_217_p2         |     +    |      0|  0|  13|           4|           1|
    |v6_fu_259_p2         |     +    |      0|  0|  14|          10|           1|
    |sub_ln203_fu_247_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln31_fu_315_p2   |     -    |      0|  0|  21|          15|          15|
    |sub_ln32_fu_361_p2   |     -    |      0|  0|  28|          21|          21|
    |sub_ln46_fu_495_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln23_fu_211_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_253_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln28_fu_279_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln29_fu_321_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln30_fu_377_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln43_fu_459_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_501_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      5|  0| 468|         339|         294|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         16|    1|         16|
    |i1_0_reg_189   |   9|          2|    4|          8|
    |i_0_reg_156    |   9|          2|    4|          8|
    |j1_0_reg_200   |   9|          2|   10|         20|
    |j_0_reg_167    |   9|          2|   10|         20|
    |k_0_reg_178    |   9|          2|   10|         20|
    |v3_V_address0  |  27|          5|   14|         70|
    |v3_V_d0        |  21|          4|   24|         96|
    |v5_0_reg_134   |   9|          2|    4|          8|
    |v6_0_reg_145   |   9|          2|   10|         20|
    +---------------+----+-----------+-----+-----------+
    |Total          | 176|         39|   91|        286|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln31_reg_599     |  15|   0|   15|          0|
    |ap_CS_fsm            |  15|   0|   15|          0|
    |i1_0_reg_189         |   4|   0|    4|          0|
    |i1_reg_637           |   4|   0|    4|          0|
    |i_0_reg_156          |   4|   0|    4|          0|
    |i_reg_562            |   4|   0|    4|          0|
    |j1_0_reg_200         |  10|   0|   10|          0|
    |j1_reg_650           |  10|   0|   10|          0|
    |j_0_reg_167          |  10|   0|   10|          0|
    |j_reg_576            |  10|   0|   10|          0|
    |k_0_reg_178          |  10|   0|   10|          0|
    |k_reg_594            |  10|   0|   10|          0|
    |sub_ln203_reg_546    |   7|   0|   15|          8|
    |sub_ln31_reg_567     |   7|   0|   15|          8|
    |sub_ln32_reg_581     |  13|   0|   21|          8|
    |sub_ln46_reg_642     |   7|   0|   15|          8|
    |v10_V_reg_614        |  24|   0|   24|          0|
    |v11_V_reg_619        |  24|   0|   24|          0|
    |v15_V_reg_624        |  24|   0|   24|          0|
    |v16_V_reg_629        |  24|   0|   24|          0|
    |v22_V_reg_665        |  24|   0|   24|          0|
    |v3_V_addr_1_reg_586  |  14|   0|   14|          0|
    |v3_V_addr_2_reg_655  |  14|   0|   14|          0|
    |v5_0_reg_134         |   4|   0|    4|          0|
    |v5_reg_541           |   4|   0|    4|          0|
    |v6_0_reg_145         |  10|   0|   10|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 306|   0|  338|         32|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_start       |  in |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_done        | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_idle        | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|ap_ready       | out |    1| ap_ctrl_hs | Linear_layer_qkv | return value |
|v0_V_address0  | out |   14|  ap_memory |       v0_V       |     array    |
|v0_V_ce0       | out |    1|  ap_memory |       v0_V       |     array    |
|v0_V_q0        |  in |   24|  ap_memory |       v0_V       |     array    |
|v1_V_address0  | out |   20|  ap_memory |       v1_V       |     array    |
|v1_V_ce0       | out |    1|  ap_memory |       v1_V       |     array    |
|v1_V_q0        |  in |   24|  ap_memory |       v1_V       |     array    |
|v2_V_address0  | out |   10|  ap_memory |       v2_V       |     array    |
|v2_V_ce0       | out |    1|  ap_memory |       v2_V       |     array    |
|v2_V_q0        |  in |   24|  ap_memory |       v2_V       |     array    |
|v3_V_address0  | out |   14|  ap_memory |       v3_V       |     array    |
|v3_V_ce0       | out |    1|  ap_memory |       v3_V       |     array    |
|v3_V_we0       | out |    1|  ap_memory |       v3_V       |     array    |
|v3_V_d0        | out |   24|  ap_memory |       v3_V       |     array    |
|v3_V_q0        |  in |   24|  ap_memory |       v3_V       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

