{
    "DESIGN_NAME": "td_alu",
    "VERILOG_FILES": "dir::src/*.sv",

    "CLOCK_PORT": "CLK",
    "CLOCK_PERIOD": 10,
    "GRT_ESTIMATE_PARASITICS": 1,
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_SKIPTRIM": true,
    "FP_PDN_AUTO_ADJUST": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 250 300",
    "PL_RESIZER_ALLOW_SETUP_VIOS": 1,
    "GLB_RESIZER_ALLOW_SETUP_VIOS":1,
    "SYNTH_MAX_FANOUT": 30,
    "CLOCK_BUFFER_FANOUT": 30,
    "GRT_ANT_MARGIN": 30,
    "GRT_MAX_DIODE_INS_ITERS": 10,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 50,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    }
}