// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ereg_v1_HH_
#define _ereg_v1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_layer_0_0_0_1.h"
#include "compute_layer_0_0_0_s.h"
#include "compute_layer_0_0.h"
#include "linear_2.h"
#include "linear_1.h"
#include "linear.h"

namespace ap_rtl {

struct ereg_v1 : public sc_module {
    // Port declarations 189
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<32> > data_V_q0;
    sc_out< sc_lv<13> > data_V_address1;
    sc_out< sc_logic > data_V_ce1;
    sc_in< sc_lv<32> > data_V_q1;
    sc_out< sc_lv<13> > data_V1_address0;
    sc_out< sc_logic > data_V1_ce0;
    sc_in< sc_lv<32> > data_V1_q0;
    sc_out< sc_lv<13> > data_V1_address1;
    sc_out< sc_logic > data_V1_ce1;
    sc_in< sc_lv<32> > data_V1_q1;
    sc_out< sc_lv<13> > data_V2_address0;
    sc_out< sc_logic > data_V2_ce0;
    sc_in< sc_lv<32> > data_V2_q0;
    sc_out< sc_lv<13> > data_V2_address1;
    sc_out< sc_logic > data_V2_ce1;
    sc_in< sc_lv<32> > data_V2_q1;
    sc_out< sc_lv<13> > data_V3_address0;
    sc_out< sc_logic > data_V3_ce0;
    sc_in< sc_lv<32> > data_V3_q0;
    sc_out< sc_lv<13> > data_V3_address1;
    sc_out< sc_logic > data_V3_ce1;
    sc_in< sc_lv<32> > data_V3_q1;
    sc_out< sc_lv<13> > data_V4_address0;
    sc_out< sc_logic > data_V4_ce0;
    sc_in< sc_lv<32> > data_V4_q0;
    sc_out< sc_lv<13> > data_V4_address1;
    sc_out< sc_logic > data_V4_ce1;
    sc_in< sc_lv<32> > data_V4_q1;
    sc_out< sc_lv<13> > data_V5_address0;
    sc_out< sc_logic > data_V5_ce0;
    sc_in< sc_lv<32> > data_V5_q0;
    sc_out< sc_lv<13> > data_V5_address1;
    sc_out< sc_logic > data_V5_ce1;
    sc_in< sc_lv<32> > data_V5_q1;
    sc_out< sc_lv<13> > data_V6_address0;
    sc_out< sc_logic > data_V6_ce0;
    sc_in< sc_lv<32> > data_V6_q0;
    sc_out< sc_lv<13> > data_V6_address1;
    sc_out< sc_logic > data_V6_ce1;
    sc_in< sc_lv<32> > data_V6_q1;
    sc_out< sc_lv<13> > data_V7_address0;
    sc_out< sc_logic > data_V7_ce0;
    sc_in< sc_lv<32> > data_V7_q0;
    sc_out< sc_lv<13> > data_V7_address1;
    sc_out< sc_logic > data_V7_ce1;
    sc_in< sc_lv<32> > data_V7_q1;
    sc_out< sc_lv<13> > data_V8_address0;
    sc_out< sc_logic > data_V8_ce0;
    sc_in< sc_lv<32> > data_V8_q0;
    sc_out< sc_lv<13> > data_V8_address1;
    sc_out< sc_logic > data_V8_ce1;
    sc_in< sc_lv<32> > data_V8_q1;
    sc_out< sc_lv<13> > data_V9_address0;
    sc_out< sc_logic > data_V9_ce0;
    sc_in< sc_lv<32> > data_V9_q0;
    sc_out< sc_lv<13> > data_V9_address1;
    sc_out< sc_logic > data_V9_ce1;
    sc_in< sc_lv<32> > data_V9_q1;
    sc_out< sc_lv<13> > data_V10_address0;
    sc_out< sc_logic > data_V10_ce0;
    sc_in< sc_lv<32> > data_V10_q0;
    sc_out< sc_lv<13> > data_V10_address1;
    sc_out< sc_logic > data_V10_ce1;
    sc_in< sc_lv<32> > data_V10_q1;
    sc_out< sc_lv<13> > data_V11_address0;
    sc_out< sc_logic > data_V11_ce0;
    sc_in< sc_lv<32> > data_V11_q0;
    sc_out< sc_lv<13> > data_V11_address1;
    sc_out< sc_logic > data_V11_ce1;
    sc_in< sc_lv<32> > data_V11_q1;
    sc_out< sc_lv<13> > data_V12_address0;
    sc_out< sc_logic > data_V12_ce0;
    sc_in< sc_lv<32> > data_V12_q0;
    sc_out< sc_lv<13> > data_V12_address1;
    sc_out< sc_logic > data_V12_ce1;
    sc_in< sc_lv<32> > data_V12_q1;
    sc_out< sc_lv<13> > data_V13_address0;
    sc_out< sc_logic > data_V13_ce0;
    sc_in< sc_lv<32> > data_V13_q0;
    sc_out< sc_lv<13> > data_V13_address1;
    sc_out< sc_logic > data_V13_ce1;
    sc_in< sc_lv<32> > data_V13_q1;
    sc_out< sc_lv<13> > data_V14_address0;
    sc_out< sc_logic > data_V14_ce0;
    sc_in< sc_lv<32> > data_V14_q0;
    sc_out< sc_lv<13> > data_V14_address1;
    sc_out< sc_logic > data_V14_ce1;
    sc_in< sc_lv<32> > data_V14_q1;
    sc_out< sc_lv<13> > data_V15_address0;
    sc_out< sc_logic > data_V15_ce0;
    sc_in< sc_lv<32> > data_V15_q0;
    sc_out< sc_lv<13> > data_V15_address1;
    sc_out< sc_logic > data_V15_ce1;
    sc_in< sc_lv<32> > data_V15_q1;
    sc_out< sc_lv<13> > data_V16_address0;
    sc_out< sc_logic > data_V16_ce0;
    sc_in< sc_lv<32> > data_V16_q0;
    sc_out< sc_lv<13> > data_V16_address1;
    sc_out< sc_logic > data_V16_ce1;
    sc_in< sc_lv<32> > data_V16_q1;
    sc_out< sc_lv<13> > data_V17_address0;
    sc_out< sc_logic > data_V17_ce0;
    sc_in< sc_lv<32> > data_V17_q0;
    sc_out< sc_lv<13> > data_V17_address1;
    sc_out< sc_logic > data_V17_ce1;
    sc_in< sc_lv<32> > data_V17_q1;
    sc_out< sc_lv<13> > data_V18_address0;
    sc_out< sc_logic > data_V18_ce0;
    sc_in< sc_lv<32> > data_V18_q0;
    sc_out< sc_lv<13> > data_V18_address1;
    sc_out< sc_logic > data_V18_ce1;
    sc_in< sc_lv<32> > data_V18_q1;
    sc_out< sc_lv<13> > data_V19_address0;
    sc_out< sc_logic > data_V19_ce0;
    sc_in< sc_lv<32> > data_V19_q0;
    sc_out< sc_lv<13> > data_V19_address1;
    sc_out< sc_logic > data_V19_ce1;
    sc_in< sc_lv<32> > data_V19_q1;
    sc_out< sc_lv<13> > data_V20_address0;
    sc_out< sc_logic > data_V20_ce0;
    sc_in< sc_lv<32> > data_V20_q0;
    sc_out< sc_lv<13> > data_V20_address1;
    sc_out< sc_logic > data_V20_ce1;
    sc_in< sc_lv<32> > data_V20_q1;
    sc_out< sc_lv<13> > data_V21_address0;
    sc_out< sc_logic > data_V21_ce0;
    sc_in< sc_lv<32> > data_V21_q0;
    sc_out< sc_lv<13> > data_V21_address1;
    sc_out< sc_logic > data_V21_ce1;
    sc_in< sc_lv<32> > data_V21_q1;
    sc_out< sc_lv<13> > data_V22_address0;
    sc_out< sc_logic > data_V22_ce0;
    sc_in< sc_lv<32> > data_V22_q0;
    sc_out< sc_lv<13> > data_V22_address1;
    sc_out< sc_logic > data_V22_ce1;
    sc_in< sc_lv<32> > data_V22_q1;
    sc_out< sc_lv<13> > data_V23_address0;
    sc_out< sc_logic > data_V23_ce0;
    sc_in< sc_lv<32> > data_V23_q0;
    sc_out< sc_lv<13> > data_V23_address1;
    sc_out< sc_logic > data_V23_ce1;
    sc_in< sc_lv<32> > data_V23_q1;
    sc_out< sc_lv<13> > data_V24_address0;
    sc_out< sc_logic > data_V24_ce0;
    sc_in< sc_lv<32> > data_V24_q0;
    sc_out< sc_lv<13> > data_V24_address1;
    sc_out< sc_logic > data_V24_ce1;
    sc_in< sc_lv<32> > data_V24_q1;
    sc_out< sc_lv<13> > data_V25_address0;
    sc_out< sc_logic > data_V25_ce0;
    sc_in< sc_lv<32> > data_V25_q0;
    sc_out< sc_lv<13> > data_V25_address1;
    sc_out< sc_logic > data_V25_ce1;
    sc_in< sc_lv<32> > data_V25_q1;
    sc_out< sc_lv<13> > data_V26_address0;
    sc_out< sc_logic > data_V26_ce0;
    sc_in< sc_lv<32> > data_V26_q0;
    sc_out< sc_lv<13> > data_V26_address1;
    sc_out< sc_logic > data_V26_ce1;
    sc_in< sc_lv<32> > data_V26_q1;
    sc_out< sc_lv<13> > data_V27_address0;
    sc_out< sc_logic > data_V27_ce0;
    sc_in< sc_lv<32> > data_V27_q0;
    sc_out< sc_lv<13> > data_V27_address1;
    sc_out< sc_logic > data_V27_ce1;
    sc_in< sc_lv<32> > data_V27_q1;
    sc_out< sc_lv<13> > data_V28_address0;
    sc_out< sc_logic > data_V28_ce0;
    sc_in< sc_lv<32> > data_V28_q0;
    sc_out< sc_lv<13> > data_V28_address1;
    sc_out< sc_logic > data_V28_ce1;
    sc_in< sc_lv<32> > data_V28_q1;
    sc_out< sc_lv<13> > data_V29_address0;
    sc_out< sc_logic > data_V29_ce0;
    sc_in< sc_lv<32> > data_V29_q0;
    sc_out< sc_lv<13> > data_V29_address1;
    sc_out< sc_logic > data_V29_ce1;
    sc_in< sc_lv<32> > data_V29_q1;
    sc_in< sc_lv<10> > data_V_offset;
    sc_in< sc_lv<5> > data_V_offset1;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    ereg_v1(sc_module_name name);
    SC_HAS_PROCESS(ereg_v1);

    ~ereg_v1();

    sc_trace_file* mVcdFile;

    compute_layer_0_0_0_1* grp_compute_layer_0_0_0_1_fu_102;
    compute_layer_0_0_0_s* grp_compute_layer_0_0_0_s_fu_169;
    compute_layer_0_0* grp_compute_layer_0_0_fu_188;
    linear_2* call_ret1_linear_2_fu_197;
    linear_1* call_ret3_linear_1_fu_216;
    linear* res_V_write_assign_linear_fu_225;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state24_pp0_stage5_iter3;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > logits1_0_V_reg_425;
    sc_signal< sc_lv<32> > logits1_1_V_reg_430;
    sc_signal< sc_lv<32> > logits1_2_V_reg_435;
    sc_signal< sc_lv<32> > logits1_3_V_reg_440;
    sc_signal< sc_lv<32> > logits1_4_V_reg_445;
    sc_signal< sc_lv<32> > logits1_5_V_reg_450;
    sc_signal< sc_lv<32> > logits1_6_V_reg_455;
    sc_signal< sc_lv<32> > logits1_7_V_reg_460;
    sc_signal< sc_lv<32> > logits1_8_V_reg_465;
    sc_signal< sc_lv<32> > logits1_9_V_reg_470;
    sc_signal< sc_lv<32> > logits1_10_V_reg_475;
    sc_signal< sc_lv<32> > logits1_11_V_reg_480;
    sc_signal< sc_lv<32> > logits1_12_V_reg_485;
    sc_signal< sc_lv<32> > logits1_13_V_reg_490;
    sc_signal< sc_lv<32> > logits1_14_V_reg_495;
    sc_signal< sc_lv<32> > logits2_0_V_reg_575;
    sc_signal< sc_lv<32> > logits2_1_V_reg_580;
    sc_signal< sc_lv<32> > logits2_2_V_reg_585;
    sc_signal< sc_lv<32> > logits2_3_V_reg_590;
    sc_signal< sc_lv<32> > logits2_4_V_reg_595;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_ap_start;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_ap_done;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_ap_idle;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_ap_ready;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V1_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V1_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V1_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V1_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V2_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V2_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V2_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V2_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V3_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V3_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V3_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V3_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V4_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V4_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V4_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V4_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V5_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V5_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V5_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V5_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V6_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V6_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V6_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V6_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V7_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V7_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V7_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V7_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V8_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V8_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V8_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V8_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V9_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V9_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V9_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V9_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V10_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V10_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V10_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V10_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V11_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V11_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V11_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V11_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V12_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V12_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V12_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V12_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V13_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V13_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V13_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V13_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V14_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V14_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V14_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V14_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V15_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V15_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V15_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V15_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V16_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V16_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V16_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V16_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V17_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V17_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V17_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V17_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V18_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V18_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V18_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V18_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V19_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V19_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V19_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V19_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V20_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V20_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V20_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V20_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V21_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V21_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V21_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V21_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V22_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V22_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V22_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V22_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V23_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V23_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V23_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V23_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V24_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V24_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V24_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V24_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V25_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V25_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V25_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V25_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V26_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V26_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V26_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V26_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V27_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V27_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V27_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V27_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V28_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V28_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V28_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V28_ce1;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V29_address0;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V29_ce0;
    sc_signal< sc_lv<13> > grp_compute_layer_0_0_0_1_fu_102_data_V29_address1;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_1_fu_102_data_V29_ce1;
    sc_signal< sc_lv<9> > grp_compute_layer_0_0_0_1_fu_102_data_V_offset;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_4;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_5;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_6;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_7;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_8;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_9;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_10;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_11;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_12;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_13;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_1_fu_102_ap_return_14;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_s_fu_169_ap_return_0;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_s_fu_169_ap_return_1;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_s_fu_169_ap_return_2;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_s_fu_169_ap_return_3;
    sc_signal< sc_lv<32> > grp_compute_layer_0_0_0_s_fu_169_ap_return_4;
    sc_signal< sc_logic > grp_compute_layer_0_0_0_s_fu_169_ap_ce;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call36;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1_ignore_call36;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2_ignore_call36;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter3_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call36;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call36;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter2_ignore_call36;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter3_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0_ignore_call36;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call36;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter2_ignore_call36;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter3_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0_ignore_call36;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1_ignore_call36;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter2_ignore_call36;
    sc_signal< bool > ap_block_state23_pp0_stage4_iter3_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<29> > grp_compute_layer_0_0_fu_188_ap_return;
    sc_signal< sc_logic > grp_compute_layer_0_0_fu_188_ap_ce;
    sc_signal< sc_logic > call_ret1_linear_2_fu_197_ap_ready;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_0;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_1;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_2;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_3;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_4;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_5;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_6;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_7;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_8;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_9;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_10;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_11;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_12;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_13;
    sc_signal< sc_lv<32> > call_ret1_linear_2_fu_197_ap_return_14;
    sc_signal< sc_logic > call_ret3_linear_1_fu_216_ap_ready;
    sc_signal< sc_lv<32> > call_ret3_linear_1_fu_216_ap_return_0;
    sc_signal< sc_lv<32> > call_ret3_linear_1_fu_216_ap_return_1;
    sc_signal< sc_lv<32> > call_ret3_linear_1_fu_216_ap_return_2;
    sc_signal< sc_lv<32> > call_ret3_linear_1_fu_216_ap_return_3;
    sc_signal< sc_lv<32> > call_ret3_linear_1_fu_216_ap_return_4;
    sc_signal< sc_logic > res_V_write_assign_linear_fu_225_ap_ready;
    sc_signal< sc_lv<32> > res_V_write_assign_linear_fu_225_data_V_read;
    sc_signal< sc_lv<32> > res_V_write_assign_linear_fu_225_ap_return;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to3;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state23_pp0_stage4_iter3;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call36();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1_ignore_call36();
    void thread_ap_block_state12_pp0_stage5_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2_ignore_call36();
    void thread_ap_block_state15_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage2_iter2_ignore_call36();
    void thread_ap_block_state16_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage3_iter2_ignore_call36();
    void thread_ap_block_state17_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage4_iter2_ignore_call36();
    void thread_ap_block_state18_pp0_stage5_iter2();
    void thread_ap_block_state19_pp0_stage0_iter3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage1_iter3();
    void thread_ap_block_state20_pp0_stage1_iter3_ignore_call36();
    void thread_ap_block_state21_pp0_stage2_iter3();
    void thread_ap_block_state21_pp0_stage2_iter3_ignore_call36();
    void thread_ap_block_state22_pp0_stage3_iter3();
    void thread_ap_block_state22_pp0_stage3_iter3_ignore_call36();
    void thread_ap_block_state23_pp0_stage4_iter3();
    void thread_ap_block_state23_pp0_stage4_iter3_ignore_call36();
    void thread_ap_block_state24_pp0_stage5_iter3();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call36();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call36();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0_ignore_call36();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0_ignore_call36();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1_ignore_call36();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call36();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_idle_pp0_1to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_data_V10_address0();
    void thread_data_V10_address1();
    void thread_data_V10_ce0();
    void thread_data_V10_ce1();
    void thread_data_V11_address0();
    void thread_data_V11_address1();
    void thread_data_V11_ce0();
    void thread_data_V11_ce1();
    void thread_data_V12_address0();
    void thread_data_V12_address1();
    void thread_data_V12_ce0();
    void thread_data_V12_ce1();
    void thread_data_V13_address0();
    void thread_data_V13_address1();
    void thread_data_V13_ce0();
    void thread_data_V13_ce1();
    void thread_data_V14_address0();
    void thread_data_V14_address1();
    void thread_data_V14_ce0();
    void thread_data_V14_ce1();
    void thread_data_V15_address0();
    void thread_data_V15_address1();
    void thread_data_V15_ce0();
    void thread_data_V15_ce1();
    void thread_data_V16_address0();
    void thread_data_V16_address1();
    void thread_data_V16_ce0();
    void thread_data_V16_ce1();
    void thread_data_V17_address0();
    void thread_data_V17_address1();
    void thread_data_V17_ce0();
    void thread_data_V17_ce1();
    void thread_data_V18_address0();
    void thread_data_V18_address1();
    void thread_data_V18_ce0();
    void thread_data_V18_ce1();
    void thread_data_V19_address0();
    void thread_data_V19_address1();
    void thread_data_V19_ce0();
    void thread_data_V19_ce1();
    void thread_data_V1_address0();
    void thread_data_V1_address1();
    void thread_data_V1_ce0();
    void thread_data_V1_ce1();
    void thread_data_V20_address0();
    void thread_data_V20_address1();
    void thread_data_V20_ce0();
    void thread_data_V20_ce1();
    void thread_data_V21_address0();
    void thread_data_V21_address1();
    void thread_data_V21_ce0();
    void thread_data_V21_ce1();
    void thread_data_V22_address0();
    void thread_data_V22_address1();
    void thread_data_V22_ce0();
    void thread_data_V22_ce1();
    void thread_data_V23_address0();
    void thread_data_V23_address1();
    void thread_data_V23_ce0();
    void thread_data_V23_ce1();
    void thread_data_V24_address0();
    void thread_data_V24_address1();
    void thread_data_V24_ce0();
    void thread_data_V24_ce1();
    void thread_data_V25_address0();
    void thread_data_V25_address1();
    void thread_data_V25_ce0();
    void thread_data_V25_ce1();
    void thread_data_V26_address0();
    void thread_data_V26_address1();
    void thread_data_V26_ce0();
    void thread_data_V26_ce1();
    void thread_data_V27_address0();
    void thread_data_V27_address1();
    void thread_data_V27_ce0();
    void thread_data_V27_ce1();
    void thread_data_V28_address0();
    void thread_data_V28_address1();
    void thread_data_V28_ce0();
    void thread_data_V28_ce1();
    void thread_data_V29_address0();
    void thread_data_V29_address1();
    void thread_data_V29_ce0();
    void thread_data_V29_ce1();
    void thread_data_V2_address0();
    void thread_data_V2_address1();
    void thread_data_V2_ce0();
    void thread_data_V2_ce1();
    void thread_data_V3_address0();
    void thread_data_V3_address1();
    void thread_data_V3_ce0();
    void thread_data_V3_ce1();
    void thread_data_V4_address0();
    void thread_data_V4_address1();
    void thread_data_V4_ce0();
    void thread_data_V4_ce1();
    void thread_data_V5_address0();
    void thread_data_V5_address1();
    void thread_data_V5_ce0();
    void thread_data_V5_ce1();
    void thread_data_V6_address0();
    void thread_data_V6_address1();
    void thread_data_V6_ce0();
    void thread_data_V6_ce1();
    void thread_data_V7_address0();
    void thread_data_V7_address1();
    void thread_data_V7_ce0();
    void thread_data_V7_ce1();
    void thread_data_V8_address0();
    void thread_data_V8_address1();
    void thread_data_V8_ce0();
    void thread_data_V8_ce1();
    void thread_data_V9_address0();
    void thread_data_V9_address1();
    void thread_data_V9_ce0();
    void thread_data_V9_ce1();
    void thread_data_V_address0();
    void thread_data_V_address1();
    void thread_data_V_ce0();
    void thread_data_V_ce1();
    void thread_grp_compute_layer_0_0_0_1_fu_102_ap_start();
    void thread_grp_compute_layer_0_0_0_1_fu_102_data_V_offset();
    void thread_grp_compute_layer_0_0_0_s_fu_169_ap_ce();
    void thread_grp_compute_layer_0_0_fu_188_ap_ce();
    void thread_res_V_write_assign_linear_fu_225_data_V_read();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
