23:40:30 INFO  : Registering command handlers for SDK TCF services
23:40:31 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\temp_xsdb_launch_script.tcl
23:40:33 INFO  : XSCT server has started successfully.
23:40:33 INFO  : Successfully done setting XSCT server connection channel  
23:40:34 INFO  : Processing command line option -hwspec H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf.
23:40:34 INFO  : Successfully done setting SDK workspace  
23:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
23:43:13 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:21 INFO  : No changes in MSS file content so not generating sources.
23:54:04 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test_bsp/system.mss]

23:55:05 ERROR : Project ZC702_hw_platform already exists.
23:55:05 ERROR : Error occurred while creating hardware platform ZC702_hw_platform from sysdef
java.lang.IllegalArgumentException: Attempted to create a new project with same name as existing project: ZC702_hw_platform
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createProject(HwProjectCreator.java:207)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createProject(HwProjectCreator.java:201)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createHwProjectFromZip(HwProjectCreator.java:87)
	at com.xilinx.sdk.hw.HwProjectUtil.internalCreate(HwProjectUtil.java:266)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:210)
	at com.xilinx.sdk.hw.core.HwPlatformProjectHandler.createHwPlatform(HwPlatformProjectHandler.java:51)
	at com.xilinx.sdk.hw.core.HwPlatformProjectHandler.execute(HwPlatformProjectHandler.java:38)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.createPreRequisites(AppCreationHandler.java:143)
	at com.xilinx.sdk.appwiz.core.StandaloneProjectHandler.createPreRequisites(StandaloneProjectHandler.java:221)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.createApplication(AppCreationHandler.java:128)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler$1.run(AppCreationHandler.java:66)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.execute(AppCreationHandler.java:62)
	at com.xilinx.sdk.appwiz.ApplicationWizard.createNewProject(ApplicationWizard.java:117)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.doRun(NewCProjectWizard.java:293)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1$1.run(NewCProjectWizard.java:235)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1.run(NewCProjectWizard.java:245)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UISynchronizer$3.run(UISynchronizer.java:154)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.invokeRunnable(NewCProjectWizard.java:272)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.performFinish(NewCProjectWizard.java:162)
	at com.xilinx.sdk.appwiz.ApplicationWizard.performFinish(ApplicationWizard.java:158)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.ui.internal.dialogs.EventLoopProgressMonitor.runEventLoop(EventLoopProgressMonitor.java:125)
	at org.eclipse.ui.internal.dialogs.EventLoopProgressMonitor.isCanceled(EventLoopProgressMonitor.java:99)
	at org.eclipse.core.internal.jobs.ThreadJob.isCanceled(ThreadJob.java:144)
	at org.eclipse.core.internal.jobs.ThreadJob.waitForRun(ThreadJob.java:233)
	at org.eclipse.core.internal.jobs.ThreadJob.joinRun(ThreadJob.java:197)
	at org.eclipse.core.internal.jobs.ImplicitJobs.begin(ImplicitJobs.java:92)
	at org.eclipse.core.internal.jobs.JobManager.beginRule(JobManager.java:307)
	at org.eclipse.core.internal.resources.WorkManager.checkIn(WorkManager.java:121)
	at org.eclipse.core.internal.resources.Workspace.prepareOperation(Workspace.java:2188)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:762)
	at org.eclipse.core.internal.resources.Project.delete(Project.java:318)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.invokeRunnable(NewCProjectWizard.java:281)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.performFinish(NewCProjectWizard.java:162)
	at com.xilinx.sdk.appwiz.ApplicationWizard.performFinish(ApplicationWizard.java:158)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.internal.actions.NewWizardShortcutAction.run(NewWizardShortcutAction.java:133)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
23:55:05 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test_bsp/system.mss]

23:55:05 ERROR : The Hardware Project referenced by this BSP (Test_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
23:55:47 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\temp_xsdb_launch_script.tcl
23:55:49 INFO  : XSCT server has started successfully.
23:55:49 INFO  : Successfully done setting XSCT server connection channel  
23:55:51 INFO  : Successfully done setting SDK workspace  
23:55:53 INFO  : Registering command handlers for SDK TCF services
23:55:54 INFO  : Processing command line option -hwspec H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf.
00:11:15 INFO  : No changes in MSS file content so not generating sources.
00:13:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525756405843,  Project:1525754311004
00:13:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:14:14 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:14:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:34 INFO  : 
00:14:35 INFO  : Updating hardware inferred compiler options for Test.
00:14:35 INFO  : Clearing existing target manager status.
00:14:35 WARN  : Given IPC port value is invalid. Using default port 2350
00:14:35 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
00:14:35 WARN  : Given XMD timeout value is invalid. Using default value of 50000
00:14:37 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
00:14:37 INFO  : Closing and re-opening the MSS file of ther project Test_bsp
00:14:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:14:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:15:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:17:08 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\temp_xsdb_launch_script.tcl
00:17:10 INFO  : XSCT server has started successfully.
00:17:10 INFO  : Successfully done setting XSCT server connection channel  
00:17:10 INFO  : Successfully done setting SDK workspace  
00:17:15 INFO  : Registering command handlers for SDK TCF services
00:17:15 INFO  : Processing command line option -hwspec H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf.
00:17:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:37:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525757834448,  Project:1525756405843
00:37:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:37:56 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:38:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:38:10 INFO  : 
00:38:11 INFO  : Updating hardware inferred compiler options for Test.
00:38:11 INFO  : Clearing existing target manager status.
00:38:11 WARN  : Given IPC port value is invalid. Using default port 2350
00:38:11 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
00:38:11 WARN  : Given XMD timeout value is invalid. Using default value of 50000
00:38:13 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
00:38:13 INFO  : Closing and re-opening the MSS file of ther project Test_bsp
00:38:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:38:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:39:24 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:39:44 INFO  : 'fpga -state' command is executed.
00:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
00:39:45 INFO  : 'jtag frequency' command is executed.
00:39:45 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:45 INFO  : Context for 'APU' is selected.
00:39:45 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:45 INFO  : Context for 'APU' is selected.
00:39:45 INFO  : 'stop' command is executed.
00:39:45 INFO  : 'ps7_init' command is executed.
00:39:45 INFO  : 'ps7_post_config' command is executed.
00:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:46 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:46 INFO  : Memory regions updated for context APU
00:39:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:46 INFO  : 'con' command is executed.
00:39:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

00:39:46 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
00:40:35 INFO  : Disconnected from the channel tcfchan#1.
00:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:40:37 INFO  : 'fpga -state' command is executed.
00:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
00:40:37 INFO  : 'jtag frequency' command is executed.
00:40:37 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : 'stop' command is executed.
00:40:38 INFO  : 'ps7_init' command is executed.
00:40:38 INFO  : 'ps7_post_config' command is executed.
00:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:38 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:38 INFO  : Memory regions updated for context APU
00:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:38 INFO  : 'con' command is executed.
00:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

00:40:38 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
00:41:11 INFO  : Disconnected from the channel tcfchan#2.
00:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:41:12 INFO  : 'fpga -state' command is executed.
00:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
00:41:13 INFO  : 'jtag frequency' command is executed.
00:41:13 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:13 INFO  : Context for 'APU' is selected.
00:41:13 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:13 INFO  : Context for 'APU' is selected.
00:41:13 INFO  : 'stop' command is executed.
00:41:13 INFO  : 'ps7_init' command is executed.
00:41:13 INFO  : 'ps7_post_config' command is executed.
00:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:14 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:14 INFO  : Memory regions updated for context APU
00:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:14 INFO  : 'con' command is executed.
00:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

00:41:14 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
00:43:51 INFO  : Disconnected from the channel tcfchan#3.
00:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:43:52 INFO  : 'fpga -state' command is executed.
00:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
00:43:53 INFO  : 'jtag frequency' command is executed.
00:43:53 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:53 INFO  : Context for 'APU' is selected.
00:43:53 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:53 INFO  : Context for 'APU' is selected.
00:43:53 INFO  : 'stop' command is executed.
00:43:53 INFO  : 'ps7_init' command is executed.
00:43:53 INFO  : 'ps7_post_config' command is executed.
00:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:54 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:54 INFO  : Memory regions updated for context APU
00:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:54 INFO  : 'con' command is executed.
00:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

00:43:54 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
00:44:24 INFO  : Disconnected from the channel tcfchan#4.
00:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
00:44:25 INFO  : 'fpga -state' command is executed.
00:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
00:44:25 INFO  : 'jtag frequency' command is executed.
00:44:25 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:26 INFO  : Context for 'APU' is selected.
00:44:26 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:26 INFO  : Context for 'APU' is selected.
00:44:26 INFO  : 'stop' command is executed.
00:44:26 INFO  : 'ps7_init' command is executed.
00:44:26 INFO  : 'ps7_post_config' command is executed.
00:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:26 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:26 INFO  : Memory regions updated for context APU
00:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:27 INFO  : 'con' command is executed.
00:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

00:44:27 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:13:41 INFO  : Disconnected from the channel tcfchan#5.
01:13:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
01:20:07 INFO  : Registering command handlers for SDK TCF services
01:20:07 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\temp_xsdb_launch_script.tcl
01:20:09 INFO  : XSCT server has started successfully.
01:20:10 INFO  : Successfully done setting XSCT server connection channel  
01:20:10 INFO  : Processing command line option -hwspec H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf.
01:20:10 INFO  : Successfully done setting SDK workspace  
01:20:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:20:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525760313443,  Project:1525757834448
01:20:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf.
01:20:16 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:20:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:20:44 INFO  : 
01:20:45 INFO  : Updating hardware inferred compiler options for Test.
01:20:45 INFO  : Clearing existing target manager status.
01:20:45 WARN  : Given IPC port value is invalid. Using default port 2350
01:20:45 WARN  : Given XMD timeout value is invalid. Using default value of 50000
01:20:47 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
01:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:21:15 INFO  : 'fpga -state' command is executed.
01:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:21:15 INFO  : 'jtag frequency' command is executed.
01:21:15 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:16 INFO  : Context for 'APU' is selected.
01:21:16 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:17 INFO  : Context for 'APU' is selected.
01:21:17 INFO  : 'stop' command is executed.
01:21:17 INFO  : 'ps7_init' command is executed.
01:21:17 INFO  : 'ps7_post_config' command is executed.
01:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:19 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:21:20 INFO  : Memory regions updated for context APU
01:21:22 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:22 INFO  : 'con' command is executed.
01:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:21:23 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:22:54 INFO  : Disconnected from the channel tcfchan#1.
01:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:22:55 INFO  : 'fpga -state' command is executed.
01:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:22:55 INFO  : 'jtag frequency' command is executed.
01:22:55 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:56 INFO  : Context for 'APU' is selected.
01:22:56 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:56 INFO  : Context for 'APU' is selected.
01:22:56 INFO  : 'stop' command is executed.
01:22:56 INFO  : 'ps7_init' command is executed.
01:22:56 INFO  : 'ps7_post_config' command is executed.
01:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:56 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:56 INFO  : Memory regions updated for context APU
01:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:56 INFO  : 'con' command is executed.
01:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:22:56 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:23:15 INFO  : Disconnected from the channel tcfchan#2.
01:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:23:17 INFO  : 'fpga -state' command is executed.
01:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:23:17 INFO  : 'jtag frequency' command is executed.
01:23:17 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:17 INFO  : Context for 'APU' is selected.
01:23:17 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:17 INFO  : Context for 'APU' is selected.
01:23:17 INFO  : 'stop' command is executed.
01:23:18 INFO  : 'ps7_init' command is executed.
01:23:18 INFO  : 'ps7_post_config' command is executed.
01:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:18 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:18 INFO  : Memory regions updated for context APU
01:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:19 INFO  : 'con' command is executed.
01:23:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:23:19 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:23:51 INFO  : Disconnected from the channel tcfchan#3.
01:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:23:52 INFO  : 'fpga -state' command is executed.
01:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:23:52 INFO  : 'jtag frequency' command is executed.
01:23:52 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:23:52 INFO  : Context for 'APU' is selected.
01:23:52 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:52 INFO  : Context for 'APU' is selected.
01:23:53 INFO  : 'stop' command is executed.
01:23:53 INFO  : 'ps7_init' command is executed.
01:23:53 INFO  : 'ps7_post_config' command is executed.
01:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:53 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:53 INFO  : Memory regions updated for context APU
01:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:53 INFO  : 'con' command is executed.
01:23:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:23:53 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:43:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525761742975,  Project:1525760313443
01:43:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:44:38 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:44:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:44:55 INFO  : 
01:44:56 INFO  : Updating hardware inferred compiler options for Test.
01:44:56 INFO  : Clearing existing target manager status.
01:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:45:36 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:46:04 INFO  : Disconnected from the channel tcfchan#4.
01:46:09 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Hardware Breakpoint)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4* xc7z010
01:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:47:54 INFO  : 'fpga -state' command is executed.
01:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:47:54 INFO  : 'jtag frequency' command is executed.
01:47:54 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:54 INFO  : Context for 'APU' is selected.
01:47:54 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:54 INFO  : Context for 'APU' is selected.
01:47:54 INFO  : 'stop' command is executed.
01:47:55 INFO  : 'ps7_init' command is executed.
01:47:55 INFO  : 'ps7_post_config' command is executed.
01:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:55 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:55 INFO  : Memory regions updated for context APU
01:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:55 INFO  : 'con' command is executed.
01:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:47:55 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:56:05 INFO  : Disconnected from the channel tcfchan#5.
01:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:56:06 INFO  : 'fpga -state' command is executed.
01:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:56:07 INFO  : 'jtag frequency' command is executed.
01:56:07 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:07 INFO  : Context for 'APU' is selected.
01:56:07 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:07 INFO  : Context for 'APU' is selected.
01:56:07 INFO  : 'stop' command is executed.
01:56:07 INFO  : 'ps7_init' command is executed.
01:56:08 INFO  : 'ps7_post_config' command is executed.
01:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:08 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:08 INFO  : Memory regions updated for context APU
01:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:08 INFO  : 'con' command is executed.
01:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:56:08 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:56:27 INFO  : Disconnected from the channel tcfchan#6.
01:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:56:28 INFO  : 'fpga -state' command is executed.
01:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:56:28 INFO  : 'jtag frequency' command is executed.
01:56:28 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:28 INFO  : Context for 'APU' is selected.
01:56:28 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:28 INFO  : Context for 'APU' is selected.
01:56:28 INFO  : 'stop' command is executed.
01:56:29 INFO  : 'ps7_init' command is executed.
01:56:29 INFO  : 'ps7_post_config' command is executed.
01:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:30 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:30 INFO  : Memory regions updated for context APU
01:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:30 INFO  : 'con' command is executed.
01:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:56:30 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:59:36 INFO  : Disconnected from the channel tcfchan#7.
01:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
01:59:37 INFO  : 'fpga -state' command is executed.
01:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
01:59:38 INFO  : 'jtag frequency' command is executed.
01:59:38 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:38 INFO  : Context for 'APU' is selected.
01:59:38 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:38 INFO  : Context for 'APU' is selected.
01:59:38 INFO  : 'stop' command is executed.
01:59:38 INFO  : 'ps7_init' command is executed.
01:59:38 INFO  : 'ps7_post_config' command is executed.
01:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:39 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:39 INFO  : Memory regions updated for context APU
01:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:39 INFO  : 'con' command is executed.
01:59:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

01:59:39 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:00:38 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:00:49 INFO  : Disconnected from the channel tcfchan#8.
02:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:00:50 INFO  : 'fpga -state' command is executed.
02:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
02:00:51 INFO  : 'jtag frequency' command is executed.
02:00:51 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:00:51 INFO  : Context for 'APU' is selected.
02:00:51 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:51 INFO  : Context for 'APU' is selected.
02:00:51 INFO  : 'stop' command is executed.
02:00:51 INFO  : 'ps7_init' command is executed.
02:00:51 INFO  : 'ps7_post_config' command is executed.
02:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:51 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:51 INFO  : Memory regions updated for context APU
02:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:52 INFO  : 'con' command is executed.
02:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

02:00:52 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:26:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525764306121,  Project:1525761742975
02:26:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:26:30 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:26:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:26:45 INFO  : 
02:26:45 INFO  : Updating hardware inferred compiler options for Test.
02:26:45 INFO  : Clearing existing target manager status.
02:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:28:26 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:30:18 INFO  : Disconnected from the channel tcfchan#9.
02:30:23 ERROR : no targets found with "jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Hardware Breakpoint)
     3  ARM Cortex-A9 MPCore #1 (Suspended)
  4* xc7z010
02:30:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:30:33 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:30:39 INFO  : 'fpga -state' command is executed.
02:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
02:30:39 INFO  : 'jtag frequency' command is executed.
02:30:39 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:39 INFO  : Context for 'APU' is selected.
02:30:39 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:39 INFO  : Context for 'APU' is selected.
02:30:39 INFO  : 'stop' command is executed.
02:30:40 INFO  : 'ps7_init' command is executed.
02:30:40 INFO  : 'ps7_post_config' command is executed.
02:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:40 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:40 INFO  : Memory regions updated for context APU
02:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:40 INFO  : 'con' command is executed.
02:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

02:30:40 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:49:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1525765722090,  Project:1525764306121
02:49:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:49:27 INFO  : Copied contents of H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:49:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:49:41 INFO  : 
02:49:42 INFO  : Updating hardware inferred compiler options for Test.
02:49:42 INFO  : Clearing existing target manager status.
02:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:52:30 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:52:50 INFO  : Disconnected from the channel tcfchan#10.
02:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:53:21 INFO  : FPGA configured successfully with bitstream "H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA" && level==0} -index 1' command is executed.
02:53:28 INFO  : 'fpga -state' command is executed.
02:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C79AA' is selected.
02:53:29 INFO  : 'jtag frequency' command is executed.
02:53:29 INFO  : Sourcing of 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:29 INFO  : Context for 'APU' is selected.
02:53:29 INFO  : Hardware design information is loaded from 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:29 INFO  : Context for 'APU' is selected.
02:53:29 INFO  : 'stop' command is executed.
02:53:29 INFO  : 'ps7_init' command is executed.
02:53:29 INFO  : 'ps7_post_config' command is executed.
02:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:29 INFO  : The application 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
loadhw -hw H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
dow H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:30 INFO  : Memory regions updated for context APU
02:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:30 INFO  : 'con' command is executed.
02:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C79AA"} -index 0
con
----------------End of Script----------------

02:53:30 INFO  : Launch script is exported to file 'H:\FPGA-Neural-Network-\ip_repo\DMA_Test\DMA_Test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
05:41:55 INFO  : Disconnected from the channel tcfchan#11.
05:42:01 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
