// Seed: 1308012579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_4, id_7;
endmodule
module module_1 (
    input tri id_0,
    inout supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    output wor id_9,
    id_12,
    output wor id_10
);
  assign id_9 = -1;
  assign id_8 = id_3;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
  assign id_10 = id_6;
  wire id_14;
endmodule
