`timescale 1ns / 1ps

module inverse_tb;

	// Inputs
	reg clk;
  reg i;
	// Instantiate the Unit Under Test (UUT)
	inverse uut (
		.clk(clk)
    .i(i)
	);

	initial begin
		clk = 0;
    
    for( i = 0 ; i < 9 ; i = i + 1)
      #450;

		
	end
	
	always #500 clk = ~clk;
      
endmodule
