{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713392972036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713392972037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:29:31 2024 " "Processing started: Wed Apr 17 18:29:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713392972037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392972037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nes_naked -c nes_naked " "Command: quartus_map --read_settings_files=on --write_settings_files=off nes_naked -c nes_naked" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392972037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713392973593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713392973593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/nes.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/nes.v" { { "Info" "ISGN_ENTITY_NAME" "1 NES " "Found entity 1: NES" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392983752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392983752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/iir_filter.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog_files/nes cpu/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "verilog_files/nes cpu/iir_filter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/iir_filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392983759 ""} { "Info" "ISGN_ENTITY_NAME" "2 iir_filter_tap " "Found entity 2: iir_filter_tap" {  } { { "verilog_files/nes cpu/iir_filter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/iir_filter.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392983759 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_blocker " "Found entity 3: DC_blocker" {  } { { "verilog_files/nes cpu/iir_filter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/iir_filter.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392983759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392983759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file verilog_files/nes cpu/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "verilog_files/nes cpu/t65/T65_Pack.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "verilog_files/nes cpu/t65/T65_Pack.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "verilog_files/nes cpu/t65/T65_MCode.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_MCode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984561 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "verilog_files/nes cpu/t65/T65_MCode.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "verilog_files/nes cpu/t65/T65_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984565 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "verilog_files/nes cpu/t65/T65_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "verilog_files/nes cpu/t65/T65.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984569 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "verilog_files/nes cpu/t65/T65.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/attacktable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/attacktable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 attack_table_mul-rtl " "Found design unit 1: attack_table_mul-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984573 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 attacktable-rtl " "Found design unit 2: attacktable-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984573 ""} { "Info" "ISGN_ENTITY_NAME" "1 attack_table_mul " "Found entity 1: attack_table_mul" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984573 ""} { "Info" "ISGN_ENTITY_NAME" "2 AttackTable " "Found entity 2: AttackTable" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/attacktable.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/controller.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/controller.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984579 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/controller.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/controller.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/envelopegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/envelopegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 envelopegenerator-rtl " "Found design unit 1: envelopegenerator-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopegenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopegenerator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984581 ""} { "Info" "ISGN_ENTITY_NAME" "1 envelopegenerator " "Found entity 1: envelopegenerator" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopegenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopegenerator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/envelopememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/envelopememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnvelopeMemory-RTL " "Found design unit 1: EnvelopeMemory-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopememory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984585 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnvelopeMemory " "Found entity 1: EnvelopeMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/envelopememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/feedbackmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/feedbackmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FeedbackMemory-RTL " "Found design unit 1: FeedbackMemory-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/feedbackmemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/feedbackmemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984588 ""} { "Info" "ISGN_ENTITY_NAME" "1 FeedbackMemory " "Found entity 1: FeedbackMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/feedbackmemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/feedbackmemory.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/lineartable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/lineartable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linear_table_mul-rtl " "Found design unit 1: linear_table_mul-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984591 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lineartable-rtl " "Found design unit 2: lineartable-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984591 ""} { "Info" "ISGN_ENTITY_NAME" "1 linear_table_mul " "Found entity 1: linear_table_mul" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984591 ""} { "Info" "ISGN_ENTITY_NAME" "2 LinearTable " "Found entity 2: LinearTable" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/lineartable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-rtl " "Found design unit 1: Operator-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/operator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/operator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/operator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/operator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/opll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/opll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opll-rtl " "Found design unit 1: opll-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/opll.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/opll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984598 ""} { "Info" "ISGN_ENTITY_NAME" "1 opll " "Found entity 1: opll" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/opll.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/opll.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/outputgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/outputgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputGenerator-RTL " "Found design unit 1: OutputGenerator-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/outputgenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/outputgenerator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984602 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/outputgenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/outputgenerator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/outputmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/outputmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMemory-RTL " "Found design unit 1: OutputMemory-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/outputmemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/outputmemory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984604 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMemory " "Found entity 1: OutputMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/outputmemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/outputmemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/phasegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/phasegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseGenerator-RTL " "Found design unit 1: PhaseGenerator-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/phasegenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/phasegenerator.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984607 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseGenerator " "Found entity 1: PhaseGenerator" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/phasegenerator.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/phasegenerator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/phasememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/phasememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseMemory-RTL " "Found design unit 1: PhaseMemory-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/phasememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/phasememory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984609 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseMemory " "Found entity 1: PhaseMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/phasememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/phasememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/registermemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/registermemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registermemory-rtl " "Found design unit 1: registermemory-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/registermemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/registermemory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984611 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterMemory " "Found entity 1: RegisterMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/registermemory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/registermemory.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/sinetable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/sinetable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpolate_mul-rtl " "Found design unit 1: interpolate_mul-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sinetable-rtl " "Found design unit 2: sinetable-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984614 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpolate_mul " "Found entity 1: interpolate_mul" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984614 ""} { "Info" "ISGN_ENTITY_NAME" "2 SineTable " "Found entity 2: SineTable" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/sinetable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/slotcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/slotcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlotCounter-rtl " "Found design unit 1: SlotCounter-rtl" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/slotcounter.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/slotcounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984618 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlotCounter " "Found entity 1: SlotCounter" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/slotcounter.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/slotcounter.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/temporalmixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/temporalmixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporalMixer-RTL " "Found design unit 1: TemporalMixer-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/temporalmixer.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/temporalmixer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984622 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporalMixer " "Found entity 1: TemporalMixer" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/temporalmixer.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/temporalmixer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/vm2413.vhd 2 0 " "Found 2 design units, including 0 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/vm2413.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VM2413 " "Found design unit 1: VM2413" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/vm2413.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/vm2413.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984626 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VM2413-body " "Found design unit 2: VM2413-body" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/vm2413.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/vm2413.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/voicememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/voicememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceMemory-RTL " "Found design unit 1: VoiceMemory-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/voicememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/voicememory.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984629 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceMemory " "Found entity 1: VoiceMemory" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/voicememory.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/voicememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/vm2413/voicerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/vm2413/voicerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceRom-RTL " "Found design unit 1: VoiceRom-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/voicerom.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/voicerom.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984633 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceRom " "Found entity 1: VoiceRom" {  } { { "verilog_files/nes cpu/SOUND/OPLL/VM2413/voicerom.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/VM2413/voicerom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sound/opll/eseopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verilog_files/nes cpu/sound/opll/eseopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eseopll-RTL " "Found design unit 1: eseopll-RTL" {  } { { "verilog_files/nes cpu/SOUND/OPLL/eseopll.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/eseopll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984634 ""} { "Info" "ISGN_ENTITY_NAME" "1 eseopll " "Found entity 1: eseopll" {  } { { "verilog_files/nes cpu/SOUND/OPLL/eseopll.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/SOUND/OPLL/eseopll.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(28) " "Verilog HDL warning at VRC.sv(28): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(29) " "Verilog HDL warning at VRC.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(31) " "Verilog HDL warning at VRC.sv(31): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(36) " "Verilog HDL warning at VRC.sv(36): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(37) " "Verilog HDL warning at VRC.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984639 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(125) " "Verilog HDL warning at VRC.sv(125): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(126) " "Verilog HDL warning at VRC.sv(126): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(128) " "Verilog HDL warning at VRC.sv(128): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(133) " "Verilog HDL warning at VRC.sv(133): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(134) " "Verilog HDL warning at VRC.sv(134): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(229) " "Verilog HDL warning at VRC.sv(229): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(230) " "Verilog HDL warning at VRC.sv(230): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(232) " "Verilog HDL warning at VRC.sv(232): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(237) " "Verilog HDL warning at VRC.sv(237): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(238) " "Verilog HDL warning at VRC.sv(238): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(384) " "Verilog HDL warning at VRC.sv(384): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(385) " "Verilog HDL warning at VRC.sv(385): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(387) " "Verilog HDL warning at VRC.sv(387): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(392) " "Verilog HDL warning at VRC.sv(392): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(393) " "Verilog HDL warning at VRC.sv(393): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 393 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(466) " "Verilog HDL warning at VRC.sv(466): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 466 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(467) " "Verilog HDL warning at VRC.sv(467): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(469) " "Verilog HDL warning at VRC.sv(469): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 469 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(474) " "Verilog HDL warning at VRC.sv(474): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 474 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984643 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(475) " "Verilog HDL warning at VRC.sv(475): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 475 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/vrc.sv 10 10 " "Found 10 design units, including 10 entities, in source file verilog_files/nes cpu/mappers/vrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRC1 " "Found entity 1: VRC1" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "2 VRC3 " "Found entity 2: VRC3" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "3 VRC24 " "Found entity 3: VRC24" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "4 VRC6 " "Found entity 4: VRC6" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "5 VRC7 " "Found entity 5: VRC7" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "6 MAPVRC6 " "Found entity 6: MAPVRC6" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "7 vrcIRQ " "Found entity 7: vrcIRQ" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "8 vrc7_mixed " "Found entity 8: vrc7_mixed" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "9 vrc6_mixed " "Found entity 9: vrc6_mixed" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""} { "Info" "ISGN_ENTITY_NAME" "10 vrc6sound " "Found entity 10: vrc6sound" {  } { { "verilog_files/nes cpu/mappers/VRC.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/VRC.sv" 881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984647 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(26) " "Verilog HDL warning at Sunsoft.sv(26): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(27) " "Verilog HDL warning at Sunsoft.sv(27): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(29) " "Verilog HDL warning at Sunsoft.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(34) " "Verilog HDL warning at Sunsoft.sv(34): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(35) " "Verilog HDL warning at Sunsoft.sv(35): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(350) " "Verilog HDL warning at Sunsoft.sv(350): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(351) " "Verilog HDL warning at Sunsoft.sv(351): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(353) " "Verilog HDL warning at Sunsoft.sv(353): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(358) " "Verilog HDL warning at Sunsoft.sv(358): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(359) " "Verilog HDL warning at Sunsoft.sv(359): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(491) " "Verilog HDL warning at Sunsoft.sv(491): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(492) " "Verilog HDL warning at Sunsoft.sv(492): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(494) " "Verilog HDL warning at Sunsoft.sv(494): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 494 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(499) " "Verilog HDL warning at Sunsoft.sv(499): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 499 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(500) " "Verilog HDL warning at Sunsoft.sv(500): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 500 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/sunsoft.sv 5 5 " "Found 5 design units, including 5 entities, in source file verilog_files/nes cpu/mappers/sunsoft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mapper69 " "Found entity 1: Mapper69" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984655 ""} { "Info" "ISGN_ENTITY_NAME" "2 SS5b_mixed " "Found entity 2: SS5b_mixed" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984655 ""} { "Info" "ISGN_ENTITY_NAME" "3 SS5b_audio " "Found entity 3: SS5b_audio" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984655 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper67 " "Found entity 4: Mapper67" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984655 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper68 " "Found entity 5: Mapper68" {  } { { "verilog_files/nes cpu/mappers/Sunsoft.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sunsoft.sv" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(29) " "Verilog HDL warning at Sachen.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(30) " "Verilog HDL warning at Sachen.sv(30): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(32) " "Verilog HDL warning at Sachen.sv(32): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(37) " "Verilog HDL warning at Sachen.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(38) " "Verilog HDL warning at Sachen.sv(38): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sachen.sv(63) " "Verilog HDL information at Sachen.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(171) " "Verilog HDL warning at Sachen.sv(171): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(172) " "Verilog HDL warning at Sachen.sv(172): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(174) " "Verilog HDL warning at Sachen.sv(174): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(179) " "Verilog HDL warning at Sachen.sv(179): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(180) " "Verilog HDL warning at Sachen.sv(180): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(288) " "Verilog HDL warning at Sachen.sv(288): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(289) " "Verilog HDL warning at Sachen.sv(289): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(291) " "Verilog HDL warning at Sachen.sv(291): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(296) " "Verilog HDL warning at Sachen.sv(296): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(297) " "Verilog HDL warning at Sachen.sv(297): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/sachen.sv 3 3 " "Found 3 design units, including 3 entities, in source file verilog_files/nes cpu/mappers/sachen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sachen8259 " "Found entity 1: Sachen8259" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984659 ""} { "Info" "ISGN_ENTITY_NAME" "2 SachenJV001 " "Found entity 2: SachenJV001" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984659 ""} { "Info" "ISGN_ENTITY_NAME" "3 SachenNROM " "Found entity 3: SachenNROM" {  } { { "verilog_files/nes cpu/mappers/Sachen.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Sachen.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(29) " "Verilog HDL warning at Namco.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984661 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(30) " "Verilog HDL warning at Namco.sv(30): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984661 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(32) " "Verilog HDL warning at Namco.sv(32): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984661 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(37) " "Verilog HDL warning at Namco.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984661 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(38) " "Verilog HDL warning at Namco.sv(38): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/namco.sv 4 4 " "Found 4 design units, including 4 entities, in source file verilog_files/nes cpu/mappers/namco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N163 " "Found entity 1: N163" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984664 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAPN163 " "Found entity 2: MAPN163" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984664 ""} { "Info" "ISGN_ENTITY_NAME" "3 namco163_mixed " "Found entity 3: namco163_mixed" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984664 ""} { "Info" "ISGN_ENTITY_NAME" "4 namco163_sound " "Found entity 4: namco163_sound" {  } { { "verilog_files/nes cpu/mappers/Namco.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/Namco.sv" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984664 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(34) " "Verilog HDL warning at MMC5.sv(34): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(35) " "Verilog HDL warning at MMC5.sv(35): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(37) " "Verilog HDL warning at MMC5.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(38) " "Verilog HDL warning at MMC5.sv(38): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(43) " "Verilog HDL warning at MMC5.sv(43): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(44) " "Verilog HDL warning at MMC5.sv(44): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/mmc5.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog_files/nes cpu/mappers/mmc5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC5 " "Found entity 1: MMC5" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984668 ""} { "Info" "ISGN_ENTITY_NAME" "2 mmc5_mixed " "Found entity 2: mmc5_mixed" {  } { { "verilog_files/nes cpu/mappers/MMC5.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC5.sv" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984668 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(29) " "Verilog HDL warning at MMC3.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(30) " "Verilog HDL warning at MMC3.sv(30): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(32) " "Verilog HDL warning at MMC3.sv(32): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(37) " "Verilog HDL warning at MMC3.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(38) " "Verilog HDL warning at MMC3.sv(38): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(230) " "Verilog HDL warning at MMC3.sv(230): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(231) " "Verilog HDL warning at MMC3.sv(231): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(233) " "Verilog HDL warning at MMC3.sv(233): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(238) " "Verilog HDL warning at MMC3.sv(238): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(239) " "Verilog HDL warning at MMC3.sv(239): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(585) " "Verilog HDL warning at MMC3.sv(585): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 585 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(586) " "Verilog HDL warning at MMC3.sv(586): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 586 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(588) " "Verilog HDL warning at MMC3.sv(588): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 588 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(593) " "Verilog HDL warning at MMC3.sv(593): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 593 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(594) " "Verilog HDL warning at MMC3.sv(594): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 594 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(758) " "Verilog HDL warning at MMC3.sv(758): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 758 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(759) " "Verilog HDL warning at MMC3.sv(759): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 759 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(761) " "Verilog HDL warning at MMC3.sv(761): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 761 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(766) " "Verilog HDL warning at MMC3.sv(766): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 766 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(767) " "Verilog HDL warning at MMC3.sv(767): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 767 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/mmc3.sv 4 4 " "Found 4 design units, including 4 entities, in source file verilog_files/nes cpu/mappers/mmc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rambo1 " "Found entity 1: Rambo1" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984677 ""} { "Info" "ISGN_ENTITY_NAME" "2 MMC3 " "Found entity 2: MMC3" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984677 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper165 " "Found entity 3: Mapper165" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984677 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper413 " "Found entity 4: Mapper413" {  } { { "verilog_files/nes cpu/mappers/MMC3.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC3.sv" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984677 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(29) " "Verilog HDL warning at MMC2.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(30) " "Verilog HDL warning at MMC2.sv(30): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(32) " "Verilog HDL warning at MMC2.sv(32): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(37) " "Verilog HDL warning at MMC2.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(38) " "Verilog HDL warning at MMC2.sv(38): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(190) " "Verilog HDL warning at MMC2.sv(190): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(191) " "Verilog HDL warning at MMC2.sv(191): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(193) " "Verilog HDL warning at MMC2.sv(193): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(198) " "Verilog HDL warning at MMC2.sv(198): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 198 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(199) " "Verilog HDL warning at MMC2.sv(199): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/mmc2.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog_files/nes cpu/mappers/mmc2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC2 " "Found entity 1: MMC2" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984681 ""} { "Info" "ISGN_ENTITY_NAME" "2 MMC4 " "Found entity 2: MMC4" {  } { { "verilog_files/nes cpu/mappers/MMC2.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC2.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(28) " "Verilog HDL warning at MMC1.sv(28): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(29) " "Verilog HDL warning at MMC1.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(31) " "Verilog HDL warning at MMC1.sv(31): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(36) " "Verilog HDL warning at MMC1.sv(36): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(37) " "Verilog HDL warning at MMC1.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(206) " "Verilog HDL warning at MMC1.sv(206): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(207) " "Verilog HDL warning at MMC1.sv(207): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/mmc1.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog_files/nes cpu/mappers/mmc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC1 " "Found entity 1: MMC1" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984684 ""} { "Info" "ISGN_ENTITY_NAME" "2 NesEvent " "Found entity 2: NesEvent" {  } { { "verilog_files/nes cpu/mappers/MMC1.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/MMC1.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(28) " "Verilog HDL warning at misc.sv(28): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(29) " "Verilog HDL warning at misc.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(31) " "Verilog HDL warning at misc.sv(31): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(36) " "Verilog HDL warning at misc.sv(36): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(37) " "Verilog HDL warning at misc.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(136) " "Verilog HDL warning at misc.sv(136): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(137) " "Verilog HDL warning at misc.sv(137): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(139) " "Verilog HDL warning at misc.sv(139): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(144) " "Verilog HDL warning at misc.sv(144): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(145) " "Verilog HDL warning at misc.sv(145): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(335) " "Verilog HDL warning at misc.sv(335): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(336) " "Verilog HDL warning at misc.sv(336): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(338) " "Verilog HDL warning at misc.sv(338): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(343) " "Verilog HDL warning at misc.sv(343): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(344) " "Verilog HDL warning at misc.sv(344): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(527) " "Verilog HDL warning at misc.sv(527): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(528) " "Verilog HDL warning at misc.sv(528): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984689 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(530) " "Verilog HDL warning at misc.sv(530): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(535) " "Verilog HDL warning at misc.sv(535): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 535 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(536) " "Verilog HDL warning at misc.sv(536): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 536 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(650) " "Verilog HDL warning at misc.sv(650): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 650 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(651) " "Verilog HDL warning at misc.sv(651): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 651 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(653) " "Verilog HDL warning at misc.sv(653): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 653 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(658) " "Verilog HDL warning at misc.sv(658): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 658 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(659) " "Verilog HDL warning at misc.sv(659): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 659 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(756) " "Verilog HDL warning at misc.sv(756): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 756 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(757) " "Verilog HDL warning at misc.sv(757): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 757 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(759) " "Verilog HDL warning at misc.sv(759): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 759 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(764) " "Verilog HDL warning at misc.sv(764): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 764 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(765) " "Verilog HDL warning at misc.sv(765): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 765 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(896) " "Verilog HDL warning at misc.sv(896): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 896 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(897) " "Verilog HDL warning at misc.sv(897): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 897 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(899) " "Verilog HDL warning at misc.sv(899): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 899 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(904) " "Verilog HDL warning at misc.sv(904): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 904 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(905) " "Verilog HDL warning at misc.sv(905): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 905 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(968) " "Verilog HDL warning at misc.sv(968): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 968 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(969) " "Verilog HDL warning at misc.sv(969): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(971) " "Verilog HDL warning at misc.sv(971): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(976) " "Verilog HDL warning at misc.sv(976): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 976 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(977) " "Verilog HDL warning at misc.sv(977): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 977 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1020) " "Verilog HDL warning at misc.sv(1020): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1021) " "Verilog HDL warning at misc.sv(1021): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1021 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1023) " "Verilog HDL warning at misc.sv(1023): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1023 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1028) " "Verilog HDL warning at misc.sv(1028): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1028 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1029) " "Verilog HDL warning at misc.sv(1029): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1029 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1091) " "Verilog HDL warning at misc.sv(1091): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1091 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1092) " "Verilog HDL warning at misc.sv(1092): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1092 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1094) " "Verilog HDL warning at misc.sv(1094): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1094 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1099) " "Verilog HDL warning at misc.sv(1099): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1099 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1100) " "Verilog HDL warning at misc.sv(1100): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1170) " "Verilog HDL warning at misc.sv(1170): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1171) " "Verilog HDL warning at misc.sv(1171): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1173) " "Verilog HDL warning at misc.sv(1173): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1178) " "Verilog HDL warning at misc.sv(1178): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1179) " "Verilog HDL warning at misc.sv(1179): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1248) " "Verilog HDL warning at misc.sv(1248): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1249) " "Verilog HDL warning at misc.sv(1249): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1251) " "Verilog HDL warning at misc.sv(1251): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1256) " "Verilog HDL warning at misc.sv(1256): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1257) " "Verilog HDL warning at misc.sv(1257): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1330) " "Verilog HDL warning at misc.sv(1330): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1331) " "Verilog HDL warning at misc.sv(1331): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1333) " "Verilog HDL warning at misc.sv(1333): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1338) " "Verilog HDL warning at misc.sv(1338): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984694 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1339) " "Verilog HDL warning at misc.sv(1339): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1402) " "Verilog HDL warning at misc.sv(1402): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1402 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1403) " "Verilog HDL warning at misc.sv(1403): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1403 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1405) " "Verilog HDL warning at misc.sv(1405): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1410) " "Verilog HDL warning at misc.sv(1410): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1411) " "Verilog HDL warning at misc.sv(1411): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1411 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1540) " "Verilog HDL warning at misc.sv(1540): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1540 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1541) " "Verilog HDL warning at misc.sv(1541): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1541 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1543) " "Verilog HDL warning at misc.sv(1543): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1543 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1548) " "Verilog HDL warning at misc.sv(1548): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1548 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1549) " "Verilog HDL warning at misc.sv(1549): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1549 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1630) " "Verilog HDL warning at misc.sv(1630): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1630 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1631) " "Verilog HDL warning at misc.sv(1631): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1631 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1633) " "Verilog HDL warning at misc.sv(1633): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1633 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1638) " "Verilog HDL warning at misc.sv(1638): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1638 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1639) " "Verilog HDL warning at misc.sv(1639): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1639 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1786) " "Verilog HDL warning at misc.sv(1786): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1786 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1787) " "Verilog HDL warning at misc.sv(1787): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1787 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1789) " "Verilog HDL warning at misc.sv(1789): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1789 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1794) " "Verilog HDL warning at misc.sv(1794): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1794 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1795) " "Verilog HDL warning at misc.sv(1795): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1795 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1861) " "Verilog HDL warning at misc.sv(1861): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1861 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1862) " "Verilog HDL warning at misc.sv(1862): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1862 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1864) " "Verilog HDL warning at misc.sv(1864): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1864 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984697 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1869) " "Verilog HDL warning at misc.sv(1869): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1869 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1870) " "Verilog HDL warning at misc.sv(1870): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1870 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(2071) " "Verilog HDL warning at misc.sv(2071): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2071 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(2072) " "Verilog HDL warning at misc.sv(2072): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2072 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(2074) " "Verilog HDL warning at misc.sv(2074): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2074 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(2079) " "Verilog HDL warning at misc.sv(2079): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2079 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984699 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(2080) " "Verilog HDL warning at misc.sv(2080): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2080 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/misc.sv 19 19 " "Found 19 design units, including 19 entities, in source file verilog_files/nes cpu/mappers/misc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mapper15 " "Found entity 1: Mapper15" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mapper16 " "Found entity 2: Mapper16" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper18 " "Found entity 3: Mapper18" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper32 " "Found entity 4: Mapper32" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper42 " "Found entity 5: Mapper42" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mapper65 " "Found entity 6: Mapper65" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mapper41 " "Found entity 7: Mapper41" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mapper218 " "Found entity 8: Mapper218" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mapper228 " "Found entity 9: Mapper228" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mapper234 " "Found entity 10: Mapper234" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1067 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mapper72 " "Found entity 11: Mapper72" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mapper162 " "Found entity 12: Mapper162" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mapper164 " "Found entity 13: Mapper164" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nanjing " "Found entity 14: Nanjing" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mapper225 " "Found entity 15: Mapper225" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "16 NSF " "Found entity 16: NSF" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mapper111 " "Found entity 17: Mapper111" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mapper83 " "Found entity 18: Mapper83" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""} { "Info" "ISGN_ENTITY_NAME" "19 Mapper91 " "Found entity 19: Mapper91" {  } { { "verilog_files/nes cpu/mappers/misc.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/misc.sv" 2046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984704 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(62) " "Verilog HDL warning at JYCompany.sv(62): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(63) " "Verilog HDL warning at JYCompany.sv(63): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(65) " "Verilog HDL warning at JYCompany.sv(65): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(70) " "Verilog HDL warning at JYCompany.sv(70): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(71) " "Verilog HDL warning at JYCompany.sv(71): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JYCompany.sv(123) " "Verilog HDL information at JYCompany.sv(123): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713392984710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/jycompany.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog_files/nes cpu/mappers/jycompany.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984711 ""} { "Info" "ISGN_ENTITY_NAME" "2 JYCompany " "Found entity 2: JYCompany" {  } { { "verilog_files/nes cpu/mappers/JYCompany.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/JYCompany.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(28) " "Verilog HDL warning at generic.sv(28): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(29) " "Verilog HDL warning at generic.sv(29): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(31) " "Verilog HDL warning at generic.sv(31): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(36) " "Verilog HDL warning at generic.sv(36): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(37) " "Verilog HDL warning at generic.sv(37): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(81) " "Verilog HDL warning at generic.sv(81): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(82) " "Verilog HDL warning at generic.sv(82): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(84) " "Verilog HDL warning at generic.sv(84): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(89) " "Verilog HDL warning at generic.sv(89): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(90) " "Verilog HDL warning at generic.sv(90): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(143) " "Verilog HDL warning at generic.sv(143): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(144) " "Verilog HDL warning at generic.sv(144): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(146) " "Verilog HDL warning at generic.sv(146): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(151) " "Verilog HDL warning at generic.sv(151): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(152) " "Verilog HDL warning at generic.sv(152): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(234) " "Verilog HDL warning at generic.sv(234): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(235) " "Verilog HDL warning at generic.sv(235): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(237) " "Verilog HDL warning at generic.sv(237): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(242) " "Verilog HDL warning at generic.sv(242): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(243) " "Verilog HDL warning at generic.sv(243): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(336) " "Verilog HDL warning at generic.sv(336): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(337) " "Verilog HDL warning at generic.sv(337): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(339) " "Verilog HDL warning at generic.sv(339): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(344) " "Verilog HDL warning at generic.sv(344): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(345) " "Verilog HDL warning at generic.sv(345): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(418) " "Verilog HDL warning at generic.sv(418): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(419) " "Verilog HDL warning at generic.sv(419): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 419 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(421) " "Verilog HDL warning at generic.sv(421): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(426) " "Verilog HDL warning at generic.sv(426): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984717 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(427) " "Verilog HDL warning at generic.sv(427): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 427 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(500) " "Verilog HDL warning at generic.sv(500): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 500 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(501) " "Verilog HDL warning at generic.sv(501): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 501 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(503) " "Verilog HDL warning at generic.sv(503): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 503 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(508) " "Verilog HDL warning at generic.sv(508): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 508 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(509) " "Verilog HDL warning at generic.sv(509): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 509 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(573) " "Verilog HDL warning at generic.sv(573): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 573 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(574) " "Verilog HDL warning at generic.sv(574): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 574 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(576) " "Verilog HDL warning at generic.sv(576): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(581) " "Verilog HDL warning at generic.sv(581): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(582) " "Verilog HDL warning at generic.sv(582): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(661) " "Verilog HDL warning at generic.sv(661): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 661 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(662) " "Verilog HDL warning at generic.sv(662): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 662 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(664) " "Verilog HDL warning at generic.sv(664): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 664 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(669) " "Verilog HDL warning at generic.sv(669): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 669 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(670) " "Verilog HDL warning at generic.sv(670): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 670 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(739) " "Verilog HDL warning at generic.sv(739): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(740) " "Verilog HDL warning at generic.sv(740): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(742) " "Verilog HDL warning at generic.sv(742): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 742 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(747) " "Verilog HDL warning at generic.sv(747): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 747 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(748) " "Verilog HDL warning at generic.sv(748): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 748 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(845) " "Verilog HDL warning at generic.sv(845): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 845 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(846) " "Verilog HDL warning at generic.sv(846): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 846 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(848) " "Verilog HDL warning at generic.sv(848): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 848 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(853) " "Verilog HDL warning at generic.sv(853): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 853 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(854) " "Verilog HDL warning at generic.sv(854): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 854 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(914) " "Verilog HDL warning at generic.sv(914): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 914 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(915) " "Verilog HDL warning at generic.sv(915): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 915 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(917) " "Verilog HDL warning at generic.sv(917): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 917 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(918) " "Verilog HDL warning at generic.sv(918): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 918 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(923) " "Verilog HDL warning at generic.sv(923): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 923 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(924) " "Verilog HDL warning at generic.sv(924): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 924 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/generic.sv 12 12 " "Found 12 design units, including 12 entities, in source file verilog_files/nes cpu/mappers/generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC0 " "Found entity 1: MMC0" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mapper13 " "Found entity 2: Mapper13" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper30 " "Found entity 3: Mapper30" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper66 " "Found entity 4: Mapper66" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper34 " "Found entity 5: Mapper34" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mapper71 " "Found entity 6: Mapper71" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mapper77 " "Found entity 7: Mapper77" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mapper78 " "Found entity 8: Mapper78" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mapper79 " "Found entity 9: Mapper79" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mapper89 " "Found entity 10: Mapper89" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mapper107 " "Found entity 11: Mapper107" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mapper28 " "Found entity 12: Mapper28" {  } { { "verilog_files/nes cpu/mappers/generic.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/generic.sv" 889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(33) " "Verilog HDL warning at FDS.sv(33): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(34) " "Verilog HDL warning at FDS.sv(34): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(36) " "Verilog HDL warning at FDS.sv(36): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(41) " "Verilog HDL warning at FDS.sv(41): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(42) " "Verilog HDL warning at FDS.sv(42): extended using \"x\" or \"z\"" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713392984727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/mappers/fds.sv 4 4 " "Found 4 design units, including 4 entities, in source file verilog_files/nes cpu/mappers/fds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MapperFDS " "Found entity 1: MapperFDS" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984730 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAPFDS " "Found entity 2: MAPFDS" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984730 ""} { "Info" "ISGN_ENTITY_NAME" "3 fds_mixed " "Found entity 3: fds_mixed" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984730 ""} { "Info" "ISGN_ENTITY_NAME" "4 fds_audio " "Found entity 4: fds_audio" {  } { { "verilog_files/nes cpu/mappers/FDS.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/mappers/FDS.sv" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984730 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level.v(149) " "Verilog HDL Module Instantiation warning at top_level.v(149): ignored dangling comma in List of Port Connections" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1713392984732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/zapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/zapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zapper " "Found entity 1: zapper" {  } { { "verilog_files/nes cpu/zapper.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/zapper.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBlank hblank video.sv(27) " "Verilog HDL Declaration information at video.sv(27): object \"HBlank\" differs only in case from object \"hblank\" in the same scope" {  } { { "verilog_files/nes cpu/video.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/video.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713392984739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBlank vblank video.sv(28) " "Verilog HDL Declaration information at video.sv(28): object \"VBlank\" differs only in case from object \"vblank\" in the same scope" {  } { { "verilog_files/nes cpu/video.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/video.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713392984739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/video.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/video.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "verilog_files/nes cpu/video.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/video.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode sdram.sv(75) " "Verilog HDL Declaration information at sdram.sv(75): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "verilog_files/nes cpu/sdram.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/sdram.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713392984743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "verilog_files/nes cpu/sdram.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/sdram.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/ppu.sv 11 11 " "Found 11 design units, including 11 entities, in source file verilog_files/nes cpu/ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoopyGen " "Found entity 1: LoopyGen" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockGen " "Found entity 2: ClockGen" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sprite " "Found entity 3: Sprite" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "4 SpriteSet " "Found entity 4: SpriteSet" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "5 OAMEval " "Found entity 5: OAMEval" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "6 SpriteAddressGen " "Found entity 6: SpriteAddressGen" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "7 SpriteAddressGenEx " "Found entity 7: SpriteAddressGenEx" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "8 BgPainter " "Found entity 8: BgPainter" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "9 PixelMuxer " "Found entity 9: PixelMuxer" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "10 PaletteRam " "Found entity 10: PaletteRam" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""} { "Info" "ISGN_ENTITY_NAME" "11 PPU " "Found entity 11: PPU" {  } { { "verilog_files/nes cpu/ppu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "verilog_files/nes cpu/pll.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "verilog_files/nes cpu/pll/pll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_SHIFT tx_shift miracle.sv(233) " "Verilog HDL Declaration information at miracle.sv(233): object \"TX_SHIFT\" differs only in case from object \"tx_shift\" in the same scope" {  } { { "verilog_files/nes cpu/miracle.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/miracle.sv" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713392984767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_SHIFT rx_shift miracle.sv(310) " "Verilog HDL Declaration information at miracle.sv(310): object \"RX_SHIFT\" differs only in case from object \"rx_shift\" in the same scope" {  } { { "verilog_files/nes cpu/miracle.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/miracle.sv" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713392984767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/miracle.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog_files/nes cpu/miracle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miraclepiano " "Found entity 1: miraclepiano" {  } { { "verilog_files/nes cpu/miracle.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/miracle.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984768 ""} { "Info" "ISGN_ENTITY_NAME" "2 midi_uart " "Found entity 2: midi_uart" {  } { { "verilog_files/nes cpu/miracle.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/miracle.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/eeprom_24c0x.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/eeprom_24c0x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_24C0x " "Found entity 1: EEPROM_24C0x" {  } { { "verilog_files/nes cpu/EEPROM_24C0x.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/EEPROM_24C0x.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/dsp.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog_files/nes cpu/dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mac " "Found entity 1: Mac" {  } { { "verilog_files/nes cpu/dsp.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dsp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984779 ""} { "Info" "ISGN_ENTITY_NAME" "2 Add24 " "Found entity 2: Add24" {  } { { "verilog_files/nes cpu/dsp.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dsp.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984779 ""} { "Info" "ISGN_ENTITY_NAME" "3 FirFilter " "Found entity 3: FirFilter" {  } { { "verilog_files/nes cpu/dsp.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dsp.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/dpram.vhd 6 3 " "Found 6 design units, including 3 entities, in source file verilog_files/nes cpu/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-SYN " "Found design unit 1: spram-SYN" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spram_sz-SYN " "Found design unit 2: spram_sz-SYN" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dpram-SYN " "Found design unit 3: dpram-SYN" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""} { "Info" "ISGN_ENTITY_NAME" "2 spram_sz " "Found entity 2: spram_sz" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""} { "Info" "ISGN_ENTITY_NAME" "3 dpram " "Found entity 3: dpram" {  } { { "verilog_files/nes cpu/dpram.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/dpram.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/ddram.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/ddram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddram " "Found entity 1: ddram" {  } { { "verilog_files/nes cpu/ddram.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ddram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/compat.v 5 5 " "Found 5 design units, including 5 entities, in source file verilog_files/nes cpu/compat.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXCY " "Found entity 1: MUXCY" {  } { { "verilog_files/nes cpu/compat.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/compat.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984792 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUXCY_L " "Found entity 2: MUXCY_L" {  } { { "verilog_files/nes cpu/compat.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/compat.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984792 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUXCY_D " "Found entity 3: MUXCY_D" {  } { { "verilog_files/nes cpu/compat.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/compat.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984792 ""} { "Info" "ISGN_ENTITY_NAME" "4 XORCY " "Found entity 4: XORCY" {  } { { "verilog_files/nes cpu/compat.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/compat.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984792 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR2 " "Found entity 5: XOR2" {  } { { "verilog_files/nes cpu/compat.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/compat.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/cheatcodes.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/cheatcodes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CODES " "Found entity 1: CODES" {  } { { "verilog_files/nes cpu/cheatcodes.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/cheatcodes.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/cart.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog_files/nes cpu/cart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cart_top " "Found entity 1: cart_top" {  } { { "verilog_files/nes cpu/cart.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/cart.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_files/nes cpu/apu.sv 9 9 " "Found 9 design units, including 9 entities, in source file verilog_files/nes cpu/apu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LenCounterUnit " "Found entity 1: LenCounterUnit" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "2 EnvelopeUnit " "Found entity 2: EnvelopeUnit" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "3 SquareChan " "Found entity 3: SquareChan" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "4 TriangleChan " "Found entity 4: TriangleChan" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoiseChan " "Found entity 5: NoiseChan" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "6 DmcChan " "Found entity 6: DmcChan" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "7 FrameCtr " "Found entity 7: FrameCtr" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "8 APU " "Found entity 8: APU" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""} { "Info" "ISGN_ENTITY_NAME" "9 APUMixer " "Found entity 9: APUMixer" {  } { { "verilog_files/nes cpu/apu.sv" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/apu.sv" 1030 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713392984811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392984811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cpu_reset nes.v(295) " "Verilog HDL Implicit Net warning at nes.v(295): created implicit net for \"cpu_reset\"" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392984831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset nes.v(430) " "Verilog HDL Implicit Net warning at nes.v(430): created implicit net for \"reset\"" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 430 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392984831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "skip_pixel nes.v(450) " "Verilog HDL Implicit Net warning at nes.v(450): created implicit net for \"skip_pixel\"" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392984831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "core_cpu_mapper_flags top_level.v(93) " "Verilog HDL Implicit Net warning at top_level.v(93): created implicit net for \"core_cpu_mapper_flags\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392984831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713392985002 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "core_fds_disk_diskside_req top_level.v(64) " "Output port \"core_fds_disk_diskside_req\" at top_level.v(64) has no driver" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985005 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "core_paused top_level.v(53) " "Output port \"core_paused\" at top_level.v(53) has no driver" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985005 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "core_cpu_savewritten top_level.v(81) " "Output port \"core_cpu_savewritten\" at top_level.v(81) has no driver" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985005 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES NES:nes " "Elaborating entity \"NES\" for hierarchy \"NES:nes\"" {  } { { "verilog_files/top_level.v" "nes" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "odd_or_even nes.v(172) " "Verilog HDL or VHDL warning at nes.v(172): object \"odd_or_even\" assigned a value but never read" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cart_ce nes.v(186) " "Verilog HDL or VHDL warning at nes.v(186): object \"cart_ce\" assigned a value but never read" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cpu_tick_count nes.v(190) " "Verilog HDL warning at nes.v(190): object cpu_tick_count used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "faux_pixel_cnt nes.v(192) " "Verilog HDL warning at nes.v(192): object faux_pixel_cnt used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phi2 nes.v(198) " "Verilog HDL or VHDL warning at nes.v(198): object \"phi2\" assigned a value but never read" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dma_aout nes.v(310) " "Verilog HDL warning at nes.v(310): object dma_aout used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 310 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dma_aout_enable nes.v(311) " "Verilog HDL warning at nes.v(311): object dma_aout_enable used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 311 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dma_read nes.v(312) " "Verilog HDL warning at nes.v(312): object dma_read used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 312 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dma_data_to_ram nes.v(313) " "Verilog HDL warning at nes.v(313): object dma_data_to_ram used but never assigned" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 313 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "from_data_bus 0 nes.v(167) " "Net \"from_data_bus\" at nes.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_tick_count\[2\] 0 nes.v(190) " "Net \"cpu_tick_count\[2\]\" at nes.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985022 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "faux_pixel_cnt 0 nes.v(192) " "Net \"faux_pixel_cnt\" at nes.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dma_aout 0 nes.v(310) " "Net \"dma_aout\" at nes.v(310) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 310 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dma_data_to_ram 0 nes.v(313) " "Net \"dma_data_to_ram\" at nes.v(313) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 313 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_reset 0 nes.v(295) " "Net \"cpu_reset\" at nes.v(295) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 295 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pause_cpu 0 nes.v(279) " "Net \"pause_cpu\" at nes.v(279) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mapper_irq 0 nes.v(281) " "Net \"mapper_irq\" at nes.v(281) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 281 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "apu_irq 0 nes.v(282) " "Net \"apu_irq\" at nes.v(282) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dma_aout_enable 0 nes.v(311) " "Net \"dma_aout_enable\" at nes.v(311) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 311 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dma_read 0 nes.v(312) " "Net \"dma_read\" at nes.v(312) has no driver or initial value, using a default initial value '0'" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 312 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sample nes.v(82) " "Output port \"sample\" at nes.v(82) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "joypad_clock nes.v(84) " "Output port \"joypad_clock\" at nes.v(84) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "joypad_out nes.v(85) " "Output port \"joypad_out\" at nes.v(85) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "diskside_req nes.v(90) " "Output port \"diskside_req\" at nes.v(90) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpumem_addr nes.v(97) " "Output port \"cpumem_addr\" at nes.v(97) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpumem_dout nes.v(100) " "Output port \"cpumem_dout\" at nes.v(100) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ppumem_addr nes.v(102) " "Output port \"ppumem_addr\" at nes.v(102) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ppumem_dout nes.v(105) " "Output port \"ppumem_dout\" at nes.v(105) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985023 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bram_addr nes.v(112) " "Output port \"bram_addr\" at nes.v(112) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bram_dout nes.v(114) " "Output port \"bram_dout\" at nes.v(114) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpumem_read nes.v(98) " "Output port \"cpumem_read\" at nes.v(98) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpumem_write nes.v(99) " "Output port \"cpumem_write\" at nes.v(99) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ppumem_read nes.v(103) " "Output port \"ppumem_read\" at nes.v(103) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ppumem_write nes.v(104) " "Output port \"ppumem_write\" at nes.v(104) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "core_sdram_refresh nes.v(107) " "Output port \"core_sdram_refresh\" at nes.v(107) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bram_write nes.v(115) " "Output port \"bram_write\" at nes.v(115) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bram_override nes.v(116) " "Output port \"bram_override\" at nes.v(116) has no driver" {  } { { "verilog_files/nes cpu/nes.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713392985024 "|top_level|NES:nes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 NES:nes\|T65:cpu " "Elaborating entity \"T65\" for hierarchy \"NES:nes\|T65:cpu\"" {  } { { "verilog_files/nes cpu/nes.v" "cpu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode NES:nes\|T65:cpu\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"NES:nes\|T65:cpu\|T65_MCode:mcode\"" {  } { { "verilog_files/nes cpu/t65/T65.vhd" "mcode" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_en T65_MCode.vhd(560) " "VHDL Process Statement warning at T65_MCode.vhd(560): signal \"BCD_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verilog_files/nes cpu/t65/T65_MCode.vhd" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65_MCode.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713392985047 "|top_level|NES:nes|T65:cpu|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU NES:nes\|T65:cpu\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"NES:nes\|T65:cpu\|T65_ALU:alu\"" {  } { { "verilog_files/nes cpu/t65/T65.vhd" "alu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/t65/T65.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU NES:nes\|PPU:ppu " "Elaborating entity \"PPU\" for hierarchy \"NES:nes\|PPU:ppu\"" {  } { { "verilog_files/nes cpu/nes.v" "ppu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/nes.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen NES:nes\|PPU:ppu\|ClockGen:clock " "Elaborating entity \"ClockGen\" for hierarchy \"NES:nes\|PPU:ppu\|ClockGen:clock\"" {  } { { "verilog_files/nes cpu/ppu.sv" "clock" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoopyGen NES:nes\|PPU:ppu\|LoopyGen:loopy0 " "Elaborating entity \"LoopyGen\" for hierarchy \"NES:nes\|PPU:ppu\|LoopyGen:loopy0\"" {  } { { "verilog_files/nes cpu/ppu.sv" "loopy0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BgPainter NES:nes\|PPU:ppu\|BgPainter:bg_painter " "Elaborating entity \"BgPainter\" for hierarchy \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\"" {  } { { "verilog_files/nes cpu/ppu.sv" "bg_painter" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAMEval NES:nes\|PPU:ppu\|OAMEval:spriteeval " "Elaborating entity \"OAMEval\" for hierarchy \"NES:nes\|PPU:ppu\|OAMEval:spriteeval\"" {  } { { "verilog_files/nes cpu/ppu.sv" "spriteeval" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteAddressGen NES:nes\|PPU:ppu\|SpriteAddressGen:address_gen " "Elaborating entity \"SpriteAddressGen\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteAddressGen:address_gen\"" {  } { { "verilog_files/nes cpu/ppu.sv" "address_gen" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteAddressGenEx NES:nes\|PPU:ppu\|SpriteAddressGenEx:address_gen_ex " "Elaborating entity \"SpriteAddressGenEx\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteAddressGenEx:address_gen_ex\"" {  } { { "verilog_files/nes cpu/ppu.sv" "address_gen_ex" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteSet NES:nes\|PPU:ppu\|SpriteSet:sprite_gen " "Elaborating entity \"SpriteSet\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\"" {  } { { "verilog_files/nes cpu/ppu.sv" "sprite_gen" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\|Sprite:sprite15 " "Elaborating entity \"Sprite\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\|Sprite:sprite15\"" {  } { { "verilog_files/nes cpu/ppu.sv" "sprite15" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelMuxer NES:nes\|PPU:ppu\|PixelMuxer:pixel_muxer " "Elaborating entity \"PixelMuxer\" for hierarchy \"NES:nes\|PPU:ppu\|PixelMuxer:pixel_muxer\"" {  } { { "verilog_files/nes cpu/ppu.sv" "pixel_muxer" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PaletteRam NES:nes\|PPU:ppu\|PaletteRam:palette_ram " "Elaborating entity \"PaletteRam\" for hierarchy \"NES:nes\|PPU:ppu\|PaletteRam:palette_ram\"" {  } { { "verilog_files/nes cpu/ppu.sv" "palette_ram" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/nes cpu/ppu.sv" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392985189 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713392987074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "core_paused GND " "Pin \"core_paused\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_paused"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_div\[0\] GND " "Pin \"core_cpu_div\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_div[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_div\[1\] GND " "Pin \"core_cpu_div\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_div[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[0\] GND " "Pin \"core_audio_sample\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[1\] GND " "Pin \"core_audio_sample\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[2\] GND " "Pin \"core_audio_sample\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[3\] GND " "Pin \"core_audio_sample\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[4\] GND " "Pin \"core_audio_sample\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[5\] GND " "Pin \"core_audio_sample\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[6\] GND " "Pin \"core_audio_sample\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[7\] GND " "Pin \"core_audio_sample\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[8\] GND " "Pin \"core_audio_sample\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[9\] GND " "Pin \"core_audio_sample\[9\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[10\] GND " "Pin \"core_audio_sample\[10\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[11\] GND " "Pin \"core_audio_sample\[11\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[12\] GND " "Pin \"core_audio_sample\[12\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[13\] GND " "Pin \"core_audio_sample\[13\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[14\] GND " "Pin \"core_audio_sample\[14\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_sample\[15\] GND " "Pin \"core_audio_sample\[15\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_sample[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_color\[0\] GND " "Pin \"core_video_color\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_color[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_color\[4\] GND " "Pin \"core_video_color\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_color[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_color\[5\] GND " "Pin \"core_video_color\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_color[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[0\] GND " "Pin \"core_cpu_cycle\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[1\] GND " "Pin \"core_cpu_cycle\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[2\] GND " "Pin \"core_cpu_cycle\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[3\] GND " "Pin \"core_cpu_cycle\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[4\] GND " "Pin \"core_cpu_cycle\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[5\] GND " "Pin \"core_cpu_cycle\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[6\] GND " "Pin \"core_cpu_cycle\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[7\] GND " "Pin \"core_cpu_cycle\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_cycle\[8\] GND " "Pin \"core_cpu_cycle\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_cycle[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_emphasis\[0\] GND " "Pin \"core_cpu_emphasis\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_emphasis[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_emphasis\[1\] GND " "Pin \"core_cpu_emphasis\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_emphasis[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_emphasis\[2\] GND " "Pin \"core_cpu_emphasis\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_emphasis[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[0\] GND " "Pin \"core_video_scanline\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[1\] GND " "Pin \"core_video_scanline\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[2\] GND " "Pin \"core_video_scanline\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[3\] GND " "Pin \"core_video_scanline\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[4\] GND " "Pin \"core_video_scanline\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[5\] GND " "Pin \"core_video_scanline\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[6\] GND " "Pin \"core_video_scanline\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[7\] GND " "Pin \"core_video_scanline\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_video_scanline\[8\] GND " "Pin \"core_video_scanline\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_video_scanline[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_controllers_joypad_clock\[0\] GND " "Pin \"core_controllers_joypad_clock\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_controllers_joypad_clock[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_controllers_joypad_clock\[1\] GND " "Pin \"core_controllers_joypad_clock\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_controllers_joypad_clock[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_controllers_joypad_out\[0\] GND " "Pin \"core_controllers_joypad_out\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_controllers_joypad_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_controllers_joypad_out\[1\] GND " "Pin \"core_controllers_joypad_out\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_controllers_joypad_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_controllers_joypad_out\[2\] GND " "Pin \"core_controllers_joypad_out\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_controllers_joypad_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_fds_disk_diskside_req\[0\] GND " "Pin \"core_fds_disk_diskside_req\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_fds_disk_diskside_req[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_fds_disk_diskside_req\[1\] GND " "Pin \"core_fds_disk_diskside_req\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_fds_disk_diskside_req[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[0\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[1\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[2\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[3\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[4\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[5\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[6\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[7\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[8\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[9\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[9\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[10\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[10\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[11\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[11\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[12\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[12\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[13\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[13\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[14\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[14\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[15\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[15\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[16\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[16\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[17\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[17\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[18\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[18\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[19\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[19\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[20\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[20\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[21\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[21\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[22\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[22\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[23\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[23\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memaddr\[24\] GND " "Pin \"core_cpu_sdraminterface_memaddr\[24\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memaddr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memread GND " "Pin \"core_cpu_sdraminterface_memread\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memread"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memwrite GND " "Pin \"core_cpu_sdraminterface_memwrite\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memwrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[0\] GND " "Pin \"core_cpu_sdraminterface_memdout\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[1\] GND " "Pin \"core_cpu_sdraminterface_memdout\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[2\] GND " "Pin \"core_cpu_sdraminterface_memdout\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[3\] GND " "Pin \"core_cpu_sdraminterface_memdout\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[4\] GND " "Pin \"core_cpu_sdraminterface_memdout\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[5\] GND " "Pin \"core_cpu_sdraminterface_memdout\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[6\] GND " "Pin \"core_cpu_sdraminterface_memdout\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_memdout\[7\] GND " "Pin \"core_cpu_sdraminterface_memdout\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_memdout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[0\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[1\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[2\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[3\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[4\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[5\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[6\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[7\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[8\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[9\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[9\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[10\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[10\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[11\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[11\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[12\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[12\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[13\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[13\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[14\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[14\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[15\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[15\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[16\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[16\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[17\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[17\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[18\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[18\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[19\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[19\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[20\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[20\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemaddr\[21\] GND " "Pin \"core_cpu_ppuinterface_ppumemaddr\[21\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemaddr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemread GND " "Pin \"core_cpu_ppuinterface_ppumemread\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemread"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemwrite GND " "Pin \"core_cpu_ppuinterface_ppumemwrite\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemwrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[0\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[1\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[2\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[3\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[4\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[5\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[6\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_ppuinterface_ppumemdout\[7\] GND " "Pin \"core_cpu_ppuinterface_ppumemdout\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_ppuinterface_ppumemdout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_sdraminterface_refresh GND " "Pin \"core_cpu_sdraminterface_refresh\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_sdraminterface_refresh"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[0\] GND " "Pin \"core_cpu_braminterface_addr\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[1\] GND " "Pin \"core_cpu_braminterface_addr\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[2\] GND " "Pin \"core_cpu_braminterface_addr\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[3\] GND " "Pin \"core_cpu_braminterface_addr\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[4\] GND " "Pin \"core_cpu_braminterface_addr\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[5\] GND " "Pin \"core_cpu_braminterface_addr\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[6\] GND " "Pin \"core_cpu_braminterface_addr\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[7\] GND " "Pin \"core_cpu_braminterface_addr\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[8\] GND " "Pin \"core_cpu_braminterface_addr\[8\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[9\] GND " "Pin \"core_cpu_braminterface_addr\[9\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[10\] GND " "Pin \"core_cpu_braminterface_addr\[10\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[11\] GND " "Pin \"core_cpu_braminterface_addr\[11\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[12\] GND " "Pin \"core_cpu_braminterface_addr\[12\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[13\] GND " "Pin \"core_cpu_braminterface_addr\[13\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[14\] GND " "Pin \"core_cpu_braminterface_addr\[14\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[15\] GND " "Pin \"core_cpu_braminterface_addr\[15\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[16\] GND " "Pin \"core_cpu_braminterface_addr\[16\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_addr\[17\] GND " "Pin \"core_cpu_braminterface_addr\[17\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[0\] GND " "Pin \"core_cpu_braminterface_dout\[0\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[1\] GND " "Pin \"core_cpu_braminterface_dout\[1\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[2\] GND " "Pin \"core_cpu_braminterface_dout\[2\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[3\] GND " "Pin \"core_cpu_braminterface_dout\[3\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[4\] GND " "Pin \"core_cpu_braminterface_dout\[4\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[5\] GND " "Pin \"core_cpu_braminterface_dout\[5\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[6\] GND " "Pin \"core_cpu_braminterface_dout\[6\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_dout\[7\] GND " "Pin \"core_cpu_braminterface_dout\[7\]\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_dout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_write GND " "Pin \"core_cpu_braminterface_write\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_braminterface_override GND " "Pin \"core_cpu_braminterface_override\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_braminterface_override"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_audio_apuce GND " "Pin \"core_audio_apuce\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_audio_apuce"} { "Warning" "WMLS_MLS_STUCK_PIN" "core_cpu_savewritten GND " "Pin \"core_cpu_savewritten\" is stuck at GND" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713392987211 "|top_level|core_cpu_savewritten"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713392987211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713392987381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2966 " "2966 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713392987713 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 13 " "Ignored 13 assignments for entity \"pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1713392987800 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 463 " "Ignored 463 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1713392987800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/output_files/nes_naked.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/output_files/nes_naked.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392987997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713392988442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713392988442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "92 " "Design contains 92 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_reset_cold " "No output dependent on input pin \"core_cpu_reset_cold\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_reset_cold"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_reset " "No output dependent on input pin \"core_cpu_reset\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_pause " "No output dependent on input pin \"core_pause\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad1_data\[0\] " "No output dependent on input pin \"core_controllers_joypad1_data\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad1_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad1_data\[1\] " "No output dependent on input pin \"core_controllers_joypad1_data\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad1_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad1_data\[2\] " "No output dependent on input pin \"core_controllers_joypad1_data\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad1_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad1_data\[3\] " "No output dependent on input pin \"core_controllers_joypad1_data\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad1_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad1_data\[4\] " "No output dependent on input pin \"core_controllers_joypad1_data\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad1_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad2_data\[0\] " "No output dependent on input pin \"core_controllers_joypad2_data\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad2_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad2_data\[1\] " "No output dependent on input pin \"core_controllers_joypad2_data\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad2_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad2_data\[2\] " "No output dependent on input pin \"core_controllers_joypad2_data\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad2_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad2_data\[3\] " "No output dependent on input pin \"core_controllers_joypad2_data\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad2_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_controllers_joypad2_data\[4\] " "No output dependent on input pin \"core_controllers_joypad2_data\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_controllers_joypad2_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_fds_disk_busy " "No output dependent on input pin \"core_fds_disk_busy\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_fds_disk_busy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_fds_disk_eject " "No output dependent on input pin \"core_fds_disk_eject\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_fds_disk_eject"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_fds_disk_autoeject " "No output dependent on input pin \"core_fds_disk_autoeject\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_fds_disk_autoeject"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_fds_disk_diskside\[0\] " "No output dependent on input pin \"core_fds_disk_diskside\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_fds_disk_diskside[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_fds_disk_diskside\[1\] " "No output dependent on input pin \"core_fds_disk_diskside\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_fds_disk_diskside[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_audiochannels\[0\] " "No output dependent on input pin \"core_audio_audiochannels\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_audiochannels[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_audiochannels\[1\] " "No output dependent on input pin \"core_audio_audiochannels\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_audiochannels[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_audiochannels\[2\] " "No output dependent on input pin \"core_audio_audiochannels\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_audiochannels[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_audiochannels\[3\] " "No output dependent on input pin \"core_audio_audiochannels\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_audiochannels[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_audiochannels\[4\] " "No output dependent on input pin \"core_audio_audiochannels\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_audiochannels[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_video_extrasprites " "No output dependent on input pin \"core_video_extrasprites\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_video_extrasprites"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[0\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[1\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[2\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[3\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[4\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[5\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[5\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[6\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[6\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_memdin\[7\] " "No output dependent on input pin \"core_cpu_sdraminterface_memdin\[7\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_memdin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[0\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[1\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[2\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[3\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[4\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[5\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[5\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[6\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[6\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_ppuinterface_ppumemdin\[7\] " "No output dependent on input pin \"core_cpu_ppuinterface_ppumemdin\[7\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_ppuinterface_ppumemdin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[0\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[1\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[2\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[3\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[4\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[5\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[5\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[6\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[6\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[7\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[7\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[8\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[8\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[9\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[9\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[10\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[10\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[11\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[11\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[12\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[12\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[13\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[13\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[14\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[14\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[15\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[15\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[16\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[16\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[17\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[17\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[18\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[18\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[19\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[19\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_prgmask\[20\] " "No output dependent on input pin \"core_cpu_sdraminterface_prgmask\[20\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_prgmask[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[0\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[1\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[2\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[3\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[4\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[5\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[5\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[6\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[6\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[7\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[7\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[8\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[8\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[9\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[9\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[10\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[10\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[11\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[11\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[12\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[12\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[13\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[13\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[14\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[14\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[15\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[15\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[16\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[16\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[17\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[17\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[18\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[18\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_sdraminterface_chrmask\[19\] " "No output dependent on input pin \"core_cpu_sdraminterface_chrmask\[19\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_sdraminterface_chrmask[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_internalaudio " "No output dependent on input pin \"core_audio_internalaudio\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_internalaudio"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_audio_externalaudio " "No output dependent on input pin \"core_audio_externalaudio\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_audio_externalaudio"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[0\] " "No output dependent on input pin \"core_cpu_braminterface_din\[0\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[1\] " "No output dependent on input pin \"core_cpu_braminterface_din\[1\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[2\] " "No output dependent on input pin \"core_cpu_braminterface_din\[2\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[3\] " "No output dependent on input pin \"core_cpu_braminterface_din\[3\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[4\] " "No output dependent on input pin \"core_cpu_braminterface_din\[4\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[5\] " "No output dependent on input pin \"core_cpu_braminterface_din\[5\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[6\] " "No output dependent on input pin \"core_cpu_braminterface_din\[6\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_braminterface_din\[7\] " "No output dependent on input pin \"core_cpu_braminterface_din\[7\]\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_braminterface_din[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "core_cpu_clk " "No output dependent on input pin \"core_cpu_clk\"" {  } { { "verilog_files/top_level.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/naked_core/verilog_files/top_level.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713392988615 "|top_level|core_cpu_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713392988615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713392988622 ""} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Implemented 151 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713392988622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713392988622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713392988622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 292 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 292 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713392988756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:29:48 2024 " "Processing ended: Wed Apr 17 18:29:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713392988756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713392988756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713392988756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713392988756 ""}
