scircuit,unused,unused,0,170998,170998,958936,0.003279499441349471,92.4406,[8-16],5.6078779999999995,4.392162,50829.668494000005,47664.324516,0.29725300000000004,0.278742,61.94715600000001,0.803365,0.633019,Xilinx_SpMV,3.7093199999999995,6.05957,33,122.40756,FPGA
mac_econ_fwd500,unused,unused,0,206500,206500,1273389,0.0029862143765866014,66.4428,[8-16],6.166533,4.435865,394.00199999999995,427.24850000000004,0.0019079999999999998,0.002069,6.13529,0.17668599999999998,0.330509,Xilinx_SpMV,0.8835219999999999,18.4005,33,29.156226,FPGA
raefsky3,unused,unused,0,21200,21200,1488768,0.33124955500178,16.2155,[16-32],70.224906,6.327,1403.4399999999998,178.14360000000002,0.0662,0.008403,0.13919700000000002,1.916,0.9630200000000001,Xilinx_SpMV,0.176582,22.4799,33,5.8272059999999986,FPGA
bbmat,unused,unused,0,38744,38744,1771722,0.11802843969227594,30.2266,[16-32],45.728939000000004,38.395314,1158.213136,2871.395328,0.029894,0.074112,1.755367,1.262626,0.8537299999999999,Xilinx_SpMV,0.288731,25.6265,33,9.528122999999999,FPGA
conf5_4-8x8-15,unused,unused,0,49152,49152,1916928,0.079345703125,47.7545,[16-32],39.0,0.0,12027.052032,12289.966079999998,0.244691,0.25004,0.0,1.441506,0.810948,Xilinx_SpMV,0.45169799999999993,25.8767,33,14.906034,FPGA
mc2depi,unused,unused,0,525825,525825,2100225,0.0007595972132902821,161.125,[16-32],3.9941519999999997,0.076323,705.65715,144.07605000000004,0.001342,0.00027400000000000005,0.001464,0.49829700000000005,0.998906,Xilinx_SpMV,2.19747,17.9385,33,72.51651,FPGA
rma10,unused,unused,0,46835,46835,2329092,0.1061807025472526,35.6719,[16-32],50.688609,27.780596000000003,8794.254785,10407.064845,0.187771,0.22220700000000002,1.8606029999999998,1.719725,0.866408,Xilinx_SpMV,0.343308,25.432,33,11.329164,FPGA
cop20k_A,unused,unused,0,121192,121192,2624331,0.01786778448083297,169.486,[16-32],21.654325,13.792662,75509.28156,38291.945512,0.623055,0.315961,2.740592,1.095827,0.6334,Xilinx_SpMV,3.54091,11.6954,33,116.85002999999998,FPGA
webbase-1M,unused,unused,0,1000005,1000005,3105536,0.0003105504944872913,560.263,[32-64],3.1055200000000003,25.34521,152463.76231500003,124387.62193499999,0.15246300000000002,0.12438699999999998,1512.433913,0.315681,0.9360950000000001,Xilinx_SpMV,31.360600000000005,4.32428,33,1034.8998,FPGA
cant,unused,unused,0,62451,62451,4007383,0.10275005372830898,58.7291,[32-64],64.168436,14.056261,537.328404,41.342562,0.008603999999999999,0.000662,0.21555100000000002,1.61575,0.9147290000000001,Xilinx_SpMV,0.528483,27.2077,33,17.439939000000006,FPGA
pdb1HYS,unused,unused,0,36417,36417,4344765,0.3276106104554356,51.0937,[32-64],119.30595600000001,31.860384000000003,4731.952146,7253.137473000001,0.129938,0.199169,0.709889,1.8377580000000002,0.931726,Xilinx_SpMV,0.526983,23.7309,33,17.390439,FPGA
consph,unused,unused,0,83334,83334,6010480,0.0865495272020256,97.0741,[64-128],72.12518299999999,19.080194,5817.629874,8158.231932,0.069811,0.097898,0.123047,1.71335,0.882633,Xilinx_SpMV,0.959941,24.7527,33,31.678053000000002,FPGA
shipsec1,unused,unused,0,140874,140874,3568176,0.017979788360389385,110.423,[32-64],55.463776,11.074811,6462.735624,2686.326306,0.045876,0.019069,0.839038,1.7123849999999998,0.873444,Xilinx_SpMV,1.11436,24.253,33,36.77388,FPGA
PR02R,unused,unused,0,161070,161070,8185136,0.031549797961496005,158.155,[64-128],50.81726,19.698285000000002,6376.117020000001,10972.57161,0.039586,0.068123,0.810409,1.279542,0.8688600000000001,Xilinx_SpMV,1.7151599999999998,22.5667,33,56.60027999999999,FPGA
mip1,unused,unused,0,66463,66463,10352819,0.23436823002087756,127.179,[64-128],155.768157,350.744318,39232.11195500001,17336.607698,0.5902850000000001,0.260846,425.24244500000003,1.9249020000000001,0.96147,Xilinx_SpMV,1.26058,24.6995,33,41.599140000000006,FPGA
rail4284,unused,unused,0,4284,1096894,11284032,0.24013208183827275,191.748,[128-256],2633.994398,4209.259315,1048128.286548,122739.147918,0.955542,0.111897,20.329582000000002,1.576267,0.26916599999999996,Xilinx_SpMV,3.7060400000000002,12.6519,33,122.29932,FPGA
pwtk,unused,unused,0,217918,217918,11524432,0.024267962819395188,147.384,[128-256],53.389,4.743894999999999,12927.113678000002,43748.999762,0.059321000000000006,0.200759,2.371481,1.878352,0.949809,Xilinx_SpMV,1.36847,26.3611,33,45.15951,FPGA
crankseg_2,unused,unused,0,63838,63838,14148858,0.3471865107235292,207.34500000000003,[128-256],221.636925,95.875702,55268.961422,5174.325252,0.865769,0.081054,14.444177,1.7315009999999997,0.86687,Xilinx_SpMV,2.12248,23.9108,33,70.04184000000001,FPGA
in-2004,unused,unused,0,1382908,1382908,16917053,0.0008845820694745882,481.402,[128-256],12.232956,37.23001,29732.521999999997,141807.53504400002,0.0215,0.10254300000000001,632.7797559999999,1.507183,0.792656,Xilinx_SpMV,18.0983,6.44689,33,597.2438999999998,FPGA
Ga41As41H72,unused,unused,0,268096,268096,18488476,0.02572293054999849,817.715,[128-256],68.962148,105.387553,46185.702208,14188.9808,0.172273,0.052925,9.179497,1.184016,0.969575,Xilinx_SpMV,7.507860000000001,26.659,33,247.75938,FPGA
eu-2005,unused,unused,0,862664,862664,19235140,0.0025847110650318015,768.3330000000002,[128-256],22.297372,29.333410999999998,214717.932264,268163.41771999997,0.248901,0.31085499999999994,312.265619,1.3308280000000001,0.7601720000000001,Xilinx_SpMV,34.969,5.33127,33,1153.9769999999999,FPGA
wikipedia-20051105,unused,unused,0,1634989,1634989,19753078,0.000738933078709585,3535.12,[128-256],12.081475,31.074978,555994.35934,622110.044522,0.34006,0.380498,410.373626,0.067098,0.07092899999999999,Xilinx_SpMV,666.7460000000002,1.2615299999999998,33,22002.618,FPGA
rajat31,unused,unused,0,4690002,4690002,20316253,9.236289920811604e-05,1387.45,[128-256],4.331822,1.106158,4558.681944000001,88692.62782200001,0.0009720000000000002,0.018911,288.023892,0.553744,0.648584,Xilinx_SpMV,19.5021,17.3825,33,643.5693,FPGA
ldoor,unused,unused,0,952203,952203,42493817,0.0046866945783877395,954.178,[256-512],48.857728,11.946572,194446.518021,186757.478796,0.204207,0.196132,0.576005,1.7967400000000002,0.9060469999999999,Xilinx_SpMV,64.8011,3.55724,33,2138.4363000000008,FPGA
circuit5M,unused,unused,0,5558326,5558326,59524291,0.0001926664970698422,6179.14,[512-1024],10.709032,1356.616274,2793147.748216,1421936.5156460002,0.502516,0.255821,120504.84964300001,1.065325,0.942768,Xilinx_SpMV,0.0,0.0,33,0.0,FPGA
bone010,unused,unused,0,986703,986703,47851783,0.004915019297611428,1149.78,[512-1024],72.632114,15.810429999999998,17931.353618999998,5193.017889000001,0.018172999999999998,0.005263,0.11520899999999999,1.7698450000000001,0.9151360000000001,Xilinx_SpMV,9.86542,28.5241,33,325.55886,FPGA
cage15,unused,unused,0,5154859,5154859,99199551,0.0003733155886314723,11570.4,[1024-2048],19.243892000000002,5.736719,1092608.449063,671827.618611,0.211957,0.130329,1.442333,0.197548,0.7941060000000001,Xilinx_SpMV,0.0,0.0,33,0.0,FPGA
