<stg><name>conv2d</name>


<trans_list>

<trans id="314" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:0  %input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:1  %input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:25  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:26  %kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:48  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:49  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:63  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:65  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:2  %input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:3  %input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:27  %kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kernel_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:28  %kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kernel_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:48  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:49  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:50  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:51  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:63  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:65  %kernel_load_1 = load i32* %kernel_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:69  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:4  %input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:5  %input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:29  %kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kernel_addr_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:30  %kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kernel_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:50  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:51  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:52  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:53  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:64  %tmp_s = mul nsw i32 %input_load, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:66  %tmp_15_0_0_0_1 = mul nsw i32 %input_load_1, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_0_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:67  %kernel_load_2 = load i32* %kernel_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:69  %kernel_load_3 = load i32* %kernel_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:71  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:73  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:90  %tmp_15_0_1 = mul nsw i32 %input_load_1, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_0_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:6  %input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:7  %input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:31  %kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="kernel_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:32  %kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="kernel_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:52  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:53  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:54  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:55  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:68  %tmp_15_0_0_0_2 = mul nsw i32 %input_load_2, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_0_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:71  %kernel_load_4 = load i32* %kernel_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:73  %kernel_load_5 = load i32* %kernel_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:75  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:77  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:81  %tmp1 = add i32 %tmp_s, %tmp_15_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:91  %tmp_15_0_1_0_1 = mul nsw i32 %input_load_2, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_0_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:92  %tmp_15_0_1_0_2 = mul nsw i32 %input_load_3, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_0_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:108  %tmp_15_0_2 = mul nsw i32 %input_load_2, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_0_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:109  %tmp_15_0_2_0_1 = mul nsw i32 %input_load_3, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_0_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:8  %input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:9  %input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:33  %kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="kernel_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:54  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:55  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:56  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:57  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:70  %tmp_15_0_0_1 = mul nsw i32 %input_load_5, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:75  %kernel_load_6 = load i32* %kernel_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_6"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:77  %kernel_load_7 = load i32* %kernel_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:79  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:99  %tmp8 = add i32 %tmp_15_0_1, %tmp_15_0_1_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:110  %tmp_15_0_2_0_2 = mul nsw i32 %input_load_4, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_0_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:117  %tmp15 = add i32 %tmp_15_0_2, %tmp_15_0_2_0_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:131  %tmp_15_1 = mul nsw i32 %input_load_5, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:10  %input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:11  %input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:56  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:57  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:58  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:59  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:72  %tmp_15_0_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:74  %tmp_15_0_0_1_2 = mul nsw i32 %input_load_7, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_1_2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader11.preheader.0:79  %kernel_load_8 = load i32* %kernel_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_load_8"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:82  %tmp2 = add i32 %tmp_15_0_0_0_2, %tmp_15_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:93  %tmp_15_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:94  %tmp_15_0_1_1_1 = mul nsw i32 %input_load_7, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:111  %tmp_15_0_2_1 = mul nsw i32 %input_load_7, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:132  %tmp_15_1_0_0_1 = mul nsw i32 %input_load_6, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_0_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:133  %tmp_15_1_0_0_2 = mul nsw i32 %input_load_7, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_0_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:12  %input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:13  %input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:58  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:59  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:60  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:61  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:95  %tmp_15_0_1_1_2 = mul nsw i32 %input_load_8, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_1_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:100  %tmp9 = add i32 %tmp_15_0_1_0_2, %tmp_15_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:112  %tmp_15_0_2_1_1 = mul nsw i32 %input_load_8, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:113  %tmp_15_0_2_1_2 = mul nsw i32 %input_load_9, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_1_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:118  %tmp16 = add i32 %tmp_15_0_2_0_2, %tmp_15_0_2_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:140  %tmp22 = add i32 %tmp_15_1, %tmp_15_1_0_0_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:149  %tmp_15_1_1 = mul nsw i32 %input_load_6, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:150  %tmp_15_1_1_0_1 = mul nsw i32 %input_load_7, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_0_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:151  %tmp_15_1_1_0_2 = mul nsw i32 %input_load_8, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_0_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:167  %tmp_15_1_2 = mul nsw i32 %input_load_7, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:14  %input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:15  %input_addr_15 = getelementptr [25 x i32]* %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:60  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:61  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:62  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:76  %tmp_15_0_0_2 = mul nsw i32 %input_load_10, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:78  %tmp_15_0_0_2_1 = mul nsw i32 %input_load_11, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:96  %tmp_15_0_1_2 = mul nsw i32 %input_load_11, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:126  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:134  %tmp_15_1_0_1 = mul nsw i32 %input_load_10, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:135  %tmp_15_1_0_1_1 = mul nsw i32 %input_load_11, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:152  %tmp_15_1_1_1 = mul nsw i32 %input_load_11, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:158  %tmp29 = add i32 %tmp_15_1_1, %tmp_15_1_1_0_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:168  %tmp_15_1_2_0_1 = mul nsw i32 %input_load_8, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_0_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:16  %input_addr_16 = getelementptr [25 x i32]* %input_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:17  %input_addr_17 = getelementptr [25 x i32]* %input_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:62  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:80  %tmp_15_0_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_0_2_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:97  %tmp_15_0_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:98  %tmp_15_0_1_2_2 = mul nsw i32 %input_load_13, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_1_2_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:114  %tmp_15_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:115  %tmp_15_0_2_2_1 = mul nsw i32 %input_load_13, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:126  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:127  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:128  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:136  %tmp_15_1_0_1_2 = mul nsw i32 %input_load_12, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_1_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:141  %tmp23 = add i32 %tmp_15_1_0_0_2, %tmp_15_1_0_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:153  %tmp_15_1_1_1_1 = mul nsw i32 %input_load_12, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:159  %tmp30 = add i32 %tmp_15_1_1_0_2, %tmp_15_1_1_1

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:176  %tmp36 = add i32 %tmp_15_1_2, %tmp_15_1_2_0_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:18  %input_addr_18 = getelementptr [25 x i32]* %input_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:19  %input_addr_19 = getelementptr [25 x i32]* %input_r, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:84  %tmp4 = add i32 %tmp_15_0_0_1_1, %tmp_15_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:85  %tmp6 = add i32 %tmp_15_0_0_2_1, %tmp_15_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:86  %tmp5 = add i32 %tmp6, %tmp_15_0_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:87  %tmp3 = add i32 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:102  %tmp11 = add i32 %tmp_15_0_1_1_1, %tmp_15_0_1_1_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:103  %tmp13 = add i32 %tmp_15_0_1_2_1, %tmp_15_0_1_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:104  %tmp12 = add i32 %tmp13, %tmp_15_0_1_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:105  %tmp10 = add i32 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:116  %tmp_15_0_2_2_2 = mul nsw i32 %input_load_14, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_0_2_2_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:127  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:128  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:129  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:130  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:137  %tmp_15_1_0_2 = mul nsw i32 %input_load_15, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:154  %tmp_15_1_1_1_2 = mul nsw i32 %input_load_13, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_1_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:169  %tmp_15_1_2_0_2 = mul nsw i32 %input_load_9, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_0_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:170  %tmp_15_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:171  %tmp_15_1_2_1_1 = mul nsw i32 %input_load_13, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:172  %tmp_15_1_2_1_2 = mul nsw i32 %input_load_14, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_1_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:20  %input_addr_20 = getelementptr [25 x i32]* %input_r, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:21  %input_addr_21 = getelementptr [25 x i32]* %input_r, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:34  %output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:35  %output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:83  %tmp = add i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:88  %sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_2_0_0_2_2"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:89  store i32 %sum_2_0_0_2_2, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:101  %tmp7 = add i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:106  %sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7

]]></Node>
<StgValue><ssdm name="sum_2_0_1_2_2"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:107  store i32 %sum_2_0_1_2_2, i32* %output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:120  %tmp18 = add i32 %tmp_15_0_2_1_1, %tmp_15_0_2_1_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:121  %tmp20 = add i32 %tmp_15_0_2_2_1, %tmp_15_0_2_2_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:122  %tmp19 = add i32 %tmp20, %tmp_15_0_2_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:123  %tmp17 = add i32 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:129  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:130  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:138  %tmp_15_1_0_2_1 = mul nsw i32 %input_load_16, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:139  %tmp_15_1_0_2_2 = mul nsw i32 %input_load_17, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_0_2_2"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:155  %tmp_15_1_1_2 = mul nsw i32 %input_load_16, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:156  %tmp_15_1_1_2_1 = mul nsw i32 %input_load_17, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2_1"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:173  %tmp_15_1_2_2 = mul nsw i32 %input_load_17, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:177  %tmp37 = add i32 %tmp_15_1_2_0_2, %tmp_15_1_2_1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:185  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:186  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:190  %tmp_15_2 = mul nsw i32 %input_load_10, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:191  %tmp_15_2_0_0_1 = mul nsw i32 %input_load_11, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:22  %input_addr_22 = getelementptr [25 x i32]* %input_r, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:23  %input_addr_23 = getelementptr [25 x i32]* %input_r, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:36  %output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:119  %tmp14 = add i32 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:124  %sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14

]]></Node>
<StgValue><ssdm name="sum_2_0_2_2_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:125  store i32 %sum_2_0_2_2_2, i32* %output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:143  %tmp25 = add i32 %tmp_15_1_0_1_1, %tmp_15_1_0_1_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:144  %tmp27 = add i32 %tmp_15_1_0_2_1, %tmp_15_1_0_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:145  %tmp26 = add i32 %tmp27, %tmp_15_1_0_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:146  %tmp24 = add i32 %tmp26, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:157  %tmp_15_1_1_2_2 = mul nsw i32 %input_load_18, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_1_2_2"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:174  %tmp_15_1_2_2_1 = mul nsw i32 %input_load_18, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2_1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:175  %tmp_15_1_2_2_2 = mul nsw i32 %input_load_19, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_1_2_2_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:185  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:186  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:187  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:188  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:192  %tmp_15_2_0_0_2 = mul nsw i32 %input_load_12, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_0_2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:193  %tmp_15_2_0_1 = mul nsw i32 %input_load_15, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:194  %tmp_15_2_0_1_1 = mul nsw i32 %input_load_16, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:195  %tmp_15_2_0_1_2 = mul nsw i32 %input_load_17, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_1_2"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:199  %tmp43 = add i32 %tmp_15_2, %tmp_15_2_0_0_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:24  %input_addr_24 = getelementptr [25 x i32]* %input_r, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:37  %output_addr_3 = getelementptr [9 x i32]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:142  %tmp21 = add i32 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:147  %sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21

]]></Node>
<StgValue><ssdm name="sum_2_1_0_2_2"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:148  store i32 %sum_2_1_0_2_2, i32* %output_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:161  %tmp32 = add i32 %tmp_15_1_1_1_1, %tmp_15_1_1_1_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:162  %tmp34 = add i32 %tmp_15_1_1_2_1, %tmp_15_1_1_2_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:163  %tmp33 = add i32 %tmp34, %tmp_15_1_1_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:164  %tmp31 = add i32 %tmp33, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:179  %tmp39 = add i32 %tmp_15_1_2_1_1, %tmp_15_1_2_1_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:180  %tmp41 = add i32 %tmp_15_1_2_2_1, %tmp_15_1_2_2_2

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:181  %tmp40 = add i32 %tmp41, %tmp_15_1_2_2

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:182  %tmp38 = add i32 %tmp40, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:187  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:188  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:189  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:196  %tmp_15_2_0_2 = mul nsw i32 %input_load_20, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:197  %tmp_15_2_0_2_1 = mul nsw i32 %input_load_21, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2_1"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:200  %tmp44 = add i32 %tmp_15_2_0_0_2, %tmp_15_2_0_1

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:208  %tmp_15_2_1 = mul nsw i32 %input_load_11, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2_1"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:209  %tmp_15_2_1_0_1 = mul nsw i32 %input_load_12, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_0_1"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:210  %tmp_15_2_1_0_2 = mul nsw i32 %input_load_13, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_0_2"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:211  %tmp_15_2_1_1 = mul nsw i32 %input_load_16, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:212  %tmp_15_2_1_1_1 = mul nsw i32 %input_load_17, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:38  %output_addr_4 = getelementptr [9 x i32]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:39  %output_addr_5 = getelementptr [9 x i32]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:160  %tmp28 = add i32 %tmp30, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:165  %sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28

]]></Node>
<StgValue><ssdm name="sum_2_1_1_2_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:166  store i32 %sum_2_1_1_2_2, i32* %output_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:178  %tmp35 = add i32 %tmp37, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:183  %sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35

]]></Node>
<StgValue><ssdm name="sum_2_1_2_2_2"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:184  store i32 %sum_2_1_2_2_2, i32* %output_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
.preheader11.preheader.0:189  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:198  %tmp_15_2_0_2_2 = mul nsw i32 %input_load_22, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_0_2_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:213  %tmp_15_2_1_1_2 = mul nsw i32 %input_load_18, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_1_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:214  %tmp_15_2_1_2 = mul nsw i32 %input_load_21, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:215  %tmp_15_2_1_2_1 = mul nsw i32 %input_load_22, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2_1"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:216  %tmp_15_2_1_2_2 = mul nsw i32 %input_load_23, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_1_2_2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:217  %tmp50 = add i32 %tmp_15_2_1, %tmp_15_2_1_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:218  %tmp51 = add i32 %tmp_15_2_1_0_2, %tmp_15_2_1_1

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:226  %tmp_15_2_2 = mul nsw i32 %input_load_12, %kernel_load

]]></Node>
<StgValue><ssdm name="tmp_15_2_2"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:227  %tmp_15_2_2_0_1 = mul nsw i32 %input_load_13, %kernel_load_1

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_0_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:202  %tmp46 = add i32 %tmp_15_2_0_1_1, %tmp_15_2_0_1_2

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:203  %tmp48 = add i32 %tmp_15_2_0_2_1, %tmp_15_2_0_2_2

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:204  %tmp47 = add i32 %tmp48, %tmp_15_2_0_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:205  %tmp45 = add i32 %tmp47, %tmp46

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:220  %tmp53 = add i32 %tmp_15_2_1_1_1, %tmp_15_2_1_1_2

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:221  %tmp55 = add i32 %tmp_15_2_1_2_1, %tmp_15_2_1_2_2

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:222  %tmp54 = add i32 %tmp55, %tmp_15_2_1_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:223  %tmp52 = add i32 %tmp54, %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:228  %tmp_15_2_2_0_2 = mul nsw i32 %input_load_14, %kernel_load_2

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_0_2"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:229  %tmp_15_2_2_1 = mul nsw i32 %input_load_17, %kernel_load_3

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:230  %tmp_15_2_2_1_1 = mul nsw i32 %input_load_18, %kernel_load_4

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:231  %tmp_15_2_2_1_2 = mul nsw i32 %input_load_19, %kernel_load_5

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_1_2"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:232  %tmp_15_2_2_2 = mul nsw i32 %input_load_22, %kernel_load_6

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:233  %tmp_15_2_2_2_1 = mul nsw i32 %input_load_23, %kernel_load_7

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2_1"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:234  %tmp_15_2_2_2_2 = mul nsw i32 %input_load_24, %kernel_load_8

]]></Node>
<StgValue><ssdm name="tmp_15_2_2_2_2"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:235  %tmp57 = add i32 %tmp_15_2_2, %tmp_15_2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:40  %output_addr_6 = getelementptr [9 x i32]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:41  %output_addr_7 = getelementptr [9 x i32]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:201  %tmp42 = add i32 %tmp44, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:206  %sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42

]]></Node>
<StgValue><ssdm name="sum_2_2_0_2_2"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:207  store i32 %sum_2_2_0_2_2, i32* %output_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:219  %tmp49 = add i32 %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:224  %sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49

]]></Node>
<StgValue><ssdm name="sum_2_2_1_2_2"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:225  store i32 %sum_2_2_1_2_2, i32* %output_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:236  %tmp58 = add i32 %tmp_15_2_2_0_2, %tmp_15_2_2_1

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:238  %tmp60 = add i32 %tmp_15_2_2_1_1, %tmp_15_2_2_1_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:239  %tmp62 = add i32 %tmp_15_2_2_2_1, %tmp_15_2_2_2_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:240  %tmp61 = add i32 %tmp62, %tmp_15_2_2_2

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:241  %tmp59 = add i32 %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.preheader.0:42  %output_addr_8 = getelementptr [9 x i32]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:43  call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:44  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:45  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11.preheader.0:46  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11.preheader.0:47  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:237  %tmp56 = add i32 %tmp58, %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader.0:242  %sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56

]]></Node>
<StgValue><ssdm name="sum_2_2_2_2_2"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.preheader.0:243  store i32 %sum_2_2_2_2_2, i32* %output_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0">
<![CDATA[
.preheader11.preheader.0:244  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
