Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f476bf0707864d349c8de5a339b72e32 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_Wrapper_Programmable_behav xil_defaultlib.OTTER_Wrapper_Programmable xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_ADDR2' [/home/jared/Dev/otter/otter_project/sources/otter_mcu_pipeline_template.sv:299]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CU_PCSOURCE' [/home/jared/Dev/otter/otter_project/sources/otter_mcu_pipeline_template.sv:313]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
