# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 19:11:18  September 08, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rk_wxeda_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #



# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:22:05  JUNE 17, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0

# Pin & Location Assignments
# ==========================

# ========= SDRAM ==========
set_location_assignment PIN_43 -to SDRAM_CLK
set_location_assignment PIN_119 -to SDRAM_DQML
set_location_assignment PIN_66 -to SDRAM_DQMH
set_location_assignment PIN_101 -to SDRAM_BA[0]
set_location_assignment PIN_100 -to SDRAM_BA[1]
set_location_assignment PIN_98 -to SDRAM_A[0]
set_location_assignment PIN_86 -to SDRAM_A[1]
set_location_assignment PIN_87 -to SDRAM_A[2]
set_location_assignment PIN_105 -to SDRAM_A[3]
set_location_assignment PIN_76 -to SDRAM_A[4]
set_location_assignment PIN_77 -to SDRAM_A[5]
set_location_assignment PIN_80 -to SDRAM_A[6]
set_location_assignment PIN_83 -to SDRAM_A[7]
set_location_assignment PIN_85 -to SDRAM_A[8]
set_location_assignment PIN_67 -to SDRAM_A[9]
set_location_assignment PIN_99 -to SDRAM_A[10]
set_location_assignment PIN_69 -to SDRAM_A[11]
set_location_assignment PIN_68 -to SDRAM_A[12]
set_location_assignment PIN_142 -to SDRAM_DQ[0]
set_location_assignment PIN_141 -to SDRAM_DQ[1]
set_location_assignment PIN_137 -to SDRAM_DQ[2]
set_location_assignment PIN_136 -to SDRAM_DQ[3]
set_location_assignment PIN_135 -to SDRAM_DQ[4]
set_location_assignment PIN_125 -to SDRAM_DQ[5]
set_location_assignment PIN_121 -to SDRAM_DQ[6]
set_location_assignment PIN_120 -to SDRAM_DQ[7]
set_location_assignment PIN_65 -to SDRAM_DQ[8]
set_location_assignment PIN_64 -to SDRAM_DQ[9]
set_location_assignment PIN_60 -to SDRAM_DQ[10]
set_location_assignment PIN_46 -to SDRAM_DQ[11]
set_location_assignment PIN_44 -to SDRAM_DQ[12]
set_location_assignment PIN_59 -to SDRAM_DQ[13]
set_location_assignment PIN_42 -to SDRAM_DQ[14]
set_location_assignment PIN_58 -to SDRAM_DQ[15]
set_location_assignment PIN_104 -to SDRAM_NWE
set_location_assignment PIN_103 -to SDRAM_NRAS
set_location_assignment PIN_106 -to SDRAM_NCAS

# ============ HDMI =============
set_location_assignment PIN_113 -to HDMI_CLK
set_location_assignment PIN_112 -to "HDMI_CLK(n)"
set_location_assignment PIN_133 -to HDMI_D0
set_location_assignment PIN_132 -to "HDMI_D0(n)"
set_location_assignment PIN_144 -to HDMI_D1
set_location_assignment PIN_143 -to HDMI_D1N
set_location_assignment PIN_10 -to HDMI_D2
set_location_assignment PIN_11 -to "HDMI_D2(n)"
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_CLK
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_D0
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to HDMI_D2

# ============ SD ===============
set_location_assignment PIN_110 -to SD_CLK
set_location_assignment PIN_111 -to SD_SI
set_location_assignment PIN_126 -to SD_SO
set_location_assignment PIN_114 -to SD_NCS

# =========== AUDIO =============
set_location_assignment PIN_72 -to AUDIO_OUT_L
set_location_assignment PIN_71 -to AUDIO_OUT_R

# =========== VNC2 ==============
set_location_assignment PIN_53 -to USB_TX
set_location_assignment PIN_32 -to USB_NRESET
set_location_assignment PIN_51 -to USB_NCS
set_location_assignment PIN_50 -to USB_SI

# ========== I2C ================
set_location_assignment PIN_7 -to I2C_SDA
set_location_assignment PIN_28 -to I2C_SCL

# ========== CLK ================
set_location_assignment PIN_25 -to CLK_50MHZ
set_instance_assignment -name GLOBAL_SIGNAL "GLOBAL CLOCK" -to CLK_50MHZ

set_location_assignment PIN_6 -to ASDO
set_location_assignment PIN_13 -to DATA0
set_location_assignment PIN_12 -to DCLK
set_location_assignment PIN_8 -to NCSO
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to DCLK

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name TOP_LEVEL_ENTITY u16_rk86
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE EP4CE22E22C8
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

# Power Estimation Assignments
# ============================
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

# start EDA_TOOL_SETTINGS(eda_blast_fpga)
# ---------------------------------------

	# Analysis & Synthesis Assignments
	# ================================
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga

# end EDA_TOOL_SETTINGS(eda_blast_fpga)
# -------------------------------------

# --------------------
# start ENTITY(rk_wxeda)

	# start LOGICLOCK_REGION(Root Region)
	# -----------------------------------

		# LogicLock Region Assignments
		# ============================
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"

	# end LOGICLOCK_REGION(Root Region)
	# ---------------------------------

	# start DESIGN_PARTITION(Top)
	# ---------------------------

		# Incremental Compilation Assignments
		# ===================================
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top

	# end DESIGN_PARTITION(Top)
	# -------------------------

# end ENTITY(rk_wxeda)
# ------------------

set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name VHDL_FILE ../rtl/hdmi/hdmi.vhd
set_global_assignment -name VHDL_FILE ../rtl/hdmi/serializer.vhd
set_global_assignment -name QIP_FILE ../rtl/hdmi/serializer.qip
set_global_assignment -name VHDL_FILE ../rtl/hdmi/encoder.vhd
set_global_assignment -name VERILOG_FILE ../rtl/clk/clk.v
set_global_assignment -name QIP_FILE ../rtl/clk/clk.qip
set_global_assignment -name VERILOG_FILE ../rtl/u16_rk86.v
set_global_assignment -name VERILOG_FILE ../rtl/video/rk_video.v
set_global_assignment -name VERILOG_FILE ../rtl/video/rambuffer.v
set_global_assignment -name VERILOG_FILE ../rtl/video/k580wg75.v
set_global_assignment -name VERILOG_FILE ../rtl/video/hvsync_generator.v
set_global_assignment -name VERILOG_FILE ../rtl/sound/soundcodec.v
set_global_assignment -name VERILOG_FILE ../rtl/sdram/SDRAM_Controller.v
set_global_assignment -name VERILOG_FILE ../rtl/rom/font.v
set_global_assignment -name VERILOG_FILE ../rtl/rom/biossd.v
set_global_assignment -name VERILOG_FILE ../rtl/rom/bios.v
set_global_assignment -name VHDL_FILE ../rtl/keyboard/receiver.vhd
set_global_assignment -name VERILOG_FILE ../rtl/interface/k580ww55.v
set_global_assignment -name VERILOG_FILE ../rtl/dma/k580wt57.v
set_global_assignment -name VERILOG_FILE ../rtl/cpu/k580wm80a.v
set_global_assignment -name VHDL_FILE ../rtl/keyboard/deserializer.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
