Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Dec 01 12:57:11 2018
| Host              : MadzBeast running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file seven_seg_decimal_timing_summary_routed.rpt -rpx seven_seg_decimal_timing_summary_routed.rpx
| Design            : seven_seg_decimal
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.486        0.000                      0                   78        0.254        0.000                      0                   78        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.486        0.000                      0                   78        0.254        0.000                      0                   78        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.771ns (50.376%)  route 1.745ns (49.624%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.601 r  delaycounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.601    n_6_delaycounter_reg[20]_i_1
    SLICE_X29Y9          FDRE                                         r  delaycounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y9                                                       r  delaycounter_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.062    15.087    delaycounter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.774ns (50.419%)  route 1.745ns (49.581%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  delaycounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.381    n_0_delaycounter_reg[20]_i_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.604 r  delaycounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.604    n_7_delaycounter_reg[24]_i_1
    SLICE_X29Y10         FDRE                                         r  delaycounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[24]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X29Y10         FDRE (Setup_fdre_C_D)        0.062    15.112    delaycounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.748ns (50.049%)  route 1.745ns (49.951%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.578 r  delaycounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.578    n_4_delaycounter_reg[20]_i_1
    SLICE_X29Y9          FDRE                                         r  delaycounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y9                                                       r  delaycounter_reg[23]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.062    15.087    delaycounter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.706ns (49.441%)  route 1.745ns (50.559%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  delaycounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.381    n_0_delaycounter_reg[20]_i_1
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.155     8.536 r  delaycounter_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.536    n_2_delaycounter_reg[24]_i_1
    SLICE_X29Y10         FDRE                                         r  delaycounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X29Y10         FDRE (Setup_fdre_C_D)        0.046    15.096    delaycounter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.581ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 1.676ns (48.998%)  route 1.745ns (51.002%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.506 r  delaycounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.506    n_5_delaycounter_reg[20]_i_1
    SLICE_X29Y9          FDRE                                         r  delaycounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y9                                                       r  delaycounter_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.062    15.087    delaycounter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.581    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.660ns (48.758%)  route 1.745ns (51.242%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  delaycounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.267    n_0_delaycounter_reg[16]_i_1
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.490 r  delaycounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.490    n_7_delaycounter_reg[20]_i_1
    SLICE_X29Y9          FDRE                                         r  delaycounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X29Y9                                                       r  delaycounter_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.062    15.087    delaycounter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.657ns (48.713%)  route 1.745ns (51.287%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  delaycounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.487    n_6_delaycounter_reg[16]_i_1
    SLICE_X29Y8          FDRE                                         r  delaycounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X29Y8                                                       r  delaycounter_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.062    15.088    delaycounter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.634ns (48.364%)  route 1.745ns (51.636%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.464 r  delaycounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.464    n_4_delaycounter_reg[16]_i_1
    SLICE_X29Y8          FDRE                                         r  delaycounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X29Y8                                                       r  delaycounter_reg[19]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.062    15.088    delaycounter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.562ns (47.240%)  route 1.745ns (52.760%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.392 r  delaycounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.392    n_5_delaycounter_reg[16]_i_1
    SLICE_X29Y8          FDRE                                         r  delaycounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X29Y8                                                       r  delaycounter_reg[18]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.062    15.088    delaycounter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 delaycounter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delaycounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.546ns (46.983%)  route 1.745ns (53.017%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X29Y10                                                      r  delaycounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  delaycounter_reg[25]/Q
                         net (fo=27, routed)          1.745     7.286    p_0_in
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.410 r  delaycounter[0]_i_4/O
                         net (fo=1, routed)           0.000     7.410    n_0_delaycounter[0]_i_4
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.811 r  delaycounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    n_0_delaycounter_reg[0]_i_2
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  delaycounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.925    n_0_delaycounter_reg[4]_i_1
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  delaycounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.039    n_0_delaycounter_reg[8]_i_1
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  delaycounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.153    n_0_delaycounter_reg[12]_i_1
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.376 r  delaycounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.376    n_7_delaycounter_reg[16]_i_1
    SLICE_X29Y8          FDRE                                         r  delaycounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X29Y8                                                       r  delaycounter_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.062    15.088    delaycounter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X30Y16                                                      r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    n_0_refresh_counter_reg[14]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    n_5_refresh_counter_reg[12]_i_1
    SLICE_X30Y16         FDRE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X30Y16                                                      r  refresh_counter_reg[14]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.134     1.575    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y13                                                      r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.721    n_0_refresh_counter_reg[2]
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  refresh_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.831    n_5_refresh_counter_reg[0]_i_2
    SLICE_X30Y13         FDRE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13                                                      r  refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.134     1.576    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y14                                                      r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    n_0_refresh_counter_reg[6]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    n_5_refresh_counter_reg[4]_i_1
    SLICE_X30Y14         FDRE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y14                                                      r  refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.134     1.576    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y15                                                      r  refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    n_0_refresh_counter_reg[10]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    n_5_refresh_counter_reg[8]_i_1
    SLICE_X30Y15         FDRE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15                                                      r  refresh_counter_reg[10]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.134     1.576    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 displayed_number_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X29Y20                                                      r  displayed_number_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  displayed_number_reg[15]/Q
                         net (fo=11, routed)          0.122     1.700    displayed_number[15]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.811 r  displayed_number_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.811    displayed_number0[15]
    SLICE_X29Y20         FDRE                                         r  displayed_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X29Y20                                                      r  displayed_number_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    displayed_number_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 displayed_number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X29Y19                                                      r  displayed_number_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  displayed_number_reg[12]/Q
                         net (fo=10, routed)          0.133     1.712    displayed_number[12]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  displayed_number_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    displayed_number0[12]
    SLICE_X29Y19         FDRE                                         r  displayed_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X29Y19                                                      r  displayed_number_reg[12]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    displayed_number_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 displayed_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X29Y18                                                      r  displayed_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  displayed_number_reg[8]/Q
                         net (fo=12, routed)          0.133     1.713    displayed_number[8]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  displayed_number_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    displayed_number0[8]
    SLICE_X29Y18         FDRE                                         r  displayed_number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X29Y18                                                      r  displayed_number_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    displayed_number_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X30Y17                                                      r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  refresh_counter_reg[18]/Q
                         net (fo=13, routed)          0.139     1.743    LED_activating_counter[0]
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    n_5_refresh_counter_reg[16]_i_1
    SLICE_X30Y17         FDRE                                         r  refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X30Y17                                                      r  refresh_counter_reg[18]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.134     1.574    refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 displayed_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X29Y17                                                      r  displayed_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  displayed_number_reg[4]/Q
                         net (fo=8, routed)           0.135     1.716    displayed_number[4]
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  displayed_number_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    displayed_number0[4]
    SLICE_X29Y17         FDRE                                         r  displayed_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X29Y17                                                      r  displayed_number_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    displayed_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11                                                       r  led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led2_reg/Q
                         net (fo=2, routed)           0.185     1.802    led2_OBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  led2_i_1/O
                         net (fo=1, routed)           0.000     1.847    n_0_led2_i_1
    SLICE_X0Y11          FDRE                                         r  led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11                                                       r  led2_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.091     1.567    led2_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                        
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y4    delaycounter_reg[0]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y6    delaycounter_reg[10]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y6    delaycounter_reg[11]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y7    delaycounter_reg[12]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y7    delaycounter_reg[13]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y7    delaycounter_reg[14]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y7    delaycounter_reg[15]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y8    delaycounter_reg[16]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y8    delaycounter_reg[17]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y4    delaycounter_reg[0]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y6    delaycounter_reg[10]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y6    delaycounter_reg[11]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y7    delaycounter_reg[12]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y7    delaycounter_reg[13]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y7    delaycounter_reg[14]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y7    delaycounter_reg[15]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y8    delaycounter_reg[16]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y8    delaycounter_reg[17]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y8    delaycounter_reg[18]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y17   displayed_number_reg[2]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y17   displayed_number_reg[3]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y17   displayed_number_reg[4]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y18   displayed_number_reg[5]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y18   displayed_number_reg[6]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y18   displayed_number_reg[7]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X29Y18   displayed_number_reg[8]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y8     led1_reg/C                 
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X30Y16   refresh_counter_reg[12]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X30Y16   refresh_counter_reg[13]/C  



