i<>.\src\and.bde
i<>.\src\half_adder.bde
i<>.\src\full_adder.bde
i<>.\src\sr_latch.bde
i<>.\src\or.bde
i<>.\src\xor.bde
i<>.\src\xnor.bde
i<>.\src\full_using_half.bde
i<>.\src\or_code.vhd
i<>.\src\xor_code.vhd
i<>.\src\xnor_code.vhd
i<>.\src\4-bit_adder.bde
i<>.\src\full_using_half_code.vhd
i<>.\src\half_adder_code.vhd
i<>.\src\nand_code.vhd
i<>.\src\nor_code.vhd
i<>.\src\not_code.vhd
i<>.\src\Four_bit_adder_code.vhd
i<>.\src\full_adder_code.vhd
i<>.\src\adder_substractor_code.vhd
