#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
n_n8353.in[1] (.names)                                           1.338    21.985
n_n8353.out[0] (.names)                                          0.261    22.246
n_n8418.in[1] (.names)                                           1.338    23.584
n_n8418.out[0] (.names)                                          0.261    23.845
n_n8448.in[1] (.names)                                           1.338    25.182
n_n8448.out[0] (.names)                                          0.261    25.443
n_n8521.in[1] (.names)                                           1.338    26.781
n_n8521.out[0] (.names)                                          0.261    27.042
[4028].in[3] (.names)                                            1.338    28.380
[4028].out[0] (.names)                                           0.261    28.641
n_n8548.in[1] (.names)                                           1.338    29.979
n_n8548.out[0] (.names)                                          0.261    30.240
n_n8549.D[0] (.latch)                                            1.338    31.577
data arrival time                                                         31.577

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8549.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 2
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
n_n8353.in[1] (.names)                                           1.338    21.985
n_n8353.out[0] (.names)                                          0.261    22.246
n_n8418.in[1] (.names)                                           1.338    23.584
n_n8418.out[0] (.names)                                          0.261    23.845
n_n8448.in[1] (.names)                                           1.338    25.182
n_n8448.out[0] (.names)                                          0.261    25.443
n_n8521.in[1] (.names)                                           1.338    26.781
n_n8521.out[0] (.names)                                          0.261    27.042
[2453].in[2] (.names)                                            1.338    28.380
[2453].out[0] (.names)                                           0.261    28.641
n_n7671.in[0] (.names)                                           1.338    29.979
n_n7671.out[0] (.names)                                          0.261    30.240
n_n8557.D[0] (.latch)                                            1.338    31.577
data arrival time                                                         31.577

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8557.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -31.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.306


#Path 3
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8449.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
n_n8353.in[1] (.names)                                           1.338    21.985
n_n8353.out[0] (.names)                                          0.261    22.246
n_n8418.in[1] (.names)                                           1.338    23.584
n_n8418.out[0] (.names)                                          0.261    23.845
n_n8448.in[1] (.names)                                           1.338    25.182
n_n8448.out[0] (.names)                                          0.261    25.443
[3278].in[3] (.names)                                            1.338    26.781
[3278].out[0] (.names)                                           0.261    27.042
n_n8434.in[1] (.names)                                           1.338    28.380
n_n8434.out[0] (.names)                                          0.261    28.641
n_n8449.D[0] (.latch)                                            1.338    29.979
data arrival time                                                         29.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8449.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.707


#Path 4
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8419.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
n_n8353.in[1] (.names)                                           1.338    21.985
n_n8353.out[0] (.names)                                          0.261    22.246
n_n8418.in[1] (.names)                                           1.338    23.584
n_n8418.out[0] (.names)                                          0.261    23.845
[2591].in[2] (.names)                                            1.338    25.182
[2591].out[0] (.names)                                           0.261    25.443
n_n7840.in[1] (.names)                                           1.338    26.781
n_n7840.out[0] (.names)                                          0.261    27.042
n_n8419.D[0] (.latch)                                            1.338    28.380
data arrival time                                                         28.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8419.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.108


#Path 5
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8584.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7662.in[2] (.names)                                           1.338    25.182
n_n7662.out[0] (.names)                                          0.261    25.443
n_n8584.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8584.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 6
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7235.in[2] (.names)                                           1.338    25.182
n_n7235.out[0] (.names)                                          0.261    25.443
n_n7236.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7236.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 7
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8013.in[2] (.names)                                           1.338    25.182
n_n8013.out[0] (.names)                                          0.261    25.443
n_n8014.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8014.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 8
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8864.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8863.in[2] (.names)                                           1.338    25.182
n_n8863.out[0] (.names)                                          0.261    25.443
n_n8864.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8864.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 9
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7967.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7122.in[2] (.names)                                           1.338    25.182
n_n7122.out[0] (.names)                                          0.261    25.443
n_n7967.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7967.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 10
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8518.in[2] (.names)                                           1.338    25.182
n_n8518.out[0] (.names)                                          0.261    25.443
n_n8519.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8519.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 11
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8582.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7892.in[2] (.names)                                           1.338    25.182
n_n7892.out[0] (.names)                                          0.261    25.443
n_n8582.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8582.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 12
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8940.in[2] (.names)                                           1.338    25.182
n_n8940.out[0] (.names)                                          0.261    25.443
n_n8941.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8941.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 13
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8006.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n6969.in[2] (.names)                                           1.338    25.182
n_n6969.out[0] (.names)                                          0.261    25.443
n_n8006.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8006.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 14
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8005.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n6914.in[2] (.names)                                           1.338    25.182
n_n6914.out[0] (.names)                                          0.261    25.443
n_n8005.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8005.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 15
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n9610.in[2] (.names)                                           1.338    25.182
n_n9610.out[0] (.names)                                          0.261    25.443
n_n9611.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9611.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 16
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7970.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7092.in[2] (.names)                                           1.338    25.182
n_n7092.out[0] (.names)                                          0.261    25.443
n_n7970.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7970.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 17
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8207.in[2] (.names)                                           1.338    25.182
n_n8207.out[0] (.names)                                          0.261    25.443
n_n8208.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8208.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 18
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
n_n8353.in[1] (.names)                                           1.338    21.985
n_n8353.out[0] (.names)                                          0.261    22.246
[3919].in[2] (.names)                                            1.338    23.584
[3919].out[0] (.names)                                           0.261    23.845
n_n7972.in[1] (.names)                                           1.338    25.182
n_n7972.out[0] (.names)                                          0.261    25.443
n_n8354.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8354.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 19
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7916.in[2] (.names)                                           1.338    25.182
n_n7916.out[0] (.names)                                          0.261    25.443
n_n7971.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7971.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 20
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[3481].in[2] (.names)                                            1.338    23.584
[3481].out[0] (.names)                                           0.261    23.845
n_n8080.in[1] (.names)                                           1.338    25.182
n_n8080.out[0] (.names)                                          0.261    25.443
n_n8081.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8081.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 21
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[3349].in[2] (.names)                                            1.338    23.584
[3349].out[0] (.names)                                           0.261    23.845
n_n7801.in[1] (.names)                                           1.338    25.182
n_n7801.out[0] (.names)                                          0.261    25.443
n_n8004.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8004.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 22
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[3188].in[2] (.names)                                            1.338    23.584
[3188].out[0] (.names)                                           0.261    23.845
n_n9354.in[1] (.names)                                           1.338    25.182
n_n9354.out[0] (.names)                                          0.261    25.443
n_n9355.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9355.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 23
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[3056].in[2] (.names)                                            1.338    23.584
[3056].out[0] (.names)                                           0.261    23.845
n_n9628.in[1] (.names)                                           1.338    25.182
n_n9628.out[0] (.names)                                          0.261    25.443
n_n9629.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9629.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 24
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7233.in[2] (.names)                                           1.338    25.182
n_n7233.out[0] (.names)                                          0.261    25.443
n_n8003.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8003.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 25
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8468.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2910].in[2] (.names)                                            1.338    23.584
[2910].out[0] (.names)                                           0.261    23.845
n_n8467.in[1] (.names)                                           1.338    25.182
n_n8467.out[0] (.names)                                          0.261    25.443
n_n8468.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8468.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 26
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7838.in[2] (.names)                                           1.338    25.182
n_n7838.out[0] (.names)                                          0.261    25.443
n_n8580.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8580.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 27
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n9076.in[2] (.names)                                           1.338    25.182
n_n9076.out[0] (.names)                                          0.261    25.443
n_n9077.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9077.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 28
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n6930.in[2] (.names)                                           1.338    25.182
n_n6930.out[0] (.names)                                          0.261    25.443
n_n8583.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8583.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 29
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8839.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n8838.in[2] (.names)                                           1.338    25.182
n_n8838.out[0] (.names)                                          0.261    25.443
n_n8839.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8839.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 30
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2404].in[2] (.names)                                            1.338    23.584
[2404].out[0] (.names)                                           0.261    23.845
n_n7593.in[2] (.names)                                           1.338    25.182
n_n7593.out[0] (.names)                                          0.261    25.443
n_n8581.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8581.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 31
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9542.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4672].in[1] (.names)                                            1.338    21.985
[4672].out[0] (.names)                                           0.261    22.246
[2758].in[2] (.names)                                            1.338    23.584
[2758].out[0] (.names)                                           0.261    23.845
n_n8836.in[1] (.names)                                           1.338    25.182
n_n8836.out[0] (.names)                                          0.261    25.443
n_n9542.D[0] (.latch)                                            1.338    26.781
data arrival time                                                         26.781

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9542.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.781
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.509


#Path 32
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7501.in[3] (.names)                                           1.338    23.584
n_n7501.out[0] (.names)                                          0.261    23.845
n_n8515.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8515.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 33
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7933.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7084.in[3] (.names)                                           1.338    23.584
n_n7084.out[0] (.names)                                          0.261    23.845
n_n7933.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7933.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 34
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8424.in[3] (.names)                                           1.338    23.584
n_n8424.out[0] (.names)                                          0.261    23.845
n_n8425.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8425.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 35
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7167.in[1] (.names)                                           1.338    23.584
n_n7167.out[0] (.names)                                          0.261    23.845
n_n7932.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7932.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 36
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n6938.in[3] (.names)                                           1.338    23.584
n_n6938.out[0] (.names)                                          0.261    23.845
n_n8513.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8513.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 37
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n9202.in[3] (.names)                                           1.338    23.584
n_n9202.out[0] (.names)                                          0.261    23.845
n_n9203.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9203.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 38
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7204.in[3] (.names)                                           1.338    23.584
n_n7204.out[0] (.names)                                          0.261    23.845
n_n7912.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7912.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 39
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7935.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7899.in[3] (.names)                                           1.338    23.584
n_n7899.out[0] (.names)                                          0.261    23.845
n_n7935.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7935.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 40
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8432.in[3] (.names)                                           1.338    23.584
n_n8432.out[0] (.names)                                          0.261    23.845
n_n8516.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8516.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 41
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7913.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7631.in[3] (.names)                                           1.338    23.584
n_n7631.out[0] (.names)                                          0.261    23.845
n_n7913.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7913.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 42
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8412.in[3] (.names)                                           1.338    23.584
n_n8412.out[0] (.names)                                          0.261    23.845
n_n8514.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8514.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 43
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9586.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8062.in[3] (.names)                                           1.338    23.584
n_n8062.out[0] (.names)                                          0.261    23.845
n_n9586.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9586.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 44
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n9107.in[3] (.names)                                           1.338    23.584
n_n9107.out[0] (.names)                                          0.261    23.845
n_n9108.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9108.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 45
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7996.in[3] (.names)                                           1.338    23.584
n_n7996.out[0] (.names)                                          0.261    23.845
n_n8512.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8512.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 46
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n6954.in[1] (.names)                                           1.338    23.584
n_n6954.out[0] (.names)                                          0.261    23.845
n_n9609.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9609.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 47
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8610.in[3] (.names)                                           1.338    23.584
n_n8610.out[0] (.names)                                          0.261    23.845
n_n8611.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8611.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 48
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8772.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8771.in[3] (.names)                                           1.338    23.584
n_n8771.out[0] (.names)                                          0.261    23.845
n_n8772.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8772.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 49
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7186.in[1] (.names)                                           1.338    23.584
n_n7186.out[0] (.names)                                          0.261    23.845
n_n7217.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7217.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 50
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n9567.in[3] (.names)                                           1.338    23.584
n_n9567.out[0] (.names)                                          0.261    23.845
n_n9568.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9568.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 51
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7718.in[3] (.names)                                           1.338    23.584
n_n7718.out[0] (.names)                                          0.261    23.845
n_n7931.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7931.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 52
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7014.in[3] (.names)                                           1.338    23.584
n_n7014.out[0] (.names)                                          0.261    23.845
n_n7909.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7909.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 53
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7200.in[3] (.names)                                           1.338    23.584
n_n7200.out[0] (.names)                                          0.261    23.845
n_n7910.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7910.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 54
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9448.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
n_n8323.in[1] (.names)                                           1.338    20.386
n_n8323.out[0] (.names)                                          0.261    20.647
[3258].in[2] (.names)                                            1.338    21.985
[3258].out[0] (.names)                                           0.261    22.246
n_n9447.in[1] (.names)                                           1.338    23.584
n_n9447.out[0] (.names)                                          0.261    23.845
n_n9448.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9448.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 55
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8106.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n8105.in[3] (.names)                                           1.338    23.584
n_n8105.out[0] (.names)                                          0.261    23.845
n_n8106.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8106.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 56
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4635].in[3] (.names)                                            1.338    21.985
[4635].out[0] (.names)                                           0.261    22.246
n_n8757.in[1] (.names)                                           1.338    23.584
n_n8757.out[0] (.names)                                          0.261    23.845
n_n8758.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8758.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 57
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7443.in[1] (.names)                                           1.338    23.584
n_n7443.out[0] (.names)                                          0.261    23.845
n_n7444.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7444.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 58
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8775.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4761].in[3] (.names)                                            1.338    21.985
[4761].out[0] (.names)                                           0.261    22.246
n_n8774.in[1] (.names)                                           1.338    23.584
n_n8774.out[0] (.names)                                          0.261    23.845
n_n8775.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8775.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 59
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4655].in[3] (.names)                                            1.338    21.985
[4655].out[0] (.names)                                           0.261    22.246
n_n7455.in[1] (.names)                                           1.338    23.584
n_n7455.out[0] (.names)                                          0.261    23.845
n_n7888.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7888.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 60
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4653].in[3] (.names)                                            1.338    21.985
[4653].out[0] (.names)                                           0.261    22.246
n_n6989.in[1] (.names)                                           1.338    23.584
n_n6989.out[0] (.names)                                          0.261    23.845
n_n7889.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7889.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 61
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8333.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4497].in[3] (.names)                                            1.338    21.985
[4497].out[0] (.names)                                           0.261    22.246
n_n8332.in[1] (.names)                                           1.338    23.584
n_n8332.out[0] (.names)                                          0.261    23.845
n_n8333.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8333.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 62
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4361].in[3] (.names)                                            1.338    21.985
[4361].out[0] (.names)                                           0.261    22.246
n_n9612.in[1] (.names)                                           1.338    23.584
n_n9612.out[0] (.names)                                          0.261    23.845
n_n9613.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9613.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 63
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8278.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4323].in[3] (.names)                                            1.338    21.985
[4323].out[0] (.names)                                           0.261    22.246
n_n7168.in[1] (.names)                                           1.338    23.584
n_n7168.out[0] (.names)                                          0.261    23.845
n_n8278.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8278.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 64
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8282.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4249].in[3] (.names)                                            1.338    21.985
[4249].out[0] (.names)                                           0.261    22.246
n_n7099.in[1] (.names)                                           1.338    23.584
n_n7099.out[0] (.names)                                          0.261    23.845
n_n8282.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8282.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 65
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4142].in[3] (.names)                                            1.338    21.985
[4142].out[0] (.names)                                           0.261    22.246
n_n7594.in[1] (.names)                                           1.338    23.584
n_n7594.out[0] (.names)                                          0.261    23.845
n_n8279.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8279.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 66
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[4124].in[3] (.names)                                            1.338    21.985
[4124].out[0] (.names)                                           0.261    22.246
n_n7551.in[1] (.names)                                           1.338    23.584
n_n7551.out[0] (.names)                                          0.261    23.845
n_n7847.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7847.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 67
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3889].in[3] (.names)                                            1.338    21.985
[3889].out[0] (.names)                                           0.261    22.246
n_n7352.in[1] (.names)                                           1.338    23.584
n_n7352.out[0] (.names)                                          0.261    23.845
n_n7887.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7887.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 68
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3792].in[3] (.names)                                            1.338    21.985
[3792].out[0] (.names)                                           0.261    22.246
n_n8625.in[1] (.names)                                           1.338    23.584
n_n8625.out[0] (.names)                                          0.261    23.845
n_n8626.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8626.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 69
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7927.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n7367.in[1] (.names)                                           1.338    23.584
n_n7367.out[0] (.names)                                          0.261    23.845
n_n7927.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7927.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 70
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
n_n9633.in[1] (.names)                                           1.338    21.985
n_n9633.out[0] (.names)                                          0.261    22.246
n_n9631.in[1] (.names)                                           1.338    23.584
n_n9631.out[0] (.names)                                          0.261    23.845
n_n9632.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9632.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 71
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7844.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[2475].in[3] (.names)                                            1.338    21.985
[2475].out[0] (.names)                                           0.261    22.246
n_n7295.in[1] (.names)                                           1.338    23.584
n_n7295.out[0] (.names)                                          0.261    23.845
n_n7844.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7844.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 72
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[2712].in[3] (.names)                                            1.338    21.985
[2712].out[0] (.names)                                           0.261    22.246
n_n7679.in[1] (.names)                                           1.338    23.584
n_n7679.out[0] (.names)                                          0.261    23.845
n_n8280.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8280.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 73
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3140].in[3] (.names)                                            1.338    21.985
[3140].out[0] (.names)                                           0.261    22.246
n_n7237.in[1] (.names)                                           1.338    23.584
n_n7237.out[0] (.names)                                          0.261    23.845
n_n9460.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9460.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 74
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7849.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3220].in[3] (.names)                                            1.338    21.985
[3220].out[0] (.names)                                           0.261    22.246
n_n7293.in[1] (.names)                                           1.338    23.584
n_n7293.out[0] (.names)                                          0.261    23.845
n_n7849.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7849.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 75
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7848.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3214].in[3] (.names)                                            1.338    21.985
[3214].out[0] (.names)                                           0.261    22.246
n_n7093.in[1] (.names)                                           1.338    23.584
n_n7093.out[0] (.names)                                          0.261    23.845
n_n7848.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7848.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 76
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3268].in[3] (.names)                                            1.338    21.985
[3268].out[0] (.names)                                           0.261    22.246
n_n7700.in[1] (.names)                                           1.338    23.584
n_n7700.out[0] (.names)                                          0.261    23.845
n_n8277.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8277.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 77
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3453].in[3] (.names)                                            1.338    21.985
[3453].out[0] (.names)                                           0.261    22.246
n_n7138.in[1] (.names)                                           1.338    23.584
n_n7138.out[0] (.names)                                          0.261    23.845
n_n7845.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7845.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 78
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8281.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
n_n7544.in[3] (.names)                                           1.338    20.386
n_n7544.out[0] (.names)                                          0.261    20.647
[3621].in[3] (.names)                                            1.338    21.985
[3621].out[0] (.names)                                           0.261    22.246
n_n7562.in[1] (.names)                                           1.338    23.584
n_n7562.out[0] (.names)                                          0.261    23.845
n_n8281.D[0] (.latch)                                            1.338    25.182
data arrival time                                                         25.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8281.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.911


#Path 79
Startpoint: n_n9015.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9638.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9015.clk[0] (.latch)                                          1.338     1.338
n_n9015.Q[0] (.latch) [clock-to-output]                          0.124     1.462
[4927].in[0] (.names)                                            1.338     2.800
[4927].out[0] (.names)                                           0.261     3.061
[16498].in[0] (.names)                                           1.338     4.398
[16498].out[0] (.names)                                          0.261     4.659
n_n8537.in[1] (.names)                                           1.338     5.997
n_n8537.out[0] (.names)                                          0.261     6.258
n_n8706.in[1] (.names)                                           1.338     7.596
n_n8706.out[0] (.names)                                          0.261     7.857
n_n8484.in[1] (.names)                                           1.338     9.195
n_n8484.out[0] (.names)                                          0.261     9.456
n_n8733.in[1] (.names)                                           1.338    10.793
n_n8733.out[0] (.names)                                          0.261    11.054
n_n8431.in[1] (.names)                                           1.338    12.392
n_n8431.out[0] (.names)                                          0.261    12.653
n_n8783.in[1] (.names)                                           1.338    13.991
n_n8783.out[0] (.names)                                          0.261    14.252
n_n8373.in[1] (.names)                                           1.338    15.590
n_n8373.out[0] (.names)                                          0.261    15.851
n_n8820.in[1] (.names)                                           1.338    17.188
n_n8820.out[0] (.names)                                          0.261    17.449
n_n7432.in[1] (.names)                                           1.338    18.787
n_n7432.out[0] (.names)                                          0.261    19.048
[4810].in[3] (.names)                                            1.338    20.386
[4810].out[0] (.names)                                           0.261    20.647
n_n7416.in[1] (.names)                                           1.338    21.985
n_n7416.out[0] (.names)                                          0.261    22.246
n_n9638.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9638.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 80
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n6939.in[2] (.names)                                           1.338    21.985
n_n6939.out[0] (.names)                                          0.261    22.246
n_n8224.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8224.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 81
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n9204.in[2] (.names)                                           1.338    21.985
n_n9204.out[0] (.names)                                          0.261    22.246
n_n9205.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9205.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 82
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7348.in[2] (.names)                                           1.338    21.985
n_n7348.out[0] (.names)                                          0.261    22.246
n_n8222.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8222.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 83
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7839.in[2] (.names)                                           1.338    21.985
n_n7839.out[0] (.names)                                          0.261    22.246
n_n8223.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8223.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 84
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7813.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7675.in[2] (.names)                                           1.338    21.985
n_n7675.out[0] (.names)                                          0.261    22.246
n_n7813.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7813.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 85
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n6970.in[2] (.names)                                           1.338    21.985
n_n6970.out[0] (.names)                                          0.261    22.246
n_n7793.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7793.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 86
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8402.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n8401.in[2] (.names)                                           1.338    21.985
n_n8401.out[0] (.names)                                          0.261    22.246
n_n8402.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8402.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 87
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7789.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7088.in[2] (.names)                                           1.338    21.985
n_n7088.out[0] (.names)                                          0.261    22.246
n_n7789.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7789.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 88
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7790.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7210.in[2] (.names)                                           1.338    21.985
n_n7210.out[0] (.names)                                          0.261    22.246
n_n7790.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7790.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 89
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7632.in[2] (.names)                                           1.338    21.985
n_n7632.out[0] (.names)                                          0.261    22.246
n_n7791.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7791.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 90
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7811.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n6915.in[2] (.names)                                           1.338    21.985
n_n6915.out[0] (.names)                                          0.261    22.246
n_n7811.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7811.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 91
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7100.in[2] (.names)                                           1.338    21.985
n_n7100.out[0] (.names)                                          0.261    22.246
n_n9412.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9412.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 92
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7240.in[2] (.names)                                           1.338    21.985
n_n7240.out[0] (.names)                                          0.261    22.246
n_n8227.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8227.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 93
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7753.in[2] (.names)                                           1.338    21.985
n_n7753.out[0] (.names)                                          0.261    22.246
n_n8225.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8225.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 94
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8871.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n8870.in[2] (.names)                                           1.338    21.985
n_n8870.out[0] (.names)                                          0.261    22.246
n_n8871.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8871.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 95
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n8472.in[2] (.names)                                           1.338    21.985
n_n8472.out[0] (.names)                                          0.261    22.246
n_n8473.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8473.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 96
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7859.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n7858.in[2] (.names)                                           1.338    21.985
n_n7858.out[0] (.names)                                          0.261    22.246
n_n7859.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7859.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 97
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n7810.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[2408].in[3] (.names)                                            1.338    20.386
[2408].out[0] (.names)                                           0.261    20.647
n_n6931.in[2] (.names)                                           1.338    21.985
n_n6931.out[0] (.names)                                          0.261    22.246
n_n7810.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n7810.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 98
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8150.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[5027].in[3] (.names)                                            1.338    20.386
[5027].out[0] (.names)                                           0.261    20.647
n_n8149.in[1] (.names)                                           1.338    21.985
n_n8149.out[0] (.names)                                          0.261    22.246
n_n8150.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8150.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 99
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n9635.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[4535].in[3] (.names)                                            1.338    20.386
[4535].out[0] (.names)                                           0.261    20.647
n_n9634.in[1] (.names)                                           1.338    21.985
n_n9634.out[0] (.names)                                          0.261    22.246
n_n9635.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n9635.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#Path 100
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n8022.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           1.338     1.338
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     1.462
[16029].in[0] (.names)                                           1.338     2.800
[16029].out[0] (.names)                                          0.261     3.061
[5382].in[3] (.names)                                            1.338     4.398
[5382].out[0] (.names)                                           0.261     4.659
[16245].in[0] (.names)                                           1.338     5.997
[16245].out[0] (.names)                                          0.261     6.258
n_n9384.in[0] (.names)                                           1.338     7.596
n_n9384.out[0] (.names)                                          0.261     7.857
[5339].in[0] (.names)                                            1.338     9.195
[5339].out[0] (.names)                                           0.261     9.456
n_n8028.in[3] (.names)                                           1.338    10.793
n_n8028.out[0] (.names)                                          0.261    11.054
[5311].in[1] (.names)                                            1.338    12.392
[5311].out[0] (.names)                                           0.261    12.653
n_n8019.in[2] (.names)                                           1.338    13.991
n_n8019.out[0] (.names)                                          0.261    14.252
[5185].in[1] (.names)                                            1.338    15.590
[5185].out[0] (.names)                                           0.261    15.851
n_n7566.in[3] (.names)                                           1.338    17.188
n_n7566.out[0] (.names)                                          0.261    17.449
[5070].in[0] (.names)                                            1.338    18.787
[5070].out[0] (.names)                                           0.261    19.048
[3943].in[3] (.names)                                            1.338    20.386
[3943].out[0] (.names)                                           0.261    20.647
n_n8021.in[1] (.names)                                           1.338    21.985
n_n8021.out[0] (.names)                                          0.261    22.246
n_n8022.D[0] (.latch)                                            1.338    23.584
data arrival time                                                         23.584

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n8022.clk[0] (.latch)                                          1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.584
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.312


#End of timing report
