

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3'
================================================================
* Date:           Sun May  5 21:30:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.323 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_350_2_VITIS_LOOP_351_3  |        ?|        ?|        46|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./pca.hpp:351->dut.cpp:41]   --->   Operation 49 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:350->dut.cpp:41]   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 51 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sqrtVals_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_2"   --->   Operation 55 'read' 'sqrtVals_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sqrtVals_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_1"   --->   Operation 56 'read' 'sqrtVals_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sqrtVals_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals"   --->   Operation 57 'read' 'sqrtVals_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sub_ln350_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln350"   --->   Operation 58 'read' 'sub_ln350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten6"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln350 = store i32 0, i32 %i" [./pca.hpp:350->dut.cpp:41]   --->   Operation 60 'store' 'store_ln350' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln351 = store i2 0, i2 %j" [./pca.hpp:351->dut.cpp:41]   --->   Operation 61 'store' 'store_ln351' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i34 %indvar_flatten6" [./pca.hpp:350->dut.cpp:41]   --->   Operation 63 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.90ns)   --->   "%icmp_ln350 = icmp_eq  i34 %indvar_flatten6_load, i34 %sub_ln350_read" [./pca.hpp:350->dut.cpp:41]   --->   Operation 64 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.90ns)   --->   "%add_ln350_1 = add i34 %indvar_flatten6_load, i34 1" [./pca.hpp:350->dut.cpp:41]   --->   Operation 65 'add' 'add_ln350_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.inc27.i, void %for.body.i.preheader.exitStub" [./pca.hpp:350->dut.cpp:41]   --->   Operation 66 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [./pca.hpp:351->dut.cpp:41]   --->   Operation 67 'load' 'j_load' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [./pca.hpp:350->dut.cpp:41]   --->   Operation 68 'load' 'i_load' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %i_load, i32 1" [./pca.hpp:350->dut.cpp:41]   --->   Operation 69 'add' 'add_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.43ns)   --->   "%icmp_ln351 = icmp_eq  i2 %j_load, i2 3" [./pca.hpp:351->dut.cpp:41]   --->   Operation 70 'icmp' 'icmp_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.27ns)   --->   "%select_ln350 = select i1 %icmp_ln351, i2 0, i2 %j_load" [./pca.hpp:350->dut.cpp:41]   --->   Operation 71 'select' 'select_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.22ns)   --->   "%select_ln350_1 = select i1 %icmp_ln351, i32 %add_ln350, i32 %i_load" [./pca.hpp:350->dut.cpp:41]   --->   Operation 72 'select' 'select_ln350_1' <Predicate = (!icmp_ln350)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.66ns)   --->   "%switch_ln353 = switch i2 %select_ln350, void %arrayidx233.i3.case.2, i2 0, void %arrayidx233.i3.case.0, i2 1, void %arrayidx233.i3.case.1" [./pca.hpp:353->dut.cpp:41]   --->   Operation 73 'switch' 'switch_ln353' <Predicate = (!icmp_ln350)> <Delay = 0.66>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln351 = add i2 %select_ln350, i2 1" [./pca.hpp:351->dut.cpp:41]   --->   Operation 74 'add' 'add_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln350 = store i34 %add_ln350_1, i34 %indvar_flatten6" [./pca.hpp:350->dut.cpp:41]   --->   Operation 75 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln350 = store i32 %select_ln350_1, i32 %i" [./pca.hpp:350->dut.cpp:41]   --->   Operation 76 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln351 = store i2 %add_ln351, i2 %j" [./pca.hpp:351->dut.cpp:41]   --->   Operation 77 'store' 'store_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.38>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln351 = br void %for.inc24.i" [./pca.hpp:351->dut.cpp:41]   --->   Operation 78 'br' 'br_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.17>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i32 %select_ln350_1" [./pca.hpp:350->dut.cpp:41]   --->   Operation 79 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty = shl i32 %select_ln350_1, i32 2" [./pca.hpp:350->dut.cpp:41]   --->   Operation 80 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%mul_i12 = sub i32 %empty, i32 %select_ln350_1" [./pca.hpp:350->dut.cpp:41]   --->   Operation 81 'sub' 'mul_i12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%outputLoadings_2_addr = getelementptr i64 %outputLoadings_2, i64 0, i64 %zext_ln350" [./pca.hpp:353->dut.cpp:41]   --->   Operation 82 'getelementptr' 'outputLoadings_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%outputLoadings_0_addr = getelementptr i64 %outputLoadings_0, i64 0, i64 %zext_ln350" [./pca.hpp:353->dut.cpp:41]   --->   Operation 83 'getelementptr' 'outputLoadings_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%outputLoadings_1_addr = getelementptr i64 %outputLoadings_1, i64 0, i64 %zext_ln350" [./pca.hpp:353->dut.cpp:41]   --->   Operation 84 'getelementptr' 'outputLoadings_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i2 %select_ln350" [./pca.hpp:353->dut.cpp:41]   --->   Operation 85 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln353 = add i32 %mul_i12, i32 %zext_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 86 'add' 'add_ln353' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln353, i32 31" [./pca.hpp:353->dut.cpp:41]   --->   Operation 87 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln353)   --->   "%select_ln353_1 = select i1 %tmp_7, i32 4294967295, i32 0" [./pca.hpp:353->dut.cpp:41]   --->   Operation 88 'select' 'select_ln353_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln353 = xor i32 %add_ln353, i32 %select_ln353_1" [./pca.hpp:353->dut.cpp:41]   --->   Operation 89 'xor' 'xor_ln353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [36/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 90 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i32 %add_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 91 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.27ns)   --->   "%mul_ln353 = mul i65 %zext_ln353_1, i65 5726623062" [./pca.hpp:353->dut.cpp:41]   --->   Operation 92 'mul' 'mul_ln353' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [35/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 93 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.27>
ST_5 : Operation 94 [1/2] (2.27ns)   --->   "%mul_ln353 = mul i65 %zext_ln353_1, i65 5726623062" [./pca.hpp:353->dut.cpp:41]   --->   Operation 94 'mul' 'mul_ln353' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i5 @_ssdm_op_PartSelect.i5.i65.i32.i32, i65 %mul_ln353, i32 34, i32 38" [./pca.hpp:353->dut.cpp:41]   --->   Operation 95 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [34/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 96 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 97 [33/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 97 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 98 [32/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 98 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 99 [31/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 99 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 100 [30/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 100 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 101 [29/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 101 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 102 [28/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 102 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 103 [27/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 103 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 104 [26/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 104 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 105 [25/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 105 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 106 [24/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 106 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 107 [23/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 107 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 108 [22/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 108 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 109 [21/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 109 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 110 [20/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 110 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 111 [19/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 111 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 112 [18/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 112 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 113 [17/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 113 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 114 [16/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 114 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 115 [15/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 115 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 116 [14/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 116 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 117 [13/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 117 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 118 [12/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 118 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 119 [11/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 119 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 120 [10/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 120 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 121 [9/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 121 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 122 [8/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 122 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 123 [7/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 123 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 124 [6/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 124 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 125 [5/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 125 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 126 [4/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 126 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 127 [3/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 127 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.42>
ST_37 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln353_1 = add i5 %udiv_ln_cast, i5 15" [./pca.hpp:353->dut.cpp:41]   --->   Operation 128 'add' 'add_ln353_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln353_2 = zext i5 %add_ln353_1" [./pca.hpp:353->dut.cpp:41]   --->   Operation 129 'zext' 'zext_ln353_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 130 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln353_2" [./pca.hpp:353->dut.cpp:41]   --->   Operation 130 'getelementptr' 'pca_m_pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 131 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_3_addr = getelementptr i64 %pca_m_pcVecs_3, i64 0, i64 %zext_ln353_2" [./pca.hpp:353->dut.cpp:41]   --->   Operation 131 'getelementptr' 'pca_m_pcVecs_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 132 [1/1] (0.00ns)   --->   "%pca_m_pcVecs_4_addr = getelementptr i64 %pca_m_pcVecs_4, i64 0, i64 %zext_ln353_2" [./pca.hpp:353->dut.cpp:41]   --->   Operation 132 'getelementptr' 'pca_m_pcVecs_4_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 133 [2/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 133 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 134 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 134 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_37 : Operation 135 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 135 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_37 : Operation 136 [2/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 136 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>

State 38 <SV = 37> <Delay = 2.29>
ST_38 : Operation 137 [1/1] (0.41ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3f64.f64.i2, i2 0, i64 %sqrtVals_read, i2 1, i64 %sqrtVals_1_read, i2 2, i64 %sqrtVals_2_read, i64 <undef>, i2 %select_ln350" [./pca.hpp:353->dut.cpp:41]   --->   Operation 137 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 138 [1/36] (1.16ns)   --->   "%urem_ln353 = urem i32 %xor_ln353, i32 3" [./pca.hpp:353->dut.cpp:41]   --->   Operation 138 'urem' 'urem_ln353' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i2 %urem_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 139 'trunc' 'trunc_ln353' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 140 [1/1] (0.43ns)   --->   "%sub_ln353 = sub i2 2, i2 %trunc_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 140 'sub' 'sub_ln353' <Predicate = (tmp_7)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 141 [1/1] (0.27ns)   --->   "%select_ln353 = select i1 %tmp_7, i2 %sub_ln353, i2 %trunc_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 141 'select' 'select_ln353' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 142 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 142 'load' 'pca_m_pcVecs_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_38 : Operation 143 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 143 'load' 'pca_m_pcVecs_3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_38 : Operation 144 [1/2] (0.71ns)   --->   "%pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 144 'load' 'pca_m_pcVecs_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_38 : Operation 145 [1/1] (0.41ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pca_m_pcVecs_load, i2 1, i64 %pca_m_pcVecs_3_load, i2 2, i64 %pca_m_pcVecs_4_load, i64 <undef>, i2 %select_ln353" [./pca.hpp:353->dut.cpp:41]   --->   Operation 145 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 146 [8/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 146 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 147 [7/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 147 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 148 [6/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 148 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 149 [5/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 149 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 150 [4/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 150 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 151 [3/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 151 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 152 [2/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 152 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_350_2_VITIS_LOOP_351_3_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln352 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:352->dut.cpp:41]   --->   Operation 154 'specpipeline' 'specpipeline_ln352' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 155 [1/8] (2.32ns)   --->   "%mul19_i = dmul i64 %tmp, i64 %tmp_s" [./pca.hpp:353->dut.cpp:41]   --->   Operation 155 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln353 = bitcast i64 %mul19_i" [./pca.hpp:353->dut.cpp:41]   --->   Operation 156 'bitcast' 'bitcast_ln353' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = (icmp_ln350)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.71>
ST_47 : Operation 157 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_1_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 157 'store' 'store_ln353' <Predicate = (select_ln350 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_47 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i3.exit" [./pca.hpp:353->dut.cpp:41]   --->   Operation 158 'br' 'br_ln353' <Predicate = (select_ln350 == 1)> <Delay = 0.00>
ST_47 : Operation 159 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_0_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 159 'store' 'store_ln353' <Predicate = (select_ln350 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_47 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i3.exit" [./pca.hpp:353->dut.cpp:41]   --->   Operation 160 'br' 'br_ln353' <Predicate = (select_ln350 == 0)> <Delay = 0.00>
ST_47 : Operation 161 [1/1] (0.71ns)   --->   "%store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_2_addr" [./pca.hpp:353->dut.cpp:41]   --->   Operation 161 'store' 'store_ln353' <Predicate = (select_ln350 != 0 & select_ln350 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_47 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx233.i3.exit" [./pca.hpp:353->dut.cpp:41]   --->   Operation 162 'br' 'br_ln353' <Predicate = (select_ln350 != 0 & select_ln350 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 34 bit ('indvar_flatten6') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [21]  (0.387 ns)

 <State 2>: 1.537ns
The critical path consists of the following:
	'load' operation 2 bit ('j_load', ./pca.hpp:351->dut.cpp:41) on local variable 'j', ./pca.hpp:351->dut.cpp:41 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln351', ./pca.hpp:351->dut.cpp:41) [35]  (0.436 ns)
	'select' operation 2 bit ('select_ln350', ./pca.hpp:350->dut.cpp:41) [36]  (0.278 ns)
	'add' operation 2 bit ('add_ln351', ./pca.hpp:351->dut.cpp:41) [80]  (0.436 ns)
	'store' operation 0 bit ('store_ln351', ./pca.hpp:351->dut.cpp:41) of variable 'add_ln351', ./pca.hpp:351->dut.cpp:41 on local variable 'j', ./pca.hpp:351->dut.cpp:41 [83]  (0.387 ns)

 <State 3>: 2.174ns
The critical path consists of the following:
	'shl' operation 32 bit ('empty', ./pca.hpp:350->dut.cpp:41) [39]  (0.000 ns)
	'sub' operation 32 bit ('mul_i12', ./pca.hpp:350->dut.cpp:41) [40]  (0.000 ns)
	'add' operation 32 bit ('add_ln353', ./pca.hpp:353->dut.cpp:41) [47]  (0.731 ns)
	'xor' operation 32 bit ('xor_ln353', ./pca.hpp:353->dut.cpp:41) [58]  (0.278 ns)
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 4>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln353', ./pca.hpp:353->dut.cpp:41) [49]  (2.277 ns)

 <State 5>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln353', ./pca.hpp:353->dut.cpp:41) [49]  (2.277 ns)

 <State 6>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 7>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 8>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 9>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 10>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 11>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 12>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 13>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 14>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 15>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 16>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 17>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 18>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 19>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 20>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 34>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 35>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 36>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)

 <State 37>: 1.421ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln353_1', ./pca.hpp:353->dut.cpp:41) [51]  (0.707 ns)
	'getelementptr' operation 5 bit ('pca_m_pcVecs_addr', ./pca.hpp:353->dut.cpp:41) [53]  (0.000 ns)
	'load' operation 64 bit ('pca_m_pcVecs_load', ./pca.hpp:353->dut.cpp:41) on array 'pca_m_pcVecs' [63]  (0.714 ns)

 <State 38>: 2.299ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln353', ./pca.hpp:353->dut.cpp:41) [59]  (1.165 ns)
	'sub' operation 2 bit ('sub_ln353', ./pca.hpp:353->dut.cpp:41) [61]  (0.436 ns)
	'select' operation 2 bit ('select_ln353', ./pca.hpp:353->dut.cpp:41) [62]  (0.278 ns)
	'sparsemux' operation 64 bit ('tmp_s', ./pca.hpp:353->dut.cpp:41) [66]  (0.420 ns)

 <State 39>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 40>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 41>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 42>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 43>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 44>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 45>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 46>: 2.323ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul19_i', ./pca.hpp:353->dut.cpp:41) [67]  (2.323 ns)

 <State 47>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln353', ./pca.hpp:353->dut.cpp:41) of variable 'bitcast_ln353', ./pca.hpp:353->dut.cpp:41 on array 'outputLoadings_1' [71]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
