Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Aug 23 11:53:13 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_drc -file intellight_v2_wrapper_drc_routed.rpt -pb intellight_v2_wrapper_drc_routed.pb -rpx intellight_v2_wrapper_drc_routed.rpx
| Design       : intellight_v2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_intellight_v2_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+----------------------+------------+
| Rule      | Severity | Description          | Violations |
+-----------+----------+----------------------+------------+
| RTSTAT-10 | Warning  | No routable loads    | 1          |
| UTLZ-3    | Warning  | Resource utilization | 1          |
+-----------+----------+----------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
19 net(s) have no routable loads. The problem bus(es) and/or net(s) are intellight_v2_i/Action_RAM/Action_RAM0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_dly_D,
intellight_v2_i/Action_RAM/Action_RAM1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_dly_D,
intellight_v2_i/Action_RAM/Action_RAM2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_dly_D,
intellight_v2_i/Action_RAM/Action_RAM3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_dly_D,
intellight_v2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe,
intellight_v2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe
 (the first 15 of 19 listed).
Related violations: <none>

UTLZ-3#1 Warning
Resource utilization  - PBlock:pblock_axi_smc
Slice over-utilized in Pblock pblock_axi_smc (This design requires more Slice cells than are available in Pblock 'pblock_axi_smc'. This design requires 206 of such cell types but only 152 compatible sites are available in Pblock 'pblock_axi_smc'. Please consider increasing the span of Pblock 'pblock_axi_smc' or removing cells from it.)
Related violations: <none>


