// Seed: 402939673
module module_0 #(
    parameter id_4 = 32'd40
);
  logic [7:0] id_1;
  assign id_1[1] = -1;
  logic [7:0] id_2;
  wire id_3 = -1;
  wire _id_4;
  assign id_1[1] = 1 + id_3 * 1;
  always @(id_3) begin : LABEL_0
    $unsigned(57);
    ;
  end
  localparam id_5 = 1;
  assign id_2[id_4] = id_3;
  wire [-1 : id_4] id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  parameter id_11 = -1;
  logic id_12;
  ;
  wire id_13;
  timeprecision 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout reg id_2;
  output wire id_1;
  always
    if (1) begin : LABEL_0
      id_2 = id_7 == id_14;
    end
endmodule
