{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 17:04:30 2021 " "Info: Processing started: Fri Dec 24 17:04:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zidongshouhuoji -c zidongshouhuoji " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zidongshouhuoji -c zidongshouhuoji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkk " "Info: Assuming node \"clkk\" is an undefined clock" {  } { { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk7 " "Info: Assuming node \"clk7\" is an undefined clock" {  } { { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk7" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkk register kongzhi4:u5\|j4444\[3\] register kongzhi4:u5\|j444\[1\] 41.15 MHz 24.3 ns Internal " "Info: Clock \"clkk\" has Internal fmax of 41.15 MHz between source register \"kongzhi4:u5\|j4444\[3\]\" and destination register \"kongzhi4:u5\|j444\[1\]\" (period= 24.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.100 ns + Longest register register " "Info: + Longest register to register delay is 22.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kongzhi4:u5\|j4444\[3\] 1 REG LC1_F16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F16; Fanout = 4; REG Node = 'kongzhi4:u5\|j4444\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { kongzhi4:u5|j4444[3] } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 3.700 ns kongzhi4:u5\|Equal4~0 2 COMB LC1_F13 8 " "Info: 2: + IC(1.800 ns) + CELL(1.900 ns) = 3.700 ns; Loc. = LC1_F13; Fanout = 8; COMB Node = 'kongzhi4:u5\|Equal4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { kongzhi4:u5|j4444[3] kongzhi4:u5|Equal4~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.400 ns) 7.100 ns kongzhi4:u5\|process_0~7 3 COMB LC6_F14 1 " "Info: 3: + IC(2.000 ns) + CELL(1.400 ns) = 7.100 ns; Loc. = LC6_F14; Fanout = 1; COMB Node = 'kongzhi4:u5\|process_0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { kongzhi4:u5|Equal4~0 kongzhi4:u5|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.600 ns kongzhi4:u5\|j444~20 4 COMB LC7_F14 3 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 9.600 ns; Loc. = LC7_F14; Fanout = 3; COMB Node = 'kongzhi4:u5\|j444~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { kongzhi4:u5|process_0~7 kongzhi4:u5|j444~20 } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 12.100 ns kongzhi4:u5\|process_0~8 5 COMB LC8_F14 2 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 12.100 ns; Loc. = LC8_F14; Fanout = 2; COMB Node = 'kongzhi4:u5\|process_0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { kongzhi4:u5|j444~20 kongzhi4:u5|process_0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 14.600 ns kongzhi4:u5\|process_0~9 6 COMB LC1_F14 4 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 14.600 ns; Loc. = LC1_F14; Fanout = 4; COMB Node = 'kongzhi4:u5\|process_0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { kongzhi4:u5|process_0~8 kongzhi4:u5|process_0~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.900 ns) 18.600 ns kongzhi4:u5\|j44~4 7 COMB LC2_F16 6 " "Info: 7: + IC(2.100 ns) + CELL(1.900 ns) = 18.600 ns; Loc. = LC2_F16; Fanout = 6; COMB Node = 'kongzhi4:u5\|j44~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { kongzhi4:u5|process_0~9 kongzhi4:u5|j44~4 } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 20.600 ns kongzhi4:u5\|j4~7 8 COMB LC6_F16 1 " "Info: 8: + IC(0.600 ns) + CELL(1.400 ns) = 20.600 ns; Loc. = LC6_F16; Fanout = 1; COMB Node = 'kongzhi4:u5\|j4~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { kongzhi4:u5|j44~4 kongzhi4:u5|j4~7 } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.900 ns) 22.100 ns kongzhi4:u5\|j444\[1\] 9 REG LC4_F16 14 " "Info: 9: + IC(0.600 ns) + CELL(0.900 ns) = 22.100 ns; Loc. = LC4_F16; Fanout = 14; REG Node = 'kongzhi4:u5\|j444\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { kongzhi4:u5|j4~7 kongzhi4:u5|j444[1] } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.200 ns ( 59.73 % ) " "Info: Total cell delay = 13.200 ns ( 59.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 40.27 % ) " "Info: Total interconnect delay = 8.900 ns ( 40.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { kongzhi4:u5|j4444[3] kongzhi4:u5|Equal4~0 kongzhi4:u5|process_0~7 kongzhi4:u5|j444~20 kongzhi4:u5|process_0~8 kongzhi4:u5|process_0~9 kongzhi4:u5|j44~4 kongzhi4:u5|j4~7 kongzhi4:u5|j444[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { kongzhi4:u5|j4444[3] {} kongzhi4:u5|Equal4~0 {} kongzhi4:u5|process_0~7 {} kongzhi4:u5|j444~20 {} kongzhi4:u5|process_0~8 {} kongzhi4:u5|process_0~9 {} kongzhi4:u5|j44~4 {} kongzhi4:u5|j4~7 {} kongzhi4:u5|j444[1] {} } { 0.000ns 1.800ns 2.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 7.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clkk\" to destination register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clkk 1 CLK PIN_122 103 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_122; Fanout = 103; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.500 ns kongzhi4:u5\|j444\[1\] 2 REG LC4_F16 14 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = LC4_F16; Fanout = 14; REG Node = 'kongzhi4:u5\|j444\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clkk kongzhi4:u5|j444[1] } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 41.33 % ) " "Info: Total cell delay = 3.100 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 58.67 % ) " "Info: Total interconnect delay = 4.400 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j444[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j444[1] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk source 7.500 ns - Longest register " "Info: - Longest clock path from clock \"clkk\" to source register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clkk 1 CLK PIN_122 103 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_122; Fanout = 103; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 7.500 ns kongzhi4:u5\|j4444\[3\] 2 REG LC1_F16 4 " "Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = LC1_F16; Fanout = 4; REG Node = 'kongzhi4:u5\|j4444\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { clkk kongzhi4:u5|j4444[3] } "NODE_NAME" } } { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 41.33 % ) " "Info: Total cell delay = 3.100 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 58.67 % ) " "Info: Total interconnect delay = 4.400 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j4444[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j4444[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j444[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j444[1] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j4444[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j4444[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "kongzhi4.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.100 ns" { kongzhi4:u5|j4444[3] kongzhi4:u5|Equal4~0 kongzhi4:u5|process_0~7 kongzhi4:u5|j444~20 kongzhi4:u5|process_0~8 kongzhi4:u5|process_0~9 kongzhi4:u5|j44~4 kongzhi4:u5|j4~7 kongzhi4:u5|j444[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "22.100 ns" { kongzhi4:u5|j4444[3] {} kongzhi4:u5|Equal4~0 {} kongzhi4:u5|process_0~7 {} kongzhi4:u5|j444~20 {} kongzhi4:u5|process_0~8 {} kongzhi4:u5|process_0~9 {} kongzhi4:u5|j44~4 {} kongzhi4:u5|j4~7 {} kongzhi4:u5|j444[1] {} } { 0.000ns 1.800ns 2.000ns 0.600ns 0.600ns 0.600ns 2.100ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 0.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j444[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j444[1] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { clkk kongzhi4:u5|j4444[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { clkk {} clkk~out {} kongzhi4:u5|j4444[3] {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk7 register shumashuzi:u8\|temp\[1\] register shumashuzi:u8\|daout\[2\] 86.21 MHz 11.6 ns Internal " "Info: Clock \"clk7\" has Internal fmax of 86.21 MHz between source register \"shumashuzi:u8\|temp\[1\]\" and destination register \"shumashuzi:u8\|daout\[2\]\" (period= 11.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.400 ns + Longest register register " "Info: + Longest register to register delay is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shumashuzi:u8\|temp\[1\] 1 REG LC8_C21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C21; Fanout = 16; REG Node = 'shumashuzi:u8\|temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shumashuzi:u8|temp[1] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 3.700 ns shumashuzi:u8\|Mux1~2 2 COMB LC8_C22 1 " "Info: 2: + IC(1.800 ns) + CELL(1.900 ns) = 3.700 ns; Loc. = LC8_C22; Fanout = 1; COMB Node = 'shumashuzi:u8\|Mux1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { shumashuzi:u8|temp[1] shumashuzi:u8|Mux1~2 } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 6.200 ns shumashuzi:u8\|Mux1~3 3 COMB LC1_C22 1 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 6.200 ns; Loc. = LC1_C22; Fanout = 1; COMB Node = 'shumashuzi:u8\|Mux1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { shumashuzi:u8|Mux1~2 shumashuzi:u8|Mux1~3 } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 9.400 ns shumashuzi:u8\|daout\[2\] 4 REG LC1_C23 7 " "Info: 4: + IC(1.800 ns) + CELL(1.400 ns) = 9.400 ns; Loc. = LC1_C23; Fanout = 7; REG Node = 'shumashuzi:u8\|daout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { shumashuzi:u8|Mux1~3 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 55.32 % ) " "Info: Total cell delay = 5.200 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 44.68 % ) " "Info: Total interconnect delay = 4.200 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { shumashuzi:u8|temp[1] shumashuzi:u8|Mux1~2 shumashuzi:u8|Mux1~3 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { shumashuzi:u8|temp[1] {} shumashuzi:u8|Mux1~2 {} shumashuzi:u8|Mux1~3 {} shumashuzi:u8|daout[2] {} } { 0.000ns 1.800ns 0.600ns 1.800ns } { 0.000ns 1.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 destination 7.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk7\" to destination register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clk7 1 CLK PIN_128 9 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_128; Fanout = 9; CLK Node = 'clk7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 7.400 ns shumashuzi:u8\|daout\[2\] 2 REG LC1_C23 7 " "Info: 2: + IC(4.300 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC1_C23; Fanout = 7; REG Node = 'shumashuzi:u8\|daout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clk7 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 41.89 % ) " "Info: Total cell delay = 3.100 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 58.11 % ) " "Info: Total interconnect delay = 4.300 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|daout[2] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 source 7.400 ns - Longest register " "Info: - Longest clock path from clock \"clk7\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clk7 1 CLK PIN_128 9 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_128; Fanout = 9; CLK Node = 'clk7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 7.400 ns shumashuzi:u8\|temp\[1\] 2 REG LC8_C21 16 " "Info: 2: + IC(4.300 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC8_C21; Fanout = 16; REG Node = 'shumashuzi:u8\|temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clk7 shumashuzi:u8|temp[1] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 41.89 % ) " "Info: Total cell delay = 3.100 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 58.11 % ) " "Info: Total interconnect delay = 4.300 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|temp[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|daout[2] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|temp[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { shumashuzi:u8|temp[1] shumashuzi:u8|Mux1~2 shumashuzi:u8|Mux1~3 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { shumashuzi:u8|temp[1] {} shumashuzi:u8|Mux1~2 {} shumashuzi:u8|Mux1~3 {} shumashuzi:u8|daout[2] {} } { 0.000ns 1.800ns 0.600ns 1.800ns } { 0.000ns 1.900ns 1.900ns 1.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|daout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|daout[2] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|temp[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "kongzhi1:u2\|count\[2\] buy1 clkk 10.300 ns register " "Info: tsu for register \"kongzhi1:u2\|count\[2\]\" (data pin = \"buy1\", clock pin = \"clkk\") is 10.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest pin register " "Info: + Longest pin to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns buy1 1 PIN PIN_33 9 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_33; Fanout = 9; PIN Node = 'buy1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { buy1 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(1.400 ns) 11.400 ns kongzhi1:u2\|count~17 2 COMB LC3_C7 2 " "Info: 2: + IC(6.900 ns) + CELL(1.400 ns) = 11.400 ns; Loc. = LC3_C7; Fanout = 2; COMB Node = 'kongzhi1:u2\|count~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { buy1 kongzhi1:u2|count~17 } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 15.200 ns kongzhi1:u2\|num1~8 3 COMB LC7_C12 1 " "Info: 3: + IC(1.900 ns) + CELL(1.900 ns) = 15.200 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'kongzhi1:u2\|num1~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { kongzhi1:u2|count~17 kongzhi1:u2|num1~8 } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 17.200 ns kongzhi1:u2\|count\[2\] 4 REG LC8_C12 4 " "Info: 4: + IC(0.600 ns) + CELL(1.400 ns) = 17.200 ns; Loc. = LC8_C12; Fanout = 4; REG Node = 'kongzhi1:u2\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { kongzhi1:u2|num1~8 kongzhi1:u2|count[2] } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 45.35 % ) " "Info: Total cell delay = 7.800 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.400 ns ( 54.65 % ) " "Info: Total interconnect delay = 9.400 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { buy1 kongzhi1:u2|count~17 kongzhi1:u2|num1~8 kongzhi1:u2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { buy1 {} buy1~out {} kongzhi1:u2|count~17 {} kongzhi1:u2|num1~8 {} kongzhi1:u2|count[2] {} } { 0.000ns 0.000ns 6.900ns 1.900ns 0.600ns } { 0.000ns 3.100ns 1.400ns 1.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 8.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clkk\" to destination register is 8.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clkk 1 CLK PIN_122 103 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_122; Fanout = 103; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(0.000 ns) 8.200 ns kongzhi1:u2\|count\[2\] 2 REG LC8_C12 4 " "Info: 2: + IC(5.100 ns) + CELL(0.000 ns) = 8.200 ns; Loc. = LC8_C12; Fanout = 4; REG Node = 'kongzhi1:u2\|count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clkk kongzhi1:u2|count[2] } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 37.80 % ) " "Info: Total cell delay = 3.100 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 62.20 % ) " "Info: Total interconnect delay = 5.100 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clkk kongzhi1:u2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clkk {} clkk~out {} kongzhi1:u2|count[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { buy1 kongzhi1:u2|count~17 kongzhi1:u2|num1~8 kongzhi1:u2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { buy1 {} buy1~out {} kongzhi1:u2|count~17 {} kongzhi1:u2|num1~8 {} kongzhi1:u2|count[2] {} } { 0.000ns 0.000ns 6.900ns 1.900ns 0.600ns } { 0.000ns 3.100ns 1.400ns 1.900ns 1.400ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clkk kongzhi1:u2|count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.200 ns" { clkk {} clkk~out {} kongzhi1:u2|count[2] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk7 teq\[7\] shumashuzi:u8\|sel\[1\] 19.100 ns register " "Info: tco from clock \"clk7\" to destination pin \"teq\[7\]\" through register \"shumashuzi:u8\|sel\[1\]\" is 19.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 source 7.400 ns + Longest register " "Info: + Longest clock path from clock \"clk7\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clk7 1 CLK PIN_128 9 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_128; Fanout = 9; CLK Node = 'clk7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 7.400 ns shumashuzi:u8\|sel\[1\] 2 REG LC6_C8 8 " "Info: 2: + IC(4.300 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC6_C8; Fanout = 8; REG Node = 'shumashuzi:u8\|sel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { clk7 shumashuzi:u8|sel[1] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 41.89 % ) " "Info: Total cell delay = 3.100 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 58.11 % ) " "Info: Total interconnect delay = 4.300 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|sel[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|sel[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns + Longest register pin " "Info: + Longest register to pin delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shumashuzi:u8\|sel\[1\] 1 REG LC6_C8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C8; Fanout = 8; REG Node = 'shumashuzi:u8\|sel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shumashuzi:u8|sel[1] } "NODE_NAME" } } { "shumashuzi.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/shumashuzi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.900 ns) 5.800 ns xuanzeshuma:u10\|Equal7~3 2 COMB LC2_D20 1 " "Info: 2: + IC(3.900 ns) + CELL(1.900 ns) = 5.800 ns; Loc. = LC2_D20; Fanout = 1; COMB Node = 'xuanzeshuma:u10\|Equal7~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { shumashuzi:u8|sel[1] xuanzeshuma:u10|Equal7~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.900 ns) 10.800 ns teq\[7\] 3 PIN PIN_135 0 " "Info: 3: + IC(1.100 ns) + CELL(3.900 ns) = 10.800 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'teq\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { xuanzeshuma:u10|Equal7~3 teq[7] } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 53.70 % ) " "Info: Total cell delay = 5.800 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 46.30 % ) " "Info: Total interconnect delay = 5.000 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { shumashuzi:u8|sel[1] xuanzeshuma:u10|Equal7~3 teq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { shumashuzi:u8|sel[1] {} xuanzeshuma:u10|Equal7~3 {} teq[7] {} } { 0.000ns 3.900ns 1.100ns } { 0.000ns 1.900ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { clk7 shumashuzi:u8|sel[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { clk7 {} clk7~out {} shumashuzi:u8|sel[1] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { shumashuzi:u8|sel[1] xuanzeshuma:u10|Equal7~3 teq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { shumashuzi:u8|sel[1] {} xuanzeshuma:u10|Equal7~3 {} teq[7] {} } { 0.000ns 3.900ns 1.100ns } { 0.000ns 1.900ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "kongzhi1:u3\|quehuo1 choose2 clkk 3.000 ns register " "Info: th for register \"kongzhi1:u3\|quehuo1\" (data pin = \"choose2\", clock pin = \"clkk\") is 3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkk destination 9.200 ns + Longest register " "Info: + Longest clock path from clock \"clkk\" to destination register is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns clkk 1 CLK PIN_122 103 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_122; Fanout = 103; CLK Node = 'clkk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkk } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 9.200 ns kongzhi1:u3\|quehuo1 2 REG LC7_C2 2 " "Info: 2: + IC(6.100 ns) + CELL(0.000 ns) = 9.200 ns; Loc. = LC7_C2; Fanout = 2; REG Node = 'kongzhi1:u3\|quehuo1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clkk kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 33.70 % ) " "Info: Total cell delay = 3.100 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 66.30 % ) " "Info: Total interconnect delay = 6.100 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clkk kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clkk {} clkk~out {} kongzhi1:u3|quehuo1 {} } { 0.000ns 0.000ns 6.100ns } { 0.000ns 3.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns choose2 1 PIN PIN_63 16 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_63; Fanout = 16; PIN Node = 'choose2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose2 } "NODE_NAME" } } { "zidongshouhuoji.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/zidongshouhuoji.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.900 ns) 7.600 ns kongzhi1:u3\|quehuo1 2 REG LC7_C2 2 " "Info: 2: + IC(3.600 ns) + CELL(0.900 ns) = 7.600 ns; Loc. = LC7_C2; Fanout = 2; REG Node = 'kongzhi1:u3\|quehuo1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { choose2 kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "kongzhi1.vhd" "" { Text "C:/Users/Big-peng/Desktop/zidongshouhuoji/zidongshouhuoji/kongzhi1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 52.63 % ) " "Info: Total cell delay = 4.000 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 47.37 % ) " "Info: Total interconnect delay = 3.600 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { choose2 kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { choose2 {} choose2~out {} kongzhi1:u3|quehuo1 {} } { 0.000ns 0.000ns 3.600ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clkk kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clkk {} clkk~out {} kongzhi1:u3|quehuo1 {} } { 0.000ns 0.000ns 6.100ns } { 0.000ns 3.100ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { choose2 kongzhi1:u3|quehuo1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { choose2 {} choose2~out {} kongzhi1:u3|quehuo1 {} } { 0.000ns 0.000ns 3.600ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 17:04:30 2021 " "Info: Processing ended: Fri Dec 24 17:04:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
