# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do decoder_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/OKUL/ee_4_2/EE446/LabWorks/Lab1/Decoder {D:/OKUL/ee_4_2/EE446/LabWorks/Lab1/Decoder/decoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# 
vlog -reportprogress 300 -work work D:/OKUL/ee_4_2/EE446/LabWorks/Lab1/Decoder/decodertb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodertb
# 
# Top level modules:
# 	decodertb
vsim work.decodertb
# vsim work.decodertb 
# Loading work.decodertb
# Loading work.decoder
vsim work.decodertb
# vsim work.decodertb 
# Loading work.decodertb
# Loading work.decoder
add wave -position insertpoint  \
sim:/decodertb/Itb \
sim:/decodertb/Oexp \
sim:/decodertb/vectornum \
sim:/decodertb/errors \
sim:/decodertb/testvectors \
sim:/decodertb/Otb
run
