#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb  7 20:30:08 2022
# Process ID: 26625
# Current directory: /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1
# Command line: vivado -log mux_16.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mux_16.tcl -notrace
# Log file: /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16.vdi
# Journal file: /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mux_16.tcl -notrace
Command: link_design -top mux_16 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'c[0]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[1]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[2]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c[3]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/giuseppe/Scrivania/mux2/mux2.srcs/constrs_1/imports/Scrivania/Nexys-A7-100T-constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.844 ; gain = 0.000 ; free physical = 901 ; free virtual = 3586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.422 ; gain = 80.609 ; free physical = 900 ; free virtual = 3585

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19c052428

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2190.281 ; gain = 401.859 ; free physical = 518 ; free virtual = 3204

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19c052428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19c052428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19c052428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19c052428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19c052428

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c052428

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091
Ending Logic Optimization Task | Checksum: 19c052428

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3091

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19c052428

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3090

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19c052428

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3090

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3090
Ending Netlist Obfuscation Task | Checksum: 19c052428

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3090
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2305.219 ; gain = 597.406 ; free physical = 405 ; free virtual = 3090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.219 ; gain = 0.000 ; free physical = 405 ; free virtual = 3090
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mux_16_drc_opted.rpt -pb mux_16_drc_opted.pb -rpx mux_16_drc_opted.rpx
Command: report_drc -file mux_16_drc_opted.rpt -pb mux_16_drc_opted.pb -rpx mux_16_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 386 ; free virtual = 3072
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb7be6bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 386 ; free virtual = 3072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 386 ; free virtual = 3072

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d2f25582

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 370 ; free virtual = 3057

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2aa765a76

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 370 ; free virtual = 3056

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2aa765a76

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 370 ; free virtual = 3056
Phase 1 Placer Initialization | Checksum: 2aa765a76

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 370 ; free virtual = 3056

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2aa765a76

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2345.238 ; gain = 0.000 ; free physical = 368 ; free virtual = 3055

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 28f204174

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045
Phase 2 Global Placement | Checksum: 28f204174

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28f204174

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 271ba2bc1

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d59a3ab2

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d59a3ab2

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2367.184 ; gain = 21.945 ; free physical = 359 ; free virtual = 3045

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21fe8bf53

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 355 ; free virtual = 3042

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21fe8bf53

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 355 ; free virtual = 3042

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21fe8bf53

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 355 ; free virtual = 3042
Phase 3 Detail Placement | Checksum: 21fe8bf53

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 355 ; free virtual = 3042

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 21fe8bf53

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 355 ; free virtual = 3042

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21fe8bf53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 358 ; free virtual = 3044

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21fe8bf53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 358 ; free virtual = 3044

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.188 ; gain = 0.000 ; free physical = 358 ; free virtual = 3044
Phase 4.4 Final Placement Cleanup | Checksum: 21fe8bf53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 358 ; free virtual = 3044
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21fe8bf53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 358 ; free virtual = 3044
Ending Placer Task | Checksum: 1937c2a44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2368.188 ; gain = 22.949 ; free physical = 358 ; free virtual = 3044
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.188 ; gain = 0.000 ; free physical = 368 ; free virtual = 3054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2377.094 ; gain = 8.906 ; free physical = 367 ; free virtual = 3055
INFO: [Common 17-1381] The checkpoint '/home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mux_16_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2377.094 ; gain = 0.000 ; free physical = 359 ; free virtual = 3046
INFO: [runtcl-4] Executing : report_utilization -file mux_16_utilization_placed.rpt -pb mux_16_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mux_16_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2377.094 ; gain = 0.000 ; free physical = 365 ; free virtual = 3051
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 98004387 ConstDB: 0 ShapeSum: fb7be6bd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11911bb44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2498.488 ; gain = 88.676 ; free physical = 235 ; free virtual = 2922
Post Restoration Checksum: NetGraph: 27f605dd NumContArr: f11bb567 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11911bb44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2506.484 ; gain = 96.672 ; free physical = 218 ; free virtual = 2905

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11911bb44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2506.484 ; gain = 96.672 ; free physical = 218 ; free virtual = 2905
Phase 2 Router Initialization | Checksum: 11911bb44

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2512.750 ; gain = 102.938 ; free physical = 215 ; free virtual = 2902

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 184bb2c1f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900
Phase 4 Rip-up And Reroute | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900
Phase 6 Post Hold Fix | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00526614 %
  Global Horizontal Routing Utilization  = 0.00369423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2517.184 ; gain = 107.371 ; free physical = 213 ; free virtual = 2900

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2519.184 ; gain = 109.371 ; free physical = 212 ; free virtual = 2899

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16d72f7ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2519.184 ; gain = 109.371 ; free physical = 212 ; free virtual = 2899
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2519.184 ; gain = 109.371 ; free physical = 230 ; free virtual = 2917

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2519.184 ; gain = 142.090 ; free physical = 230 ; free virtual = 2917
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.184 ; gain = 0.000 ; free physical = 230 ; free virtual = 2917
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2531.059 ; gain = 11.875 ; free physical = 228 ; free virtual = 2916
INFO: [Common 17-1381] The checkpoint '/home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mux_16_drc_routed.rpt -pb mux_16_drc_routed.pb -rpx mux_16_drc_routed.rpx
Command: report_drc -file mux_16_drc_routed.rpt -pb mux_16_drc_routed.pb -rpx mux_16_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mux_16_methodology_drc_routed.rpt -pb mux_16_methodology_drc_routed.pb -rpx mux_16_methodology_drc_routed.rpx
Command: report_methodology -file mux_16_methodology_drc_routed.rpt -pb mux_16_methodology_drc_routed.pb -rpx mux_16_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/giuseppe/Scrivania/mux2/mux2.runs/impl_1/mux_16_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mux_16_power_routed.rpt -pb mux_16_power_summary_routed.pb -rpx mux_16_power_routed.rpx
Command: report_power -file mux_16_power_routed.rpt -pb mux_16_power_summary_routed.pb -rpx mux_16_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mux_16_route_status.rpt -pb mux_16_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mux_16_timing_summary_routed.rpt -pb mux_16_timing_summary_routed.pb -rpx mux_16_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mux_16_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mux_16_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mux_16_bus_skew_routed.rpt -pb mux_16_bus_skew_routed.pb -rpx mux_16_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  7 20:31:03 2022...
