[
    {
        "content": "<p>Hello all, so I was cross-compiling for the PPC architecture, specifically the 750-class of processors.<br>\nI have a custom target with \"cpu\" set to \"750\".<br>\nThe build completes but I get illegal instructions in the resulting machine code, only in release (optimization level 3).<br>\nSpecifically, I get lwsync sprinkled everywhere, while this specific instruction is NOT supported by the 750.<br>\nSo I was wondering if this was just me being dumb, or if this was a Rust or LLVM bug.<br>\nHere is a repo I made that illustrates this problem: <a href=\"https://github.com/MarimeGui/ppc-ill-example\">https://github.com/MarimeGui/ppc-ill-example</a><br>\nI am running the latest nightly at the time of writing (825637983 2020-11-18)<br>\nCan anyone help me ?</p>",
        "id": 217258062,
        "sender_full_name": "MarimeGui",
        "timestamp": 1605786028
    },
    {
        "content": "<p>I'm not sure about 32-bit ppc offhand, but I know the ppc64 target assumes altivec support</p>",
        "id": 217294954,
        "sender_full_name": "cuviper",
        "timestamp": 1605803541
    },
    {
        "content": "<p><a href=\"https://github.com/rust-lang/rust/issues/59932\">https://github.com/rust-lang/rust/issues/59932</a></p>",
        "id": 217294965,
        "sender_full_name": "cuviper",
        "timestamp": 1605803546
    },
    {
        "content": "<p>I guess if you're already using a custom target spec, it may be possible, but I'll have to look at what LLVM is doing</p>",
        "id": 217295991,
        "sender_full_name": "cuviper",
        "timestamp": 1605803935
    },
    {
        "content": "<p><a href=\"https://github.com/llvm/llvm-project/blob/da8bec47ab8c755c8272ecf79d80c887bca8b781/llvm/lib/Target/PowerPC/PPCInstrInfo.td#L2449-L2452\">https://github.com/llvm/llvm-project/blob/da8bec47ab8c755c8272ecf79d80c887bca8b781/llvm/lib/Target/PowerPC/PPCInstrInfo.td#L2449-L2452</a></p>\n<div class=\"codehilite\"><pre><span></span><code>def : Pat&lt;(int_ppc_sync),   (SYNC 0)&gt;, Requires&lt;[HasSYNC]&gt;;\ndef : Pat&lt;(int_ppc_lwsync), (SYNC 1)&gt;, Requires&lt;[HasSYNC]&gt;;\ndef : Pat&lt;(int_ppc_sync),   (MSYNC)&gt;, Requires&lt;[HasOnlyMSYNC]&gt;;\ndef : Pat&lt;(int_ppc_lwsync), (MSYNC)&gt;, Requires&lt;[HasOnlyMSYNC]&gt;;\n</code></pre></div>",
        "id": 217300303,
        "sender_full_name": "cuviper",
        "timestamp": 1605805751
    },
    {
        "content": "<p>it doesn't look like LLVM knows how to use pre-<code>lwsync</code> processors that only had <code>sync 0</code>, but you can force <code>msync</code>only</p>",
        "id": 217300457,
        "sender_full_name": "cuviper",
        "timestamp": 1605805814
    }
]