Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_utils.vhd in Library work.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_utils.vhd in Library work.
Architecture cpuc_utils of Entity cpuc_utils is up to date.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_iu.vhd in Library work.
Entity <CPUC_IU> (Architecture <IUC_STRUCT>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_cu.vhd in Library work.
Entity <CPUC_CU> (Architecture <CUC_STRUCT>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_du.vhd in Library work.
Entity <CPUC_DU> (Architecture <DUC_STRUCT>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_oa.vhd in Library work.
Entity <CPUC_OA> (Architecture <OAC_STRUCT>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_wd.vhd in Library work.
Entity <CPUC_WD> (Architecture <WDC_STRUCT>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC.vhd in Library work.
Entity <CPUC> (Architecture <CPUC_ARCH>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_utils.vhd in
Library work.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_iu.vhd in
Library work.
Entity <cpuc_iu> (Architecture <iuc_struct>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_cu.vhd in
Library work.
Entity <cpuc_cu> (Architecture <cuc_struct>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_du.vhd in
Library work.
Entity <cpuc_du> (Architecture <duc_struct>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_oa.vhd in
Library work.
Entity <cpuc_oa> (Architecture <oac_struct>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC_wd.vhd in
Library work.
Entity <cpuc_wd> (Architecture <wdc_struct>) compiled.
Compiling vhdl file c:/cpugen/applications/cpu32bit/xilinx/../cpuC.vhd in
Library work.
Entity <cpuc> (Architecture <cpuc_arch>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.1.03i - spl2sym G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.1.03i - sch2vhdl G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "NADWE_OUT" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "ADADDR_OUT(26:0)" is connected to source pins
   and/or IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_utils.vhd in Library work.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd in Library work.
Architecture iuc_struct of Entity cpuc_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd in Library work.
Architecture cuc_struct of Entity cpuc_cu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd in Library work.
Entity <cpuc_du> (Architecture <duc_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd in Library work.
Architecture oac_struct of Entity cpuc_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd in Library work.
Architecture wdc_struct of Entity cpuc_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd in Library work.
Entity <cpuc> (Architecture <cpuc_arch>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf in Library work.
Entity <cpu32bit> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu32bit> (Architecture <BEHAVIORAL>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 89: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 94: Generating a Black Box for component <rom>.
Entity <cpu32bit> analyzed. Unit <cpu32bit> generated.

Analyzing Entity <cpuc> (Architecture <cpuc_arch>).
Entity <cpuc> analyzed. Unit <cpuc> generated.

Analyzing Entity <CPUC_IU> (Architecture <iuc_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPUC_IU> analyzed. Unit <CPUC_IU> generated.

Analyzing Entity <CPUC_CU> (Architecture <cuc_struct>).
Entity <CPUC_CU> analyzed. Unit <CPUC_CU> generated.

Analyzing Entity <CPUC_DU> (Architecture <duc_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd line 78: The following signals are missing in the process sensitivity list:
   acc_c<0><31>, acc_c<0><30>, acc_c<0><29>, acc_c<0><28>, acc_c<0><27>, acc_c<0><26>, acc_c<0><25>, acc_c<0><24>, acc_c<0><23>, acc_c<0><22>, acc_c<0><21>, acc_c<0><20>, acc_c<0><19>, acc_c<0><18>, acc_c<0><17>, acc_c<0><16>, acc_c<0><15>, acc_c<0><14>, acc_c<0><13>, acc_c<0><12>, acc_c<0><11>, acc_c<0><10>, acc_c<0><9>, acc_c<0><8>, acc_c<0><7>, acc_c<0><6>, acc_c<0><5>, acc_c<0><4>, acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><32>.
Entity <CPUC_DU> analyzed. Unit <CPUC_DU> generated.

Analyzing Entity <CPUC_OA> (Architecture <oac_struct>).
Entity <CPUC_OA> analyzed. Unit <CPUC_OA> generated.

Analyzing Entity <CPUC_WD> (Architecture <wdc_struct>).
Entity <CPUC_WD> analyzed. Unit <CPUC_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPUC_WD>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd.
    Found 27-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_WD> synthesized.


Synthesizing Unit <CPUC_OA>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd.
WARNING:Xst:646 - Signal <iadata_x<53:32>> is assigned but never used.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0292> created at line 107.
    Found 2-bit comparator greater for signal <$n0294> created at line 145.
    Found 27-bit adder for signal <$n0308> created at line 151.
    Found 2-bit adder for signal <$n0325> created at line 108.
    Found 27-bit register for signal <data_exp_c>.
    Found 27-bit register for signal <data_exp_i>.
    Found 1-bit register for signal <dexp_we_c>.
    Found 27-bit register for signal <iinc_c>.
    Found 27-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 27-bit register for signal <ireg_c>.
    Found 27-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_OA> synthesized.


Synthesizing Unit <CPUC_DU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd.
WARNING:Xst:646 - Signal <acc_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
WARNING:Xst:737 - Found 64-bit latch for signal <mul>.
    Found 2-bit comparator less for signal <$n0048> created at line 310.
    Found 32x32-bit multiplier for signal <$n0051>.
    Found 2-bit comparator greater for signal <$n0053> created at line 95.
    Found 1-bit xor2 for signal <$n0055> created at line 187.
    Found 1-bit xor2 for signal <$n0056> created at line 187.
    Found 1-bit xor2 for signal <$n0057> created at line 187.
    Found 1-bit xor2 for signal <$n0058> created at line 187.
    Found 1-bit xor2 for signal <$n0059> created at line 187.
    Found 1-bit xor2 for signal <$n0060> created at line 187.
    Found 1-bit xor2 for signal <$n0061> created at line 187.
    Found 1-bit xor2 for signal <$n0062> created at line 187.
    Found 1-bit xor2 for signal <$n0063> created at line 187.
    Found 1-bit xor2 for signal <$n0064> created at line 187.
    Found 1-bit xor2 for signal <$n0065> created at line 187.
    Found 1-bit xor2 for signal <$n0066> created at line 187.
    Found 1-bit xor2 for signal <$n0067> created at line 187.
    Found 1-bit xor2 for signal <$n0068> created at line 187.
    Found 1-bit xor2 for signal <$n0069> created at line 187.
    Found 1-bit xor2 for signal <$n0070> created at line 187.
    Found 1-bit xor2 for signal <$n0071> created at line 187.
    Found 1-bit xor2 for signal <$n0072> created at line 187.
    Found 1-bit xor2 for signal <$n0073> created at line 187.
    Found 1-bit xor2 for signal <$n0074> created at line 187.
    Found 1-bit xor2 for signal <$n0075> created at line 187.
    Found 1-bit xor2 for signal <$n0076> created at line 187.
    Found 1-bit xor2 for signal <$n0077> created at line 187.
    Found 1-bit xor2 for signal <$n0078> created at line 187.
    Found 1-bit xor2 for signal <$n0079> created at line 187.
    Found 1-bit xor2 for signal <$n0080> created at line 187.
    Found 1-bit xor2 for signal <$n0081> created at line 187.
    Found 1-bit xor2 for signal <$n0082> created at line 187.
    Found 1-bit xor2 for signal <$n0083> created at line 187.
    Found 1-bit xor2 for signal <$n0084> created at line 187.
    Found 1-bit xor2 for signal <$n0085> created at line 187.
    Found 1-bit xor2 for signal <$n0086> created at line 187.
    Found 33-bit subtractor for signal <$n0166>.
    Found 2-bit adder for signal <$n0240> created at line 69.
    Found 32-bit adder carry out for signal <$n0251> created at line 195.
    Found 1-bit xor2 for signal <$n0275> created at line 228.
    Found 99-bit register for signal <acc_c>.
    Found 33-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 96 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <CPUC_DU> synthesized.


Synthesizing Unit <CPUC_CU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd.
WARNING:Xst:646 - Signal <ndre_c> is assigned but never used.
WARNING:Xst:646 - Signal <ndwe_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
    Found finite state machine <FSM_0> for signal <E_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | nreset_in (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | none_e                                         |
    | Power Up State     | none_e                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <S_c>.
    Found 16x5-bit ROM for signal <$n0063>.
    Found 2-bit comparator greater for signal <$n0050> created at line 323.
    Found 2-bit comparator less for signal <$n0065> created at line 428.
    Found 2-bit comparator less for signal <$n0077> created at line 117.
    Found 2-bit adder for signal <$n0103> created at line 118.
    Found 27-bit register for signal <data_is_c>.
    Found 32-bit register for signal <idata_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 5-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <CPUC_CU> synthesized.


Synthesizing Unit <CPUC_IU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd.
WARNING:Xst:737 - Found 27-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 27-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 27-bit register for signal <pc>.
    Found 216-bit register for signal <stack_addrs_c>.
    Found 34 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred 216 Multiplexer(s).
Unit <CPUC_IU> synthesized.


Synthesizing Unit <cpuc>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd.
WARNING:Xst:1780 - Signal <dwait_valid> is never used or assigned.
Unit <cpuc> synthesized.


Synthesizing Unit <cpu32bit>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf.
WARNING:Xst:646 - Signal <IADDR_OUT<26:10>> is assigned but never used.
WARNING:Xst:646 - Signal <NADWE_OUT> is assigned but never used.
WARNING:Xst:646 - Signal <ADADDR_OUT> is assigned but never used.
Unit <cpu32bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
  16x5-bit ROM                     : 1
# Registers                        : 38
  27-bit register                  : 17
  3-bit register                   : 2
  32-bit register                  : 1
  5-bit register                   : 1
  1-bit register                   : 9
  2-bit register                   : 4
  33-bit register                  : 4
# Latches                          : 2
  64-bit latch                     : 1
  27-bit latch                     : 1
# Multiplexers                     : 13
  2-to-1 multiplexer               : 13
# Adders/Subtractors               : 8
  27-bit adder                     : 2
  2-bit adder                      : 4
  32-bit adder carry out           : 1
  33-bit subtractor                : 1
# Multipliers                      : 1
  32x32-bit multiplier             : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 33
  1-bit xor2                       : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
INFO:Xst:1784 - HDL ADVISOR - Multiplier(s) is(are) identified in your design. You can improve the performance of your multiplier by using the pipeline feature available with mult_style attribute.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <E_c> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: Executing edif2ngd -noa "ram.edn" "ram.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "ram.ngo"...
Launcher: Executing edif2ngd -noa "rom.edn" "rom.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "rom.ngo"...
Loading core <ram> for timing and area information for instance <XLXI_2>.
Loading core <rom> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch  <acc_c_1_32> (without init value) is constant in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_0> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_1> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_2> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_3> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_4> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_5> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_6> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_7> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_8> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_9> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_10> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_11> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_12> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_13> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_14> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_15> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_16> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_17> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_18> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_19> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_20> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_21> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_22> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_23> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_24> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_25> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_26> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_27> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_28> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_29> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_30> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_31> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPUC_CU>.

Optimizing unit <cpu32bit> ...

Optimizing unit <CPUC_WD> ...

Optimizing unit <CPUC_IU> ...

Optimizing unit <CPUC_CU> ...

Optimizing unit <CPUC_DU> ...

Optimizing unit <CPUC_OA> ...
Loading device for application Xst from file '3s50.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1293 - FF/Latch  <XLXI_1_I2_E_c_FFd2> is constant in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_6> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_5> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_4> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_3> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_2> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_0> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_7> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_29> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_30> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_31> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_1> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_28> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_27> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_9> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_8> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_13> is unconnected in block <cpu32bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu32bit, actual ratio is 217.
Optimizing block <cpu32bit> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst - Area constraint could not be met for block <cpu32bit>, final ratio is 191.
Register XLXI_1_I2_E_c_FFd1 equivalent to XLXI_1_I2_int_start_c has been removed
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TC_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TC_c_0 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TC_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_32 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_int_start_c has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_6 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_10 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_11 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_13 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_14 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_15 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_16 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_17 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_18 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_19 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_20 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_21 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_25 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_22 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_23 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_24 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_26 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_31 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_30 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_28 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_27 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_29 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_2 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_1 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_9 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_8 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_3 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_5 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_7 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_12 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_4 has been replicated 3 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 5 time(s)
FlipFlop XLXI_1_I2_TD_c_4 has been replicated 4 time(s)
FlipFlop XLXI_1_I4_nreset_v_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I4_dexp_we_c has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                    1969  out of    768   256% (*) 
 Number of Slice Flip Flops:           613  out of   1536    39%  
 Number of 4 input LUTs:              3724  out of   1536   242% (*) 
 Number of bonded IOBs:                 62  out of    124    50%  
 Number of BRAMs:                        4  out of      4   100%  
 Number of MULT18X18s:                   4  out of      4   100%  
 Number of GCLKs:                        2  out of      8    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 543   |
NRESET_IN                          | BUFGP                  | 10    |
XLXI_1_I3__n00421_1(XLXI_1_I3__n00421_1:O)| NONE(*)(XLXI_1_I3_mul_57)| 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 26.152ns (Maximum Frequency: 38.238MHz)
   Minimum input arrival time before clock: 29.497ns
   Maximum output required time after clock: 20.672ns
   Maximum combinational path delay: 19.756ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\cpugen\applications\cpu32bit\xilinx/_ngo -i -p xc3s50-pq208-4 cpu32bit.ngc
cpu32bit.ngd 

Reading NGO file "C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa "ram.edn"
"c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/cpugen/applications/cpu32bit/xilinx/_ngo/ram.ngo"...
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i
Launcher: Executing edif2ngd -noa "rom.edn"
"c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/cpugen/applications/cpu32bit/xilinx/_ngo/rom.ngo"...
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'NRESET_IN_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block XLXI_1_I5_ndwe_c_N24721 with type LUT1,
     pin I0 on block XLXI_1_I1__n00251 with type LUT2,
     pin I2 on block XLXI_1_I4_Ker450751 with type LUT3,
     pin I0 on block XLXI_1_I2_TD_x<2> with type LUT4,
     pin I0 on block XLXI_1_I4__n02831 with type LUT2,
     pin I0 on block XLXI_1_I1_iaddr_x<1>55 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<0>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<1>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<2>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<3>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<4>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<5>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<6>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<7>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<8>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<9>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<10>1 with type LUT3,
     pin I1 on block XLXI_1_I2_TD_x<1> with type LUT4,
     pin I0 on block XLXI_1_I4_data_ox<11>1 with type LUT3,
     pin I2 on block XLXI_1_I2_pc_mux_x<0>75 with type LUT4

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 45228 kilobytes

Writing NGD file "cpu32bit.ngd" ...

Writing NGDBUILD log file "cpu32bit.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s50pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Running unrelated packing...
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.
   

If the slice count exceeds device resources you might try to disable
   register ordering (-r).  Also if your design contains AREA_GROUPs, you may be
   able to improve density by adding COMPRESSION to your AREA_GROUPs if you
   haven't done so already.
   

NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.
   

This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Design Summary:
Number of errors:      1
Number of warnings:    4
Logic Utilization:
  Total Number Slice Registers:       613 out of   1,536   39%
    Number used as Flip Flops:                   539
    Number used as Latches:                       74
  Number of 4 input LUTs:           3,616 out of   1,536  235% (OVERMAPPED)
Logic Distribution:
  Number of occupied Slices:                        1,886 out of     768  245%
(OVERMAPPED)
    Number of Slices containing only related logic:   1,834 out of   1,886   97%
    Number of Slices containing unrelated logic:         52 out of   1,886    2%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          3,725 out of   1,536  242% (OVERMAPPED)
  Number used as logic:              3,616
  Number used as a route-thru:         109
  Number of bonded IOBs:               64 out of     124   51%
  Number of Block RAMs:                4 out of       4  100%
  Number of MULT18X18s:                4 out of       4  100%
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  306,292
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  86 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "cpu32bit_map.mrp" for details.
Problem encountered during the packing phase.
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module cpu32bit . . .
MAP command line:
map -intstyle ise -p xc3s50-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o cpu32bit_map.ncd cpu32bit.ngd cpu32bit.pcf
Mapping Module cpu32bit: failed


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.1.03i - sch2vhdl G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "NADWE_OUT" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "ADADDR_OUT(26:0)" is connected to source pins
   and/or IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_utils.vhd in Library work.
Architecture cpuc_utils of Entity cpuc_utils is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd in Library work.
Architecture iuc_struct of Entity cpuc_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd in Library work.
Architecture cuc_struct of Entity cpuc_cu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd in Library work.
Architecture duc_struct of Entity cpuc_du is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd in Library work.
Architecture oac_struct of Entity cpuc_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd in Library work.
Architecture wdc_struct of Entity cpuc_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd in Library work.
Architecture cpuc_arch of Entity cpuc is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf in Library work.
Entity <cpu32bit> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu32bit> (Architecture <behavioral>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 89: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 94: Generating a Black Box for component <rom>.
Entity <cpu32bit> analyzed. Unit <cpu32bit> generated.

Analyzing Entity <cpuc> (Architecture <cpuc_arch>).
Entity <cpuc> analyzed. Unit <cpuc> generated.

Analyzing Entity <CPUC_IU> (Architecture <iuc_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPUC_IU> analyzed. Unit <CPUC_IU> generated.

Analyzing Entity <CPUC_CU> (Architecture <cuc_struct>).
Entity <CPUC_CU> analyzed. Unit <CPUC_CU> generated.

Analyzing Entity <CPUC_DU> (Architecture <duc_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd line 78: The following signals are missing in the process sensitivity list:
   acc_c<0><31>, acc_c<0><30>, acc_c<0><29>, acc_c<0><28>, acc_c<0><27>, acc_c<0><26>, acc_c<0><25>, acc_c<0><24>, acc_c<0><23>, acc_c<0><22>, acc_c<0><21>, acc_c<0><20>, acc_c<0><19>, acc_c<0><18>, acc_c<0><17>, acc_c<0><16>, acc_c<0><15>, acc_c<0><14>, acc_c<0><13>, acc_c<0><12>, acc_c<0><11>, acc_c<0><10>, acc_c<0><9>, acc_c<0><8>, acc_c<0><7>, acc_c<0><6>, acc_c<0><5>, acc_c<0><4>, acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><32>.
Entity <CPUC_DU> analyzed. Unit <CPUC_DU> generated.

Analyzing Entity <CPUC_OA> (Architecture <oac_struct>).
Entity <CPUC_OA> analyzed. Unit <CPUC_OA> generated.

Analyzing Entity <CPUC_WD> (Architecture <wdc_struct>).
Entity <CPUC_WD> analyzed. Unit <CPUC_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPUC_WD>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd.
    Found 27-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_WD> synthesized.


Synthesizing Unit <CPUC_OA>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd.
WARNING:Xst:646 - Signal <iadata_x<53:32>> is assigned but never used.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0292> created at line 107.
    Found 2-bit comparator greater for signal <$n0294> created at line 145.
    Found 27-bit adder for signal <$n0308> created at line 151.
    Found 2-bit adder for signal <$n0325> created at line 108.
    Found 27-bit register for signal <data_exp_c>.
    Found 27-bit register for signal <data_exp_i>.
    Found 1-bit register for signal <dexp_we_c>.
    Found 27-bit register for signal <iinc_c>.
    Found 27-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 27-bit register for signal <ireg_c>.
    Found 27-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_OA> synthesized.


Synthesizing Unit <CPUC_DU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd.
WARNING:Xst:646 - Signal <acc_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
WARNING:Xst:737 - Found 64-bit latch for signal <mul>.
    Found 2-bit comparator less for signal <$n0048> created at line 310.
    Found 32x32-bit multiplier for signal <$n0051>.
    Found 2-bit comparator greater for signal <$n0053> created at line 95.
    Found 1-bit xor2 for signal <$n0055> created at line 187.
    Found 1-bit xor2 for signal <$n0056> created at line 187.
    Found 1-bit xor2 for signal <$n0057> created at line 187.
    Found 1-bit xor2 for signal <$n0058> created at line 187.
    Found 1-bit xor2 for signal <$n0059> created at line 187.
    Found 1-bit xor2 for signal <$n0060> created at line 187.
    Found 1-bit xor2 for signal <$n0061> created at line 187.
    Found 1-bit xor2 for signal <$n0062> created at line 187.
    Found 1-bit xor2 for signal <$n0063> created at line 187.
    Found 1-bit xor2 for signal <$n0064> created at line 187.
    Found 1-bit xor2 for signal <$n0065> created at line 187.
    Found 1-bit xor2 for signal <$n0066> created at line 187.
    Found 1-bit xor2 for signal <$n0067> created at line 187.
    Found 1-bit xor2 for signal <$n0068> created at line 187.
    Found 1-bit xor2 for signal <$n0069> created at line 187.
    Found 1-bit xor2 for signal <$n0070> created at line 187.
    Found 1-bit xor2 for signal <$n0071> created at line 187.
    Found 1-bit xor2 for signal <$n0072> created at line 187.
    Found 1-bit xor2 for signal <$n0073> created at line 187.
    Found 1-bit xor2 for signal <$n0074> created at line 187.
    Found 1-bit xor2 for signal <$n0075> created at line 187.
    Found 1-bit xor2 for signal <$n0076> created at line 187.
    Found 1-bit xor2 for signal <$n0077> created at line 187.
    Found 1-bit xor2 for signal <$n0078> created at line 187.
    Found 1-bit xor2 for signal <$n0079> created at line 187.
    Found 1-bit xor2 for signal <$n0080> created at line 187.
    Found 1-bit xor2 for signal <$n0081> created at line 187.
    Found 1-bit xor2 for signal <$n0082> created at line 187.
    Found 1-bit xor2 for signal <$n0083> created at line 187.
    Found 1-bit xor2 for signal <$n0084> created at line 187.
    Found 1-bit xor2 for signal <$n0085> created at line 187.
    Found 1-bit xor2 for signal <$n0086> created at line 187.
    Found 33-bit subtractor for signal <$n0166>.
    Found 2-bit adder for signal <$n0240> created at line 69.
    Found 32-bit adder carry out for signal <$n0251> created at line 195.
    Found 1-bit xor2 for signal <$n0275> created at line 228.
    Found 99-bit register for signal <acc_c>.
    Found 33-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 96 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <CPUC_DU> synthesized.


Synthesizing Unit <CPUC_CU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd.
WARNING:Xst:646 - Signal <ndre_c> is assigned but never used.
WARNING:Xst:646 - Signal <ndwe_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
    Found finite state machine <FSM_0> for signal <E_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | nreset_in (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | none_e                                         |
    | Power Up State     | none_e                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <S_c>.
    Found 16x5-bit ROM for signal <$n0063>.
    Found 2-bit comparator greater for signal <$n0050> created at line 323.
    Found 2-bit comparator less for signal <$n0065> created at line 428.
    Found 2-bit comparator less for signal <$n0077> created at line 117.
    Found 2-bit adder for signal <$n0103> created at line 118.
    Found 27-bit register for signal <data_is_c>.
    Found 32-bit register for signal <idata_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 5-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <CPUC_CU> synthesized.


Synthesizing Unit <CPUC_IU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd.
WARNING:Xst:737 - Found 27-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 27-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 27-bit register for signal <pc>.
    Found 216-bit register for signal <stack_addrs_c>.
    Found 34 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred 216 Multiplexer(s).
Unit <CPUC_IU> synthesized.


Synthesizing Unit <cpuc>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd.
WARNING:Xst:1780 - Signal <dwait_valid> is never used or assigned.
Unit <cpuc> synthesized.


Synthesizing Unit <cpu32bit>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf.
WARNING:Xst:646 - Signal <IADDR_OUT<26:10>> is assigned but never used.
WARNING:Xst:646 - Signal <NADWE_OUT> is assigned but never used.
WARNING:Xst:646 - Signal <ADADDR_OUT> is assigned but never used.
Unit <cpu32bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
  16x5-bit ROM                     : 1
# Registers                        : 38
  27-bit register                  : 17
  3-bit register                   : 2
  32-bit register                  : 1
  5-bit register                   : 1
  1-bit register                   : 9
  2-bit register                   : 4
  33-bit register                  : 4
# Latches                          : 2
  64-bit latch                     : 1
  27-bit latch                     : 1
# Multiplexers                     : 13
  2-to-1 multiplexer               : 13
# Adders/Subtractors               : 8
  27-bit adder                     : 2
  2-bit adder                      : 4
  32-bit adder carry out           : 1
  33-bit subtractor                : 1
# Multipliers                      : 1
  32x32-bit multiplier             : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 33
  1-bit xor2                       : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
INFO:Xst:1784 - HDL ADVISOR - Multiplier(s) is(are) identified in your design. You can improve the performance of your multiplier by using the pipeline feature available with mult_style attribute.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <E_c> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "ram.ngo" is up to date.
Launcher: "rom.ngo" is up to date.
Loading core <ram> for timing and area information for instance <XLXI_2>.
Loading core <rom> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch  <acc_c_1_32> (without init value) is constant in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_0> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_1> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_2> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_3> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_4> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_5> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_6> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_7> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_8> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_9> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_10> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_11> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_12> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_13> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_14> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_15> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_16> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_17> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_18> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_19> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_20> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_21> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_22> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_23> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_24> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_25> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_26> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_27> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_28> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_29> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_30> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_31> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPUC_CU>.

Optimizing unit <cpu32bit> ...

Optimizing unit <CPUC_WD> ...

Optimizing unit <CPUC_IU> ...

Optimizing unit <CPUC_CU> ...

Optimizing unit <CPUC_DU> ...

Optimizing unit <CPUC_OA> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1293 - FF/Latch  <XLXI_1_I2_E_c_FFd2> is constant in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_6> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_5> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_4> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_3> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_2> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_0> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_7> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_29> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_30> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_31> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_1> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_28> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_27> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_9> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_8> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_13> is unconnected in block <cpu32bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu32bit, actual ratio is 86.
Register XLXI_1_I2_E_c_FFd1 equivalent to XLXI_1_I2_int_start_c has been removed
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_31 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_27 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_29 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_28 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_4 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_32 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_int_start_c has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_6 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_11 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_13 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_14 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_16 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_15 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_17 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_18 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_19 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_20 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_21 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_22 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_23 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_26 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_24 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_25 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_30 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_9 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_1 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_7 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_8 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_12 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_2 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_5 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_4 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_3 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_10 has been replicated 3 time(s)
FlipFlop XLXI_1_I4_nreset_v_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1599  out of   1920    83%  
 Number of Slice Flip Flops:           602  out of   3840    15%  
 Number of 4 input LUTs:              3000  out of   3840    78%  
 Number of bonded IOBs:                 62  out of    141    43%  
 Number of BRAMs:                        4  out of     12    33%  
 Number of MULT18X18s:                   4  out of     12    33%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 532   |
NRESET_IN                          | BUFGP                  | 10    |
XLXI_1_I3__n00421_1(XLXI_1_I3__n00421_1:O)| NONE(*)(XLXI_1_I3_mul_14)| 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.518ns (Maximum Frequency: 36.340MHz)
   Minimum input arrival time before clock: 30.388ns
   Maximum output required time after clock: 21.811ns
   Maximum combinational path delay: 20.250ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\cpugen\applications\cpu32bit\xilinx/_ngo -i -p xc3s200-pq208-4 cpu32bit.ngc
cpu32bit.ngd 

Reading NGO file "C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.ngc" ...
Reading component libraries for design expansion...
Launcher: "ram.ngo" is up to date.
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i
Launcher: "rom.ngo" is up to date.
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'NRESET_IN_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block XLXI_1_I1_iaddr_x<1>55 with type LUT3,
     pin I0 on block XLXI_1_I5_ndwe_c_N24721 with type LUT1,
     pin I0 on block XLXI_1_I1__n00251 with type LUT2,
     pin I2 on block XLXI_1_I2_ndre_x_SW0 with type LUT4,
     pin I1 on block XLXI_1_I3_skip1_SW0 with type LUT2,
     pin I0 on block XLXI_1_I2_TD_x<2> with type LUT4,
     pin I0 on block XLXI_1_I4__n02831 with type LUT2,
     pin I0 on block XLXI_1_I4_data_ox<0>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<1>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<2>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<3>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<4>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<5>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<6>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<7>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<8>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<9>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<10>1 with type LUT3,
     pin I1 on block XLXI_1_I2_TD_x<1> with type LUT4,
     pin I0 on block XLXI_1_I4_data_ox<11>1 with type LUT3

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 44144 kilobytes

Writing NGD file "cpu32bit.ngd" ...

Writing NGDBUILD log file "cpu32bit.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Total Number Slice Registers:       602 out of   3,840   15%
    Number used as Flip Flops:                   528
    Number used as Latches:                       74
  Number of 4 input LUTs:           2,962 out of   3,840   77%
Logic Distribution:
  Number of occupied Slices:                        1,578 out of   1,920   82%
    Number of Slices containing only related logic:   1,578 out of   1,578  100%
    Number of Slices containing unrelated logic:          0 out of   1,578    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          3,002 out of   3,840   78%
  Number used as logic:              2,962
  Number used as a route-thru:          40
  Number of bonded IOBs:               64 out of     141   45%
  Number of Block RAMs:                4 out of      12   33%
  Number of MULT18X18s:                4 out of      12   33%
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  301,968
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  85 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "cpu32bit_map.mrp" for details.
Completed process "Map".

Mapping Module cpu32bit . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o cpu32bit_map.ncd cpu32bit.ngd cpu32bit.pcf
Mapping Module cpu32bit: DONE



Started process "Place & Route".





Constraints file: cpu32bit.pcf

Loading device database for application Par from file "cpu32bit_map.ncd".
   "cpu32bit" is an NCD, version 2.38, device xc3s200, package pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  PREVIEW 1.27 2003-11-04.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            64 out of 141    45%
      Number of LOCed External IOBs    0 out of 64      0%

   Number of Slices                 1586 out of 1944   81%
      Number of MULT18X18s             4 out of 12     33%
      Number of RAMB16s                4 out of 12     33%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98d35b) REAL time: 4 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
............................................................
Phase 5.8 (Checksum:ee7fdb) REAL time: 14 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 14 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 16 secs 

Writing design to file cpu32bit.ncd.

Total REAL time to Placer completion: 17 secs 
Total CPU time to Placer completion: 14 secs 


Phase 1: 12461 unrouted;       REAL time: 17 secs 

Phase 2: 12021 unrouted;       REAL time: 17 secs 

Phase 3: 9831 unrouted;       REAL time: 18 secs 

Phase 4: 0 unrouted;       REAL time: 57 secs 

Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 54 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|      CLK_IN_BUFGP       |  BUFGMUX1| No   |  373 |  0.295     |  0.608      |
+-------------------------+----------+------+------+------------+-------------+
|   NRESET_IN_BUFGP       |  BUFGMUX0| No   |  300 |  0.035     |  0.348      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_1_I3__n00421_1 |   Local  |      |   33 |  0.341     |  2.599      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  78 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu32bit.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Feb 03 22:23:29 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu32bit . . .
PAR command line: par -w -intstyle ise -ol std -t 1 cpu32bit_map.ncd cpu32bit.ncd cpu32bit.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Post-Place & Route Simulation Model".

Completed process "Generate Post-Place & Route Simulation Model".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_utils.vhd in Library work.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd in Library work.
Architecture iuc_struct of Entity cpuc_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd in Library work.
Entity <cpuc_cu> (Architecture <cuc_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd in Library work.
Entity <cpuc_du> (Architecture <duc_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd in Library work.
Architecture oac_struct of Entity cpuc_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd in Library work.
Architecture wdc_struct of Entity cpuc_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd in Library work.
Architecture cpuc_arch of Entity cpuc is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf in Library work.
Architecture behavioral of Entity cpu32bit is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu32bit> (Architecture <behavioral>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 89: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 94: Generating a Black Box for component <rom>.
Entity <cpu32bit> analyzed. Unit <cpu32bit> generated.

Analyzing Entity <cpuc> (Architecture <cpuc_arch>).
Entity <cpuc> analyzed. Unit <cpuc> generated.

Analyzing Entity <CPUC_IU> (Architecture <iuc_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPUC_IU> analyzed. Unit <CPUC_IU> generated.

Analyzing Entity <CPUC_CU> (Architecture <cuc_struct>).
Entity <CPUC_CU> analyzed. Unit <CPUC_CU> generated.

Analyzing Entity <CPUC_DU> (Architecture <duc_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd line 78: The following signals are missing in the process sensitivity list:
   acc_c<0><31>, acc_c<0><30>, acc_c<0><29>, acc_c<0><28>, acc_c<0><27>, acc_c<0><26>, acc_c<0><25>, acc_c<0><24>, acc_c<0><23>, acc_c<0><22>, acc_c<0><21>, acc_c<0><20>, acc_c<0><19>, acc_c<0><18>, acc_c<0><17>, acc_c<0><16>, acc_c<0><15>, acc_c<0><14>, acc_c<0><13>, acc_c<0><12>, acc_c<0><11>, acc_c<0><10>, acc_c<0><9>, acc_c<0><8>, acc_c<0><7>, acc_c<0><6>, acc_c<0><5>, acc_c<0><4>, acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><32>.
Entity <CPUC_DU> analyzed. Unit <CPUC_DU> generated.

Analyzing Entity <CPUC_OA> (Architecture <oac_struct>).
Entity <CPUC_OA> analyzed. Unit <CPUC_OA> generated.

Analyzing Entity <CPUC_WD> (Architecture <wdc_struct>).
Entity <CPUC_WD> analyzed. Unit <CPUC_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPUC_WD>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd.
    Found 27-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_WD> synthesized.


Synthesizing Unit <CPUC_OA>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd.
WARNING:Xst:646 - Signal <iadata_x<53:32>> is assigned but never used.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0292> created at line 107.
    Found 2-bit comparator greater for signal <$n0294> created at line 145.
    Found 27-bit adder for signal <$n0308> created at line 151.
    Found 2-bit adder for signal <$n0325> created at line 108.
    Found 27-bit register for signal <data_exp_c>.
    Found 27-bit register for signal <data_exp_i>.
    Found 1-bit register for signal <dexp_we_c>.
    Found 27-bit register for signal <iinc_c>.
    Found 27-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 27-bit register for signal <ireg_c>.
    Found 27-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_OA> synthesized.


Synthesizing Unit <CPUC_DU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd.
WARNING:Xst:646 - Signal <acc_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
WARNING:Xst:737 - Found 64-bit latch for signal <mul>.
    Found 2-bit comparator less for signal <$n0048> created at line 310.
    Found 32x32-bit multiplier for signal <$n0051>.
    Found 2-bit comparator greater for signal <$n0053> created at line 95.
    Found 1-bit xor2 for signal <$n0055> created at line 187.
    Found 1-bit xor2 for signal <$n0056> created at line 187.
    Found 1-bit xor2 for signal <$n0057> created at line 187.
    Found 1-bit xor2 for signal <$n0058> created at line 187.
    Found 1-bit xor2 for signal <$n0059> created at line 187.
    Found 1-bit xor2 for signal <$n0060> created at line 187.
    Found 1-bit xor2 for signal <$n0061> created at line 187.
    Found 1-bit xor2 for signal <$n0062> created at line 187.
    Found 1-bit xor2 for signal <$n0063> created at line 187.
    Found 1-bit xor2 for signal <$n0064> created at line 187.
    Found 1-bit xor2 for signal <$n0065> created at line 187.
    Found 1-bit xor2 for signal <$n0066> created at line 187.
    Found 1-bit xor2 for signal <$n0067> created at line 187.
    Found 1-bit xor2 for signal <$n0068> created at line 187.
    Found 1-bit xor2 for signal <$n0069> created at line 187.
    Found 1-bit xor2 for signal <$n0070> created at line 187.
    Found 1-bit xor2 for signal <$n0071> created at line 187.
    Found 1-bit xor2 for signal <$n0072> created at line 187.
    Found 1-bit xor2 for signal <$n0073> created at line 187.
    Found 1-bit xor2 for signal <$n0074> created at line 187.
    Found 1-bit xor2 for signal <$n0075> created at line 187.
    Found 1-bit xor2 for signal <$n0076> created at line 187.
    Found 1-bit xor2 for signal <$n0077> created at line 187.
    Found 1-bit xor2 for signal <$n0078> created at line 187.
    Found 1-bit xor2 for signal <$n0079> created at line 187.
    Found 1-bit xor2 for signal <$n0080> created at line 187.
    Found 1-bit xor2 for signal <$n0081> created at line 187.
    Found 1-bit xor2 for signal <$n0082> created at line 187.
    Found 1-bit xor2 for signal <$n0083> created at line 187.
    Found 1-bit xor2 for signal <$n0084> created at line 187.
    Found 1-bit xor2 for signal <$n0085> created at line 187.
    Found 1-bit xor2 for signal <$n0086> created at line 187.
    Found 33-bit subtractor for signal <$n0166>.
    Found 2-bit adder for signal <$n0240> created at line 69.
    Found 32-bit adder carry out for signal <$n0251> created at line 195.
    Found 1-bit xor2 for signal <$n0275> created at line 228.
    Found 99-bit register for signal <acc_c>.
    Found 33-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 96 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <CPUC_DU> synthesized.


Synthesizing Unit <CPUC_CU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd.
WARNING:Xst:646 - Signal <ndre_c> is assigned but never used.
WARNING:Xst:646 - Signal <ndwe_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
    Found finite state machine <FSM_0> for signal <E_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | nreset_in (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | none_e                                         |
    | Power Up State     | none_e                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <S_c>.
    Found 16x5-bit ROM for signal <$n0063>.
    Found 2-bit comparator greater for signal <$n0050> created at line 323.
    Found 2-bit comparator less for signal <$n0065> created at line 428.
    Found 2-bit comparator less for signal <$n0077> created at line 117.
    Found 2-bit adder for signal <$n0103> created at line 118.
    Found 27-bit register for signal <data_is_c>.
    Found 32-bit register for signal <idata_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 5-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <CPUC_CU> synthesized.


Synthesizing Unit <CPUC_IU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd.
WARNING:Xst:737 - Found 27-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 27-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 27-bit register for signal <pc>.
    Found 216-bit register for signal <stack_addrs_c>.
    Found 34 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred 216 Multiplexer(s).
Unit <CPUC_IU> synthesized.


Synthesizing Unit <cpuc>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd.
WARNING:Xst:1780 - Signal <dwait_valid> is never used or assigned.
Unit <cpuc> synthesized.


Synthesizing Unit <cpu32bit>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf.
WARNING:Xst:646 - Signal <IADDR_OUT<26:10>> is assigned but never used.
WARNING:Xst:646 - Signal <NADWE_OUT> is assigned but never used.
WARNING:Xst:646 - Signal <ADADDR_OUT> is assigned but never used.
Unit <cpu32bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
  16x5-bit ROM                     : 1
# Registers                        : 38
  27-bit register                  : 17
  3-bit register                   : 2
  32-bit register                  : 1
  5-bit register                   : 1
  1-bit register                   : 9
  2-bit register                   : 4
  33-bit register                  : 4
# Latches                          : 2
  64-bit latch                     : 1
  27-bit latch                     : 1
# Multiplexers                     : 13
  2-to-1 multiplexer               : 13
# Adders/Subtractors               : 8
  27-bit adder                     : 2
  2-bit adder                      : 4
  32-bit adder carry out           : 1
  33-bit subtractor                : 1
# Multipliers                      : 1
  32x32-bit multiplier             : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 33
  1-bit xor2                       : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
INFO:Xst:1784 - HDL ADVISOR - Multiplier(s) is(are) identified in your design. You can improve the performance of your multiplier by using the pipeline feature available with mult_style attribute.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <E_c> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: Executing edif2ngd -noa "ram.edn" "ram.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "ram.ngo"...
Launcher: Executing edif2ngd -noa "rom.edn" "rom.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "rom.ngo"...
Loading core <ram> for timing and area information for instance <XLXI_2>.
Loading core <rom> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch  <acc_c_1_32> (without init value) is constant in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_0> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_1> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_2> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_3> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_4> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_5> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_6> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_7> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_8> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_9> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_10> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_11> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_12> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_13> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_14> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_15> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_16> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_17> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_18> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_19> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_20> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_21> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_22> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_23> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_24> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_25> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_26> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_27> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_28> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_29> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_30> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_31> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPUC_CU>.

Optimizing unit <cpu32bit> ...

Optimizing unit <CPUC_WD> ...

Optimizing unit <CPUC_IU> ...

Optimizing unit <CPUC_CU> ...

Optimizing unit <CPUC_DU> ...

Optimizing unit <CPUC_OA> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1293 - FF/Latch  <XLXI_1_I2_E_c_FFd2> is constant in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_6> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_5> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_4> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_3> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_2> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_0> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_7> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_29> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_30> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_31> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_1> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_28> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_27> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_9> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_8> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_13> is unconnected in block <cpu32bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu32bit, actual ratio is 86.
Register XLXI_1_I2_E_c_FFd1 equivalent to XLXI_1_I2_int_start_c has been removed
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_31 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_27 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_29 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_28 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_4 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_32 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_int_start_c has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_6 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_11 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_13 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_14 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_16 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_15 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_17 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_18 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_19 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_20 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_21 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_22 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_23 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_26 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_24 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_25 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_30 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_9 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_1 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_7 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_8 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_12 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_2 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_5 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_4 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_3 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_10 has been replicated 3 time(s)
FlipFlop XLXI_1_I4_nreset_v_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1599  out of   1920    83%  
 Number of Slice Flip Flops:           602  out of   3840    15%  
 Number of 4 input LUTs:              3000  out of   3840    78%  
 Number of bonded IOBs:                 62  out of    141    43%  
 Number of BRAMs:                        4  out of     12    33%  
 Number of MULT18X18s:                   4  out of     12    33%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 532   |
NRESET_IN                          | BUFGP                  | 10    |
XLXI_1_I3__n00421_1(XLXI_1_I3__n00421_1:O)| NONE(*)(XLXI_1_I3_mul_14)| 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.569ns (Maximum Frequency: 36.273MHz)
   Minimum input arrival time before clock: 30.469ns
   Maximum output required time after clock: 21.811ns
   Maximum combinational path delay: 20.250ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\cpugen\applications\cpu32bit\xilinx/_ngo -i -p xc3s200-pq208-4 cpu32bit.ngc
cpu32bit.ngd 

Reading NGO file "C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.ngc" ...
Reading component libraries for design expansion...
Launcher: Executing edif2ngd -noa "ram.edn"
"c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/cpugen/applications/cpu32bit/xilinx/_ngo/ram.ngo"...
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i
Launcher: Executing edif2ngd -noa "rom.edn"
"c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"
INFO:NgdBuild - Release 6.1.03i - edif2ngd G.26
INFO:NgdBuild - Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Writing the design to "c:/cpugen/applications/cpu32bit/xilinx/_ngo/rom.ngo"...
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'NRESET_IN_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block XLXI_1_I1_iaddr_x<1>55 with type LUT3,
     pin I0 on block XLXI_1_I5_ndwe_c_N24721 with type LUT1,
     pin I0 on block XLXI_1_I1__n00251 with type LUT2,
     pin I2 on block XLXI_1_I2_ndre_x_SW0 with type LUT4,
     pin I1 on block XLXI_1_I3_skip1_SW0 with type LUT2,
     pin I0 on block XLXI_1_I2_TD_x<2> with type LUT4,
     pin I0 on block XLXI_1_I4__n02831 with type LUT2,
     pin I0 on block XLXI_1_I4_data_ox<0>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<1>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<2>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<3>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<4>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<5>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<6>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<7>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<8>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<9>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<10>1 with type LUT3,
     pin I1 on block XLXI_1_I2_TD_x<1> with type LUT4,
     pin I0 on block XLXI_1_I4_data_ox<11>1 with type LUT3

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 44204 kilobytes

Writing NGD file "cpu32bit.ngd" ...

Writing NGDBUILD log file "cpu32bit.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Total Number Slice Registers:       602 out of   3,840   15%
    Number used as Flip Flops:                   528
    Number used as Latches:                       74
  Number of 4 input LUTs:           2,962 out of   3,840   77%
Logic Distribution:
  Number of occupied Slices:                        1,577 out of   1,920   82%
    Number of Slices containing only related logic:   1,577 out of   1,577  100%
    Number of Slices containing unrelated logic:          0 out of   1,577    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          3,002 out of   3,840   78%
  Number used as logic:              2,962
  Number used as a route-thru:          40
  Number of bonded IOBs:               64 out of     141   45%
  Number of Block RAMs:                4 out of      12   33%
  Number of MULT18X18s:                4 out of      12   33%
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  301,968
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  85 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "cpu32bit_map.mrp" for details.
Completed process "Map".

Mapping Module cpu32bit . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o cpu32bit_map.ncd cpu32bit.ngd cpu32bit.pcf
Mapping Module cpu32bit: DONE



Started process "Place & Route".





Constraints file: cpu32bit.pcf

Loading device database for application Par from file "cpu32bit_map.ncd".
   "cpu32bit" is an NCD, version 2.38, device xc3s200, package pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  PREVIEW 1.27 2003-11-04.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            64 out of 141    45%
      Number of LOCed External IOBs    0 out of 64      0%

   Number of Slices                 1585 out of 1944   81%
      Number of MULT18X18s             4 out of 12     33%
      Number of RAMB16s                4 out of 12     33%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98d351) REAL time: 2 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
..........................................................................................
Phase 5.8 (Checksum:ddbe80) REAL time: 19 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 19 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 22 secs 

Writing design to file cpu32bit.ncd.

Total REAL time to Placer completion: 22 secs 
Total CPU time to Placer completion: 21 secs 


Phase 1: 12457 unrouted;       REAL time: 22 secs 

Phase 2: 12005 unrouted;       REAL time: 22 secs 

Phase 3: 8776 unrouted;       REAL time: 23 secs 

Phase 4: 0 unrouted;       REAL time: 49 secs 

Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 47 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|      CLK_IN_BUFGP       |  BUFGMUX1| No   |  371 |  0.318     |  0.631      |
+-------------------------+----------+------+------+------------+-------------+
|   NRESET_IN_BUFGP       |  BUFGMUX0| No   |  299 |  0.034     |  0.347      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_1_I3__n00421_1 |   Local  |      |   33 |  0.154     |  2.080      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 50 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu32bit.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Feb 27 22:12:04 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu32bit . . .
PAR command line: par -w -intstyle ise -ol std -t 1 cpu32bit_map.ncd cpu32bit.ncd cpu32bit.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.1.03i - sch2vhdl G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "NADWE_OUT" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:16 - Bus "ADADDR_OUT(26:0)" is connected to source pins
   and/or IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_utils.vhd in Library work.
Architecture cpuc_utils of Entity cpuc_utils is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd in Library work.
Architecture iuc_struct of Entity cpuc_iu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd in Library work.
Architecture cuc_struct of Entity cpuc_cu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd in Library work.
Architecture duc_struct of Entity cpuc_du is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd in Library work.
Architecture oac_struct of Entity cpuc_oa is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd in Library work.
Architecture wdc_struct of Entity cpuc_wd is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd in Library work.
Architecture cpuc_arch of Entity cpuc is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf in Library work.
Entity <cpu32bit> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu32bit> (Architecture <behavioral>).
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 89: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf line 94: Generating a Black Box for component <rom>.
Entity <cpu32bit> analyzed. Unit <cpu32bit> generated.

Analyzing Entity <cpuc> (Architecture <cpuc_arch>).
Entity <cpuc> analyzed. Unit <cpuc> generated.

Analyzing Entity <CPUC_IU> (Architecture <iuc_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPUC_IU> analyzed. Unit <CPUC_IU> generated.

Analyzing Entity <CPUC_CU> (Architecture <cuc_struct>).
Entity <CPUC_CU> analyzed. Unit <CPUC_CU> generated.

Analyzing Entity <CPUC_DU> (Architecture <duc_struct>).
WARNING:Xst:819 - C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd line 78: The following signals are missing in the process sensitivity list:
   acc_c<0><31>, acc_c<0><30>, acc_c<0><29>, acc_c<0><28>, acc_c<0><27>, acc_c<0><26>, acc_c<0><25>, acc_c<0><24>, acc_c<0><23>, acc_c<0><22>, acc_c<0><21>, acc_c<0><20>, acc_c<0><19>, acc_c<0><18>, acc_c<0><17>, acc_c<0><16>, acc_c<0><15>, acc_c<0><14>, acc_c<0><13>, acc_c<0><12>, acc_c<0><11>, acc_c<0><10>, acc_c<0><9>, acc_c<0><8>, acc_c<0><7>, acc_c<0><6>, acc_c<0><5>, acc_c<0><4>, acc_c<0><3>, acc_c<0><2>, acc_c<0><1>, acc_c<0><0>, acc_c<0><32>.
Entity <CPUC_DU> analyzed. Unit <CPUC_DU> generated.

Analyzing Entity <CPUC_OA> (Architecture <oac_struct>).
Entity <CPUC_OA> analyzed. Unit <CPUC_OA> generated.

Analyzing Entity <CPUC_WD> (Architecture <wdc_struct>).
Entity <CPUC_WD> analyzed. Unit <CPUC_WD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPUC_WD>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_wd.vhd.
    Found 27-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_WD> synthesized.


Synthesizing Unit <CPUC_OA>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_oa.vhd.
WARNING:Xst:646 - Signal <iadata_x<53:32>> is assigned but never used.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0292> created at line 107.
    Found 2-bit comparator greater for signal <$n0294> created at line 145.
    Found 27-bit adder for signal <$n0308> created at line 151.
    Found 2-bit adder for signal <$n0325> created at line 108.
    Found 27-bit register for signal <data_exp_c>.
    Found 27-bit register for signal <data_exp_i>.
    Found 1-bit register for signal <dexp_we_c>.
    Found 27-bit register for signal <iinc_c>.
    Found 27-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 27-bit register for signal <ireg_c>.
    Found 27-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 27 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <CPUC_OA> synthesized.


Synthesizing Unit <CPUC_DU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_du.vhd.
WARNING:Xst:646 - Signal <acc_i<2:1>> is assigned but never used.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
WARNING:Xst:737 - Found 64-bit latch for signal <mul>.
    Found 2-bit comparator less for signal <$n0048> created at line 310.
    Found 32x32-bit multiplier for signal <$n0051>.
    Found 2-bit comparator greater for signal <$n0053> created at line 95.
    Found 1-bit xor2 for signal <$n0055> created at line 187.
    Found 1-bit xor2 for signal <$n0056> created at line 187.
    Found 1-bit xor2 for signal <$n0057> created at line 187.
    Found 1-bit xor2 for signal <$n0058> created at line 187.
    Found 1-bit xor2 for signal <$n0059> created at line 187.
    Found 1-bit xor2 for signal <$n0060> created at line 187.
    Found 1-bit xor2 for signal <$n0061> created at line 187.
    Found 1-bit xor2 for signal <$n0062> created at line 187.
    Found 1-bit xor2 for signal <$n0063> created at line 187.
    Found 1-bit xor2 for signal <$n0064> created at line 187.
    Found 1-bit xor2 for signal <$n0065> created at line 187.
    Found 1-bit xor2 for signal <$n0066> created at line 187.
    Found 1-bit xor2 for signal <$n0067> created at line 187.
    Found 1-bit xor2 for signal <$n0068> created at line 187.
    Found 1-bit xor2 for signal <$n0069> created at line 187.
    Found 1-bit xor2 for signal <$n0070> created at line 187.
    Found 1-bit xor2 for signal <$n0071> created at line 187.
    Found 1-bit xor2 for signal <$n0072> created at line 187.
    Found 1-bit xor2 for signal <$n0073> created at line 187.
    Found 1-bit xor2 for signal <$n0074> created at line 187.
    Found 1-bit xor2 for signal <$n0075> created at line 187.
    Found 1-bit xor2 for signal <$n0076> created at line 187.
    Found 1-bit xor2 for signal <$n0077> created at line 187.
    Found 1-bit xor2 for signal <$n0078> created at line 187.
    Found 1-bit xor2 for signal <$n0079> created at line 187.
    Found 1-bit xor2 for signal <$n0080> created at line 187.
    Found 1-bit xor2 for signal <$n0081> created at line 187.
    Found 1-bit xor2 for signal <$n0082> created at line 187.
    Found 1-bit xor2 for signal <$n0083> created at line 187.
    Found 1-bit xor2 for signal <$n0084> created at line 187.
    Found 1-bit xor2 for signal <$n0085> created at line 187.
    Found 1-bit xor2 for signal <$n0086> created at line 187.
    Found 33-bit subtractor for signal <$n0166>.
    Found 2-bit adder for signal <$n0240> created at line 69.
    Found 32-bit adder carry out for signal <$n0251> created at line 195.
    Found 1-bit xor2 for signal <$n0275> created at line 228.
    Found 99-bit register for signal <acc_c>.
    Found 33-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 96 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 135 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred  96 Multiplexer(s).
Unit <CPUC_DU> synthesized.


Synthesizing Unit <CPUC_CU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_cu.vhd.
WARNING:Xst:646 - Signal <ndre_c> is assigned but never used.
WARNING:Xst:646 - Signal <ndwe_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
    Found finite state machine <FSM_0> for signal <E_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | nreset_in (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | none_e                                         |
    | Power Up State     | none_e                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <S_c>.
    Found 16x5-bit ROM for signal <$n0063>.
    Found 2-bit comparator greater for signal <$n0050> created at line 323.
    Found 2-bit comparator less for signal <$n0065> created at line 428.
    Found 2-bit comparator less for signal <$n0077> created at line 117.
    Found 2-bit adder for signal <$n0103> created at line 118.
    Found 27-bit register for signal <data_is_c>.
    Found 32-bit register for signal <idata_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 5-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <CPUC_CU> synthesized.


Synthesizing Unit <CPUC_IU>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC_iu.vhd.
WARNING:Xst:737 - Found 27-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 27-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 27-bit register for signal <pc>.
    Found 216-bit register for signal <stack_addrs_c>.
    Found 34 1-bit 2-to-1 multiplexers.
    Summary:
	inferred 245 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred 216 Multiplexer(s).
Unit <CPUC_IU> synthesized.


Synthesizing Unit <cpuc>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/../cpuC.vhd.
WARNING:Xst:1780 - Signal <dwait_valid> is never used or assigned.
Unit <cpuc> synthesized.


Synthesizing Unit <cpu32bit>.
    Related source file is C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.vhf.
WARNING:Xst:646 - Signal <IADDR_OUT<26:10>> is assigned but never used.
WARNING:Xst:646 - Signal <NADWE_OUT> is assigned but never used.
WARNING:Xst:646 - Signal <ADADDR_OUT> is assigned but never used.
Unit <cpu32bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
  16x5-bit ROM                     : 1
# Registers                        : 38
  27-bit register                  : 17
  3-bit register                   : 2
  32-bit register                  : 1
  5-bit register                   : 1
  1-bit register                   : 9
  2-bit register                   : 4
  33-bit register                  : 4
# Latches                          : 2
  64-bit latch                     : 1
  27-bit latch                     : 1
# Multiplexers                     : 13
  2-to-1 multiplexer               : 13
# Adders/Subtractors               : 8
  27-bit adder                     : 2
  2-bit adder                      : 4
  32-bit adder carry out           : 1
  33-bit subtractor                : 1
# Multipliers                      : 1
  32x32-bit multiplier             : 1
# Comparators                      : 10
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
# Xors                             : 33
  1-bit xor2                       : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
INFO:Xst:1784 - HDL ADVISOR - Multiplier(s) is(are) identified in your design. You can improve the performance of your multiplier by using the pipeline feature available with mult_style attribute.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <E_c> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "ram.ngo" is up to date.
Launcher: "rom.ngo" is up to date.
Loading core <ram> for timing and area information for instance <XLXI_2>.
Loading core <rom> for timing and area information for instance <XLXI_3>.
WARNING:Xst:1710 - FF/Latch  <acc_c_1_32> (without init value) is constant in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_0> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_1> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_2> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_3> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_4> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_5> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_6> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_7> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_8> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_9> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_10> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_11> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_12> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_13> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_14> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_15> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_16> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_17> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_18> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_19> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_20> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_21> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_22> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_23> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_24> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_25> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_26> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_27> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_28> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_29> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_30> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <acc_c_2_31> is unconnected in block <CPUC_DU>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPUC_CU>.

Optimizing unit <cpu32bit> ...

Optimizing unit <CPUC_WD> ...

Optimizing unit <CPUC_IU> ...

Optimizing unit <CPUC_CU> ...

Optimizing unit <CPUC_DU> ...

Optimizing unit <CPUC_OA> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_pc_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_0_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_1_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_2_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_3_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_4_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_5_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_6_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_stack_addrs_c_7_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_13> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I1_eaddr_x_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1293 - FF/Latch  <XLXI_1_I2_E_c_FFd2> is constant in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_11> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_6> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_5> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_4> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_3> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_2> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_0> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_7> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_29> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_30> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_31> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_12> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_18> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_1> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_28> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_27> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_26> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_25> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_24> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_23> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_22> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_21> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_20> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_19> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_10> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_9> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_8> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_17> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_16> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_15> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_14> is unconnected in block <cpu32bit>.
WARNING:Xst:1291 - FF/Latch <XLXI_1_I2_idata_c_13> is unconnected in block <cpu32bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu32bit, actual ratio is 86.
Register XLXI_1_I2_E_c_FFd1 equivalent to XLXI_1_I2_int_start_c has been removed
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_31 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_27 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_29 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_28 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_4 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_32 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_int_start_c has been replicated 1 time(s)
FlipFlop XLXI_1_I3_acc_c_0_6 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_11 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_13 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_14 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_16 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_15 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_17 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_18 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_19 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_20 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_21 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_22 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_23 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_26 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_24 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_25 has been replicated 2 time(s)
FlipFlop XLXI_1_I3_acc_c_0_30 has been replicated 2 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_9 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_1 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_7 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_8 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_12 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_2 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_5 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_4 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_3 has been replicated 3 time(s)
FlipFlop XLXI_1_I3_acc_c_0_10 has been replicated 3 time(s)
FlipFlop XLXI_1_I4_nreset_v_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1599  out of   1920    83%  
 Number of Slice Flip Flops:           602  out of   3840    15%  
 Number of 4 input LUTs:              3000  out of   3840    78%  
 Number of bonded IOBs:                 62  out of    141    43%  
 Number of BRAMs:                        4  out of     12    33%  
 Number of MULT18X18s:                   4  out of     12    33%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | BUFGP                  | 532   |
NRESET_IN                          | BUFGP                  | 10    |
XLXI_1_I3__n00421_1(XLXI_1_I3__n00421_1:O)| NONE(*)(XLXI_1_I3_mul_14)| 64    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.569ns (Maximum Frequency: 36.273MHz)
   Minimum input arrival time before clock: 30.469ns
   Maximum output required time after clock: 21.811ns
   Maximum combinational path delay: 20.250ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\cpugen\applications\cpu32bit\xilinx/_ngo -i -p xc3s200-pq208-4 cpu32bit.ngc
cpu32bit.ngd 

Reading NGO file "C:/CpuGen/Applications/Cpu32bit/Xilinx/cpu32bit.ngc" ...
Reading component libraries for design expansion...
Launcher: "ram.ngo" is up to date.
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\ram.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i
Launcher: "rom.ngo" is up to date.
Loading design module "c:\cpugen\applications\cpu32bit\xilinx\_ngo\rom.ngo"...
blkmemsp_v5_0, Coregen 6.1.03i

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'NRESET_IN_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block XLXI_1_I1_iaddr_x<1>55 with type LUT3,
     pin I0 on block XLXI_1_I5_ndwe_c_N24721 with type LUT1,
     pin I0 on block XLXI_1_I1__n00251 with type LUT2,
     pin I2 on block XLXI_1_I2_ndre_x_SW0 with type LUT4,
     pin I1 on block XLXI_1_I3_skip1_SW0 with type LUT2,
     pin I0 on block XLXI_1_I2_TD_x<2> with type LUT4,
     pin I0 on block XLXI_1_I4__n02831 with type LUT2,
     pin I0 on block XLXI_1_I4_data_ox<0>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<1>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<2>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<3>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<4>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<5>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<6>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<7>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<8>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<9>1 with type LUT3,
     pin I0 on block XLXI_1_I4_data_ox<10>1 with type LUT3,
     pin I1 on block XLXI_1_I2_TD_x<1> with type LUT4,
     pin I0 on block XLXI_1_I4_data_ox<11>1 with type LUT3

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 44144 kilobytes

Writing NGD file "cpu32bit.ngd" ...

Writing NGDBUILD log file "cpu32bit.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Total Number Slice Registers:       602 out of   3,840   15%
    Number used as Flip Flops:                   528
    Number used as Latches:                       74
  Number of 4 input LUTs:           2,962 out of   3,840   77%
Logic Distribution:
  Number of occupied Slices:                        1,577 out of   1,920   82%
    Number of Slices containing only related logic:   1,577 out of   1,577  100%
    Number of Slices containing unrelated logic:          0 out of   1,577    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          3,002 out of   3,840   78%
  Number used as logic:              2,962
  Number used as a route-thru:          40
  Number of bonded IOBs:               64 out of     141   45%
  Number of Block RAMs:                4 out of      12   33%
  Number of MULT18X18s:                4 out of      12   33%
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  301,968
Additional JTAG gate count for IOBs:  3,072
Peak Memory Usage:  85 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "cpu32bit_map.mrp" for details.
Completed process "Map".

Mapping Module cpu32bit . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o cpu32bit_map.ncd cpu32bit.ngd cpu32bit.pcf
Mapping Module cpu32bit: DONE



Started process "Place & Route".





Constraints file: cpu32bit.pcf

Loading device database for application Par from file "cpu32bit_map.ncd".
   "cpu32bit" is an NCD, version 2.38, device xc3s200, package pq208, speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  PREVIEW 1.27 2003-11-04.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            64 out of 141    45%
      Number of LOCed External IOBs    0 out of 64      0%

   Number of Slices                 1585 out of 1944   81%
      Number of MULT18X18s             4 out of 12     33%
      Number of RAMB16s                4 out of 12     33%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98d351) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..........................................................................................
Phase 5.8 (Checksum:ddbe80) REAL time: 18 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 18 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 20 secs 

Writing design to file cpu32bit.ncd.

Total REAL time to Placer completion: 21 secs 
Total CPU time to Placer completion: 21 secs 


Phase 1: 12457 unrouted;       REAL time: 21 secs 

Phase 2: 12005 unrouted;       REAL time: 21 secs 

Phase 3: 8776 unrouted;       REAL time: 22 secs 

Phase 4: 0 unrouted;       REAL time: 46 secs 

Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 47 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|      CLK_IN_BUFGP       |  BUFGMUX1| No   |  371 |  0.318     |  0.631      |
+-------------------------+----------+------+------+------------+-------------+
|   NRESET_IN_BUFGP       |  BUFGMUX0| No   |  299 |  0.034     |  0.347      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_1_I3__n00421_1 |   Local  |      |   33 |  0.154     |  2.080      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 47 secs 

Peak Memory Usage:  77 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu32bit.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Feb 27 22:14:49 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu32bit . . .
PAR command line: par -w -intstyle ise -ol std -t 1 cpu32bit_map.ncd cpu32bit.ncd cpu32bit.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".


