$date
	Sat Oct 22 21:15:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#746125
b100 !
1"
#746126
b100 &
b100 %
1$
#746127
0"
#746130
b10 &
b10 %
#746134
b1 &
1#
b1 %
#746138
b0 &
b0 %
0#
0$
#1801833
b10100 !
1"
#1801834
b10100 &
b10100 %
1$
#1801835
0"
#1801838
b1010 &
b1010 %
#1801842
b101 &
b101 %
#1801846
b10000 &
b10000 %
#1801850
b1000 &
b1000 %
#1801854
b100 &
b100 %
#1801858
b10 &
b10 %
#1801862
b1 &
1#
b1 %
#1801866
b0 &
b0 %
0#
0$
#2818643
b10110 !
1"
#2818646
b10110 &
b10110 %
1$
#2818647
0"
#2818650
b1011 &
b1011 %
#2818654
b100010 &
b100010 %
#2818658
b10001 &
b10001 %
#2818662
b110100 &
b110100 %
#2818666
b11010 &
b11010 %
#2818670
b1101 &
b1101 %
#2818674
b101000 &
b101000 %
#2818678
b10100 &
b10100 %
#2818682
b1010 &
b1010 %
#2818686
b101 &
b101 %
#2818690
b10000 &
b10000 %
#2818694
b1000 &
b1000 %
#2818698
b100 &
b100 %
#2818702
b10 &
b10 %
#2818706
b1 &
b1 %
1#
#2818710
b0 &
0#
b0 %
0$
#4500012
