{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495287862161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495287862171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 10:44:22 2017 " "Processing started: Sat May 20 10:44:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495287862171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287862171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialToParallel -c serialToParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off serialToParallel -c serialToParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287862171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495287862511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495287862511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrecovery_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockrecovery_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockRecovery_tb-arq " "Found design unit 1: clockRecovery_tb-arq" {  } { { "clockRecovery_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery_tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875651 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockRecovery_tb " "Found entity 1: clockRecovery_tb" {  } { { "clockRecovery_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery_tb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtoparallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialtoparallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialToParallel-behavior " "Found design unit 1: serialToParallel-behavior" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialToParallel " "Found entity 1: serialToParallel" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-behavior " "Found design unit 1: edgeDetector-behavior" {  } { { "edgeDetector.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/edgeDetector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/edgeDetector.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockrecovery.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockrecovery.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockRecovery-behavior " "Found design unit 1: clockRecovery-behavior" {  } { { "clockRecovery.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockRecovery " "Found entity 1: clockRecovery" {  } { { "clockRecovery.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockRecovery.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider8-behavior " "Found design unit 1: clockDivider8-behavior" {  } { { "clockDivider8.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider8 " "Found entity 1: clockDivider8" {  } { { "clockDivider8.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider8_tb-behavior " "Found design unit 1: clockDivider8_tb-behavior" {  } { { "clockDivider8_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875671 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider8_tb " "Found entity 1: clockDivider8_tb" {  } { { "clockDivider8_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/clockDivider8_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_tb-behavior " "Found design unit 1: pll_tb-behavior" {  } { { "pll_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875671 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_tb " "Found entity 1: pll_tb" {  } { { "pll_tb.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/pll_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495287875671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "rdcck serialToParallel.vhd(78) " "VHDL Association List error at serialToParallel.vhd(78): formal \"rdcck\" does not exist" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 78 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rdclk serialToParallel.vhd(76) " "VHDL error at serialToParallel.vhd(76): formal port or parameter \"rdclk\" must have actual or default value" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rdclk serialToParallel.vhd(30) " "HDL error at serialToParallel.vhd(30): see declaration for object \"rdclk\"" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 30 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rdreq serialToParallel.vhd(76) " "VHDL error at serialToParallel.vhd(76): formal port or parameter \"rdreq\" must have actual or default value" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rdreq serialToParallel.vhd(31) " "HDL error at serialToParallel.vhd(31): see declaration for object \"rdreq\"" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 31 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wrclk serialToParallel.vhd(76) " "VHDL error at serialToParallel.vhd(76): formal port or parameter \"wrclk\" must have actual or default value" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wrclk serialToParallel.vhd(32) " "HDL error at serialToParallel.vhd(32): see declaration for object \"wrclk\"" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 32 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wrreq serialToParallel.vhd(76) " "VHDL error at serialToParallel.vhd(76): formal port or parameter \"wrreq\" must have actual or default value" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 76 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wrreq serialToParallel.vhd(33) " "HDL error at serialToParallel.vhd(33): see declaration for object \"wrreq\"" {  } { { "serialToParallel.vhd" "" { Text "D:/Documentos/Circuitos/Projeto Microprocessadores/serialToParallelConverter/serialToParallel.vhd" 33 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495287875671 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495287875831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 20 10:44:35 2017 " "Processing ended: Sat May 20 10:44:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495287875831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495287875831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495287875831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495287875831 ""}
