// Seed: 1547158859
module module_0 ();
  initial begin : LABEL_0
    #1;
  end
  wire id_1;
  assign module_2.type_30 = 0;
  logic [7:0] id_2;
  assign id_2[1'b0] = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input  uwire   id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  buf primCall (id_0, id_1);
  module_0 modCall_1 ();
endmodule
module module_0 (
    input wand id_0,
    input wire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 sample,
    output tri id_5
    , id_23,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9,
    output tri1 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output supply1 id_13,
    input wor id_14,
    input tri id_15,
    output tri id_16
    , id_24,
    output wire id_17,
    output tri0 id_18,
    input wand id_19,
    input tri1 id_20,
    output wor id_21
);
  wire module_2 = id_24;
  module_0 modCall_1 ();
endmodule
