// Zack Fravel
// System Synthesis and Modeling
// Final Project

module CPU();

// ports

// connections

endmodule
