# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arty.srcs/sources_1/new/pwm.vhd" \
"../../../../arty.srcs/sources_1/new/uart.vhd" \
"../../../../arty.srcs/sources_1/new/top_level.vhd" \
"../../../../arty.srcs/sim_1/new/top_level_tb.vhd" \

# Do not sort compile order
nosort
