# Simple-ALU
This project provides a simple Arithmetic Logic Unit (ALU) developed in Verilog.

## ALU Supported Features

* Addition (add)
* Subtraction (sub)
* Bitwise AND (and)
* Bitwise OR (or)
* Bitwise XOR (xor)
* Bitwise NOT (not)
* Logical Left Shift (shift left)
* Logical Right Shift (shift right)

## Flags

* `Zero Flag` - Indicates if the result is zero.
* `Carry Flag` - Indicates if there is a carry-out from the most significant bit.

## Additional Modules
The project also includes Verilog modules for individual gates, implemented in various bit-width versions:

- 1-bit gates 
- 4-bit gates
- 8-bit gates
- 16-bit gates

These modules can be reused independently in other projects.

## Modules Truth Tables
#### AND Truth Graph
![AND](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/AND_Truth_Graph.png)

#### NOT Truth Graph
![NOT](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/NOT_Truth_Graph.png)

#### OR Truth Graph
![OR](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/OR_Truth_Graph.png)

#### XOR Truth Graph
![XOR](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/XOR_Truth_Graph.png)

#### MUX Truth Graph
![MUX](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/MUX_Truth_Graph.png)

#### DMUX Truth Graph
![DMUX](https://github.com/AI-fergan/Verilog-ALU/blob/main/screenshots/DMUX_Truth_Graph.png)


