# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab4.srcs/sources_1/new/mmcm.vhd" \
"../../../../Lab4.srcs/sources_1/new/lab4_top.vhd" \
"../../../../Lab4.srcs/sources_1/new/uart_rx.vhd" \
"../../../../Lab4.srcs/sources_1/new/uart_tx.vhd" \
"../../../../Lab4.srcs/sources_1/new/uart_master.vhd" \

# Do not sort compile order
nosort
