#Start recording tcl command: 9/20/2024 14:17:01
#Project Location: C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice; Project name: cva6_1
prj_open "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/fpga/lattice/cva6_1.rdf"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/ariane_testharness.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/ariane_peripherals.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/rvfi_tracer.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/common/uart.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/common/SimDTM.sv" "C:/code/cva6-softcore-contest-joshloo/cva6-softcore-contest/corev_apu/tb/common/SimJTAG.sv"
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "top" "ariane"
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "hdl_sort" "on"
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "VerilogStandard" "System Verilog"
prj_run Export -impl impl_1
prj_set_impl_opt synthesis "lse"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_set_impl_opt -impl "impl_1" "top" "plic_top"
prj_set_impl_opt synthesis "synplify"
prj_set_impl_opt -impl "impl_1" "hdl_sort" "off"
prj_set_impl_opt -impl "impl_1" "top" "cva6"
prj_run Export -impl impl_1
#Stop recording: 9/23/2024 13:08:29
