// Seed: 2132539422
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11,
    output supply1 id_12,
    output supply1 id_13,
    input supply1 id_14
);
  logic id_16;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    output tri id_9
);
  assign id_1 = -1;
  assign id_9 = id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_7,
      id_6,
      id_0,
      id_7,
      id_2,
      id_1,
      id_3,
      id_7,
      id_3,
      id_9,
      id_1,
      id_2
  );
  assign modCall_1.id_10 = 0;
endmodule
