
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: _364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016314    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000530    0.000265    0.000265 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.019053    0.030493    0.075473    0.075738 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.030494    0.000253    0.075991 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.026293    0.035421    0.088643    0.164633 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.035423    0.000281    0.164914 ^ _364_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.019054    0.076922    0.274444    0.439357 v _364_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         uart1.counter[2] (net)
                      0.076923    0.000385    0.439743 v _312_/C (sky130_fd_sc_hd__and4_2)
     7    0.025788    0.064240    0.197723    0.637466 v _312_/X (sky130_fd_sc_hd__and4_2)
                                                         _128_ (net)
                      0.064246    0.000673    0.638139 v _319_/C (sky130_fd_sc_hd__and3_1)
     3    0.010025    0.047870    0.148580    0.786719 v _319_/X (sky130_fd_sc_hd__and3_1)
                                                         _133_ (net)
                      0.047870    0.000047    0.786766 v _325_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.002853    0.076969    0.099958    0.886724 ^ _325_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         _137_ (net)
                      0.076969    0.000025    0.886749 ^ _326_/B1 (sky130_fd_sc_hd__a41oi_1)
     1    0.002826    0.061821    0.028068    0.914817 v _326_/Y (sky130_fd_sc_hd__a41oi_1)
                                                         _138_ (net)
                      0.061821    0.000033    0.914850 v _327_/B (sky130_fd_sc_hd__and2_1)
     1    0.002431    0.024278    0.105592    1.020442 v _327_/X (sky130_fd_sc_hd__and2_1)
                                                         _014_ (net)
                      0.024278    0.000021    1.020463 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.020463   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.016314    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000530    0.000266   10.000266 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.019053    0.030493    0.075472   10.075738 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.030494    0.000253   10.075991 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.026293    0.035421    0.088643   10.164634 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.035422    0.000250   10.164885 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.164885   clock reconvergence pessimism
                                 -0.070579   10.094305   library setup time
                                             10.094305   data required time
---------------------------------------------------------------------------------------------
                                             10.094305   data required time
                                             -1.020463   data arrival time
---------------------------------------------------------------------------------------------
                                              9.073842   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 _376__32/HI
 _377__33/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
