Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 729371d6480a438c8d80597c0ecc884f --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L cic_compiler_v4_0_15 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_dwidth_converter_v1_1_21 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xbip_dsp48_macro_v3_0_18 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axis_broadcaster_v1_1_21 -L axis_combiner_v1_1_20 -L axi_protocol_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'm_axis_tdata' [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:938]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axis_tvalid' [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:939]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 64 for port 'DI' [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/ipshared/8cfb/src/axis_ram_writer.v:74]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 64 for port 'DO' [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/ipshared/8cfb/src/axis_ram_writer.v:77]
WARNING: [VRFC 10-5021] port 'adc_dat_b_i' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.srcs/sim_1/new/testbench.v:32]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:942]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:952]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:990]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/sim/system.v:1216]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [/home/acoustics/Documents/RP/Pavel_Demin/tmp/adc_test.ip_user_files/bd/system/ip/system_ps_0_0/sim/system_ps_0_0.v:307]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package cic_compiler_v4_0_15.toolbox_pkg
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_pkg
Compiling package cic_compiler_v4_0_15.cic_compiler_v4_0_15_hdl_comps
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_pkg
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_hdl_pkg
Compiling package xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_viv_com...
Compiling package xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.AXI4_multi_adder(AXIS_TDATA_WIDT...
Compiling module xil_defaultlib.system_AXI4_multi_adder_0_1
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_broadcaster_v1_1_21.axis_broadcaster_v1_1_21_core(C_...
Compiling module xil_defaultlib.tdata_system_ch1_output_dac_mem_...
Compiling module xil_defaultlib.tuser_system_ch1_output_dac_mem_...
Compiling module xil_defaultlib.top_system_ch1_output_dac_mem_sp...
Compiling module xil_defaultlib.system_ch1_output_dac_mem_split_...
Compiling module xil_defaultlib.axis_constant
Compiling module xil_defaultlib.system_phase_1_0
Compiling module xil_defaultlib.axis_red_pitaya_adc_default
Compiling module xil_defaultlib.system_adc_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_combiner_v1_1_20.axis_combiner_v1_1_20_top(C_FAMI...
Compiling module xil_defaultlib.system_axis_combiner_0_0
Compiling module xil_defaultlib.axis_constant(AXIS_TDATA_WIDTH=1...
Compiling module xil_defaultlib.system_phase_0_1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axi_cfg_register(CFG_DATA_WIDTH=...
Compiling module xil_defaultlib.system_cfg_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_broadcaster_v1_1_21.axis_broadcaster_v1_1_21_core(C_...
Compiling module xil_defaultlib.tdata_system_axis_broadcaster_0_...
Compiling module xil_defaultlib.tuser_system_axis_broadcaster_0_...
Compiling module xil_defaultlib.top_system_axis_broadcaster_0_2(...
Compiling module xil_defaultlib.system_axis_broadcaster_0_2
Compiling module xil_defaultlib.tdata_system_ch1_mem_fb_split_0(...
Compiling module xil_defaultlib.tuser_system_ch1_mem_fb_split_0(...
Compiling module xil_defaultlib.top_system_ch1_mem_fb_split_0(C_...
Compiling module xil_defaultlib.system_ch1_mem_fb_split_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_broadcaster_v1_1_21.axis_broadcaster_v1_1_21_core(C_...
Compiling module xil_defaultlib.tdata_system_axis_broadcaster_0_...
Compiling module xil_defaultlib.tuser_system_axis_broadcaster_0_...
Compiling module xil_defaultlib.top_system_axis_broadcaster_0_0(...
Compiling module xil_defaultlib.system_axis_broadcaster_0_0
Compiling architecture synth of entity cic_compiler_v4_0_15.dec_shifter [\dec_shifter(in_width=80,shft_ra...]
Compiling architecture synth of entity cic_compiler_v4_0_15.dec_scaler [\dec_scaler(in_width=80,rate_wid...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=2,family=(p...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=0,family=(p...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=1,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_unfolded [\int_comb_stage_unfolded(c_int_o...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=2,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=5,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture structural of entity cic_compiler_v4_0_15.add_sub [\add_sub(family=(p_mult18s,true,...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=1,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.emb_calc [\emb_calc(param=((p_mult18s,true...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=0,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay [\delay(delay_len=2,family=(p_mul...]
Compiling architecture struct_all of entity cic_compiler_v4_0_15.delay_bit [\delay_bit(delay_len=3,family=(p...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_stage_folded [\int_comb_stage_folded(c_int_or_...]
Compiling architecture synth of entity cic_compiler_v4_0_15.int_comb_section [\int_comb_section(c_int_or_comb=...]
Compiling architecture synth of entity cic_compiler_v4_0_15.decimate [\decimate(c_num_stages=6,c_input...]
Compiling architecture synth of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15_viv [\cic_compiler_v4_0_15_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15 [\cic_compiler_v4_0_15(c_componen...]
Compiling architecture system_cic_0_0_arch of entity xil_defaultlib.system_cic_0_0 [system_cic_0_0_default]
Compiling architecture synth of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15_viv [\cic_compiler_v4_0_15_viv(c_comp...]
Compiling architecture xilinx of entity cic_compiler_v4_0_15.cic_compiler_v4_0_15 [\cic_compiler_v4_0_15(c_componen...]
Compiling architecture system_cic_0_1_arch of entity xil_defaultlib.system_cic_0_1 [system_cic_0_1_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_const_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_const_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_const_1_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_dwidth_converter_v1_1_21.axis_dwidth_converter_v1_1_21_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_22.axis_register_slice_v1_1_22_axis...
Compiling module axis_dwidth_converter_v1_1_21.axis_dwidth_converter_v1_1_21_ax...
Compiling module xil_defaultlib.system_conv_0_0
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.axis_red_pitaya_dac_default
Compiling module xil_defaultlib.system_dac_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=30,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_eff_lut [\dds_compiler_v6_0_20_eff_lut(c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_6.xbip_dsp48_multadd_v3_0_6_viv [\xbip_dsp48_multadd_v3_0_6_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_eff [\dds_compiler_v6_0_20_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture system_dds_0_0_arch of entity xil_defaultlib.system_dds_0_0 [system_dds_0_0_default]
Compiling module xil_defaultlib.system_phase_0_2
Compiling module unisims_ver.DNA_PORT_default
Compiling module xil_defaultlib.dna_reader
Compiling module xil_defaultlib.system_dna_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=16...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18_viv [\xbip_dsp48_macro_v3_0_18_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_18.xbip_dsp48_macro_v3_0_18 [\xbip_dsp48_macro_v3_0_18(c_xdev...]
Compiling architecture system_mult_0_0_arch of entity xil_defaultlib.system_mult_0_0 [system_mult_0_0_default]
Compiling module xil_defaultlib.system_axis_combiner_0_1
Compiling module xil_defaultlib.system_phase_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_pll_0_0_clk_wiz
Compiling module xil_defaultlib.system_pll_0_0
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_g...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_f...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_s...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_d...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_o...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_PROTOCO...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10_a...
Compiling module processing_system7_vip_v1_0_10.processing_system7_vip_v1_0_10(C...
Compiling module xil_defaultlib.system_ps_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1TR9QEX
Compiling module xil_defaultlib.m01_couplers_imp_IH4294
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module xil_defaultlib.system_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1OVXGTK
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_ps_0_axi_periph_0
Compiling module xil_defaultlib.axis_variable(AXIS_TDATA_WIDTH=1...
Compiling module xil_defaultlib.system_rate_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_rst_0_0_arch of entity xil_defaultlib.system_rst_0_0 [system_rst_0_0_default]
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_0_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_1_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_TO...
Compiling module xil_defaultlib.system_slice_2_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_3_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_4_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_5_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_6_0
Compiling module xil_defaultlib.port_slicer(DIN_WIDTH=160,DIN_FR...
Compiling module xil_defaultlib.system_slice_7_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.system_concat_1_0
Compiling module xil_defaultlib.axi_sts_register(STS_DATA_WIDTH=...
Compiling module xil_defaultlib.system_sts_0_0
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.axis_ram_writer(ADDR_WIDTH=16,AX...
Compiling module xil_defaultlib.system_writer_0_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
