Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Mar 12 19:00:58 2022
| Host         : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./project.rpt
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Physopt postRoute
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 68064 |     0 |          0 |    117120 | 58.11 |
|   LUT as Logic             | 67833 |     0 |          0 |    117120 | 57.92 |
|   LUT as Memory            |   231 |     0 |          0 |     57600 |  0.40 |
|     LUT as Distributed RAM |   188 |     0 |            |           |       |
|     LUT as Shift Register  |    43 |     0 |            |           |       |
| CLB Registers              | 46136 |     0 |          0 |    234240 | 19.70 |
|   Register as Flip Flop    | 46136 |     0 |          0 |    234240 | 19.70 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  1923 |     0 |          0 |     14640 | 13.14 |
| F7 Muxes                   |   130 |     0 |          0 |     58560 |  0.22 |
| F8 Muxes                   |     0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 218   |          Yes |           - |          Set |
| 44819 |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 1075  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 12179 |     0 |          0 |     14640 | 83.19 |
|   CLBL                                     |  6075 |     0 |            |           |       |
|   CLBM                                     |  6104 |     0 |            |           |       |
| LUT as Logic                               | 67833 |     0 |          0 |    117120 | 57.92 |
|   using O5 output only                     |   557 |       |            |           |       |
|   using O6 output only                     | 49688 |       |            |           |       |
|   using O5 and O6                          | 17588 |       |            |           |       |
| LUT as Memory                              |   231 |     0 |          0 |     57600 |  0.40 |
|   LUT as Distributed RAM                   |   188 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |   184 |       |            |           |       |
|   LUT as Shift Register                    |    43 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    43 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 46136 |     0 |          0 |    234240 | 19.70 |
|   Register driven from within the CLB      | 42224 |       |            |           |       |
|   Register driven from outside the CLB     |  3912 |       |            |           |       |
|     LUT in front of the register is unused |  2108 |       |            |           |       |
|     LUT in front of the register is used   |  1804 |       |            |           |       |
| Unique Control Sets                        |   690 |       |          0 |     29280 |  2.36 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   70 |     0 |          0 |       144 | 48.61 |
|   RAMB36/FIFO*    |   70 |     0 |          0 |       144 | 48.61 |
|     RAMB36E2 only |   70 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |   32 |     0 |          0 |        64 | 50.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   15 |     0 |          0 |      1248 |  1.20 |
|   DSP48E2 only |   15 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDCE      | 44819 |            Register |
| LUT6      | 25171 |                 CLB |
| LUT4      | 19385 |                 CLB |
| LUT3      | 16560 |                 CLB |
| LUT2      | 12430 |                 CLB |
| LUT5      | 11208 |                 CLB |
| CARRY8    |  1923 |                 CLB |
| FDRE      |  1075 |            Register |
| LUT1      |   667 |                 CLB |
| RAMD32    |   362 |                 CLB |
| FDPE      |   218 |            Register |
| MUXF7     |   130 |                 CLB |
| RAMB36E2  |    70 |            BLOCKRAM |
| SRLC32E   |    33 |                 CLB |
| URAM288   |    32 |            BLOCKRAM |
| FDSE      |    24 |            Register |
| DSP48E2   |    15 |          Arithmetic |
| SRL16E    |    10 |                 CLB |
| RAMS32    |    10 |                 CLB |
| BUFGCE    |     2 |               Clock |
| PS8       |     1 |            Advanced |
| PLLE4_ADV |     1 |               Clock |
| BUFG_PS   |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_99M_0        |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Mar 12 19:01:06 2022
| Host              : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -file ./project.rpt -append
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/flow_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/GEN_B32K_W64_R64.B[1].RAM/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.076ns (30.516%)  route 2.450ns (69.484%))
  Logic Levels:           8  (CARRY8=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 8.644 - 4.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.246ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.231ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.428     2.428    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.575 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     2.953    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=46727, routed)       1.568     4.565    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/ACLK
    SLICE_X23Y103        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/flow_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y103        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     4.681 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/flow_counter_reg[13]/Q
                         net (fo=5, routed)           0.131     4.812    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/flow_count[13]
    SLICE_X23Y104        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     5.000 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/i___56_i_5/O
                         net (fo=6, routed)           0.540     5.540    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/i___56_i_5_n_0
    SLICE_X21Y104        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.596 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/i___56_i_1/O
                         net (fo=10, routed)          0.299     5.895    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/POOL_DVAL[2]
    SLICE_X22Y105        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.081     5.976 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/i___56_i_10__10_comp/O
                         net (fo=7, routed)           0.145     6.121    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/i___56_i_10__10_n_0
    SLICE_X21Y105        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.186     6.307 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/next_counter0__0_carry_i_28__10_rewire/O
                         net (fo=5, routed)           0.736     7.043    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/o_pull_fin_size[2]
    SLICE_X25Y97         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     7.099 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.VALVE/INTAKE_CTRL.curr_read_ptr[7]_i_5__10/O
                         net (fo=1, routed)           0.029     7.128    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.O_PORT/S[2]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     7.357 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.O_PORT/INTAKE_CTRL.curr_read_ptr_reg[7]_i_2__10/CO[7]
                         net (fo=1, routed)           0.030     7.387    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.O_PORT/INTAKE_CTRL.curr_read_ptr_reg[7]_i_2__10_n_0
    SLICE_X25Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.493 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/O_SIDE.O_PORT/INTAKE_CTRL.curr_read_ptr_reg[12]_i_2__10/O[1]
                         net (fo=2, routed)           0.260     7.753    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/I_SIDE/CTRL_REGS/GEN_B32K_W64_R64.B[0].RAM_1[1]
    SLICE_X26Y100        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     7.811 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].CTRL/I_SIDE/CTRL_REGS/GEN_B32K_W64_R64.B[0].RAM_i_4__10/O
                         net (fo=2, routed)           0.280     8.091    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/RADDR[12]
    RAMB36_X0Y20         RAMB36E2                                     r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/GEN_B32K_W64_R64.B[1].RAM/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.206     6.206    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.821 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     7.153    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=46727, routed)       1.452     8.644    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/ACLK
    RAMB36_X0Y20         RAMB36E2                                     r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/GEN_B32K_W64_R64.B[1].RAM/CLKARDCLK
                         clock pessimism             -0.115     8.529    
                         clock uncertainty           -0.066     8.463    
    RAMB36_X0Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.443     8.020    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/READER/CH[11].RAM/GEN_B32K_W64_R64.B[1].RAM
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 -0.071    




