#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 25 21:37:50 2019
# Process ID: 21880
# Current directory: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1
# Command line: vivado.exe -log ov5640_rgb565_1024x768_vga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640_rgb565_1024x768_vga.tcl
# Log file: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/ov5640_rgb565_1024x768_vga.vds
# Journal file: F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ov5640_rgb565_1024x768_vga.tcl -notrace
Command: synth_design -top ov5640_rgb565_1024x768_vga -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.313 ; gain = 102.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov5640_rgb565_1024x768_vga' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:17]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 26'b11110111111101001001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter CMOS_H_PIXEL bound to: 24'b000000000000010000000000 
	Parameter CMOS_V_PIXEL bound to: 24'b000000000000001100000000 
	Parameter CMOS_L_PIXEL bound to: 11'b00000000000 
	Parameter CMOS_R_PIXEL bound to: 11'b01111111111 
	Parameter CMOS_T_PIXEL bound to: 11'b00000000000 
	Parameter CMOS_B_PIXEL bound to: 11'b01011111111 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (1#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'i2c_ov5640_rgb565_cfg' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:17]
	Parameter CMOS_H_PIXEL bound to: 24'b000000000000010000000000 
	Parameter CMOS_V_PIXEL bound to: 24'b000000000000001100000000 
	Parameter REG_NUM bound to: 8'b11111000 
	Parameter TOTAL_H_PIXEL bound to: 24'b000000000000100011000000 
	Parameter TOTAL_V_PIXEL bound to: 24'b000000000000010011111000 
INFO: [Synth 8-256] done synthesizing module 'i2c_ov5640_rgb565_cfg' (2#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:17]
INFO: [Synth 8-638] synthesizing module 'i2c_dri' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_dri.v:17]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter CLK_FREQ bound to: 26'b11110111111101001001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter st_idle bound to: 8'b00000001 
	Parameter st_sladdr bound to: 8'b00000010 
	Parameter st_addr16 bound to: 8'b00000100 
	Parameter st_addr8 bound to: 8'b00001000 
	Parameter st_data_wr bound to: 8'b00010000 
	Parameter st_addr_rd bound to: 8'b00100000 
	Parameter st_data_rd bound to: 8'b01000000 
	Parameter st_stop bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_dri.v:189]
INFO: [Synth 8-256] done synthesizing module 'i2c_dri' (3#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_dri.v:17]
INFO: [Synth 8-638] synthesizing module 'cmos_capture_data' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/cmos_capture_data.v:17]
	Parameter WAIT_FRAME bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'cmos_capture_data' (4#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/cmos_capture_data.v:17]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/vga_driver.v:17]
	Parameter H_SYNC bound to: 11'b00010001000 
	Parameter H_BACK bound to: 11'b00010100000 
	Parameter H_DISP bound to: 11'b10000000000 
	Parameter H_FRONT bound to: 11'b00000011000 
	Parameter H_TOTAL bound to: 11'b10101000000 
	Parameter V_SYNC bound to: 11'b00000000110 
	Parameter V_BACK bound to: 11'b00000011101 
	Parameter V_DISP bound to: 11'b01100000000 
	Parameter V_FRONT bound to: 11'b00000000011 
	Parameter V_TOTAL bound to: 11'b01100100110 
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (6#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/vga_driver.v:17]
WARNING: [Synth 8-350] instance 'vga' of module 'vga_driver' requires 10 connections, but only 8 given [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_1' [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/rgb2dvi_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_1' (7#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/realtime/rgb2dvi_1_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element wr_en_delay_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:171]
INFO: [Synth 8-256] done synthesizing module 'ov5640_rgb565_1024x768_vga' (8#1) [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 447.336 ; gain = 155.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[15] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[14] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[13] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[12] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[11] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[10] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[9] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[8] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[7] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[6] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[5] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[4] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[3] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[2] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[1] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
WARNING: [Synth 8-3295] tying undriven pin vga:pixel_data[0] to constant 0 [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/ov5640_rgb565_1024x768_vga.v:233]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 447.336 ; gain = 155.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mem'
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'mem'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc] for cell 'myrgb'
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc] for cell 'myrgb'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp5/clk_wiz_1_in_context.xdc] for cell 'u_pll_clk'
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp5/clk_wiz_1_in_context.xdc] for cell 'u_pll_clk'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/constrs_1/imports/NexyVideo/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/constrs_1/imports/NexyVideo/Nexys-Video-Master.xdc:106]
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/constrs_1/imports/NexyVideo/Nexys-Video-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/constrs_1/imports/NexyVideo/Nexys-Video-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov5640_rgb565_1024x768_vga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/constrs_1/imports/NexyVideo/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_rgb565_1024x768_vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_rgb565_1024x768_vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 885.535 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem' at clock pin 'clkb' is different from the actual clock period '15.377', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp4/rgb2dvi_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp5/clk_wiz_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/.Xil/Vivado-21880-LAPTOP-8E6RLG3I/dcp5/clk_wiz_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myrgb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_pll_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element start_init_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:49]
WARNING: [Synth 8-6014] Unused sequential element init_reg_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:57]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri'
INFO: [Synth 8-5546] ROM "dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_data_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cmos_ps_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/cmos_capture_data.v:86]
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_h_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/vga_driver.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  22 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov5640_rgb565_1024x768_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module i2c_ov5640_rgb565_cfg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_dri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	  22 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 6     
Module cmos_capture_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_i2c_dri/data_r_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_dri.v:180]
WARNING: [Synth 8-6014] Unused sequential element u_i2c_dri/i2c_data_r_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_dri.v:181]
INFO: [Synth 8-5546] ROM "u_i2c_dri/dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_i2c_cfg/init_reg_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:57]
WARNING: [Synth 8-6014] Unused sequential element u_i2c_cfg/start_init_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/i2c_ov5640_rgb565_cfg.v:49]
WARNING: [Synth 8-6014] Unused sequential element u_cmos_capture_data/cmos_ps_cnt_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/cmos_capture_data.v:86]
WARNING: [Synth 8-6014] Unused sequential element vga/cnt_h_reg was removed.  [F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.srcs/sources_1/imports/rtl/vga_driver.v:70]
INFO: [Synth 8-3886] merging instance 'u_i2c_cfg/i2c_data_reg[23]' (FDC) to 'u_i2c_cfg/i2c_data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_i2c_cfg/i2c_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga/cnt_v_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_i2c_dri/wr_flag_reg )
INFO: [Synth 8-3886] merging instance 'u_i2c_dri/addr_t_reg[15]' (FDCE) to 'u_i2c_dri/addr_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[0]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[1]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[8]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[9]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[10]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[16]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_pData_reg[17]' (FDC) to 'vid_pData_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vid_pData_reg[18] )
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/cur_state_reg[6]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/cur_state_reg[5]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/wr_flag_reg) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_cfg/i2c_data_reg[14]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/addr_t_reg[6]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_cmos_capture_data/cam_href_d0_reg) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_cmos_capture_data/cam_href_d1_reg) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (vga/cnt_v_reg[10]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (vid_pData_reg[18]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+--------------------+---------------+----------------+
|Module Name                | RTL Object         | Depth x Width | Implemented As | 
+---------------------------+--------------------+---------------+----------------+
|i2c_ov5640_rgb565_cfg      | i2c_data           | 256x23        | LUT            | 
|i2c_dri                    | scl                | 128x1         | LUT            | 
|i2c_dri                    | sda_out            | 128x1         | LUT            | 
|ov5640_rgb565_1024x768_vga | u_i2c_dri/sda_out  | 128x1         | LUT            | 
|ov5640_rgb565_1024x768_vga | u_i2c_cfg/i2c_data | 256x23        | LUT            | 
+---------------------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_pll_clk/clk_out1' to pin 'u_pll_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_pll_clk/clk_out2' to pin 'u_pll_clk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 885.535 ; gain = 593.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 899.313 ; gain = 606.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/clk_cnt_reg[9]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/clk_cnt_reg[8]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/clk_cnt_reg[7]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/clk_cnt_reg[6]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
WARNING: [Synth 8-3332] Sequential element (u_i2c_dri/clk_cnt_reg[5]) is unused and will be removed from module ov5640_rgb565_1024x768_vga.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |rgb2dvi_1     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_1     |     1|
|3     |rgb2dvi_1     |     1|
|4     |BUFG          |     2|
|5     |CARRY4        |    14|
|6     |LUT1          |     7|
|7     |LUT2          |    42|
|8     |LUT3          |    16|
|9     |LUT4          |    31|
|10    |LUT5          |    76|
|11    |LUT6          |   122|
|12    |MUXF7         |    27|
|13    |MUXF8         |    12|
|14    |FDCE          |   210|
|15    |FDPE          |     4|
|16    |IBUF          |    12|
|17    |OBUF          |     2|
|18    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   605|
|2     |  u_cmos_capture_data |cmos_capture_data     |    67|
|3     |  u_i2c_cfg           |i2c_ov5640_rgb565_cfg |   199|
|4     |  u_i2c_dri           |i2c_dri               |   119|
|5     |  vga                 |vga_driver            |    57|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 901.832 ; gain = 171.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 901.832 ; gain = 609.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 904.855 ; gain = 624.012
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/Image/001_OV5640_RAM_DEMO/HDMI.runs/synth_1/ov5640_rgb565_1024x768_vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov5640_rgb565_1024x768_vga_utilization_synth.rpt -pb ov5640_rgb565_1024x768_vga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 904.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 21:38:48 2019...
