Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -group clk
        -slack_lesser_than 9999.00
        -max_paths 1000
        -transition_time
        -capacitance
Design : fdkex
Version: J-2014.09
Date   : Tue Mar 31 00:54:05 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
Wire Load Model Mode: Inactive.

  Startpoint: fifo1/LOCKUP2
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so7 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  fifo1/LOCKUP2/clkb (d04ltn80wd0c0)                                0.00                0.00     250.00 f
  fifo1/LOCKUP2/o (d04ltn80wd0c0)                                  37.10               98.37     348.37 r
  fifo1/test_so3 (net)                          1         2.94                          0.00     348.37 r
  fifo1/test_so3 (fifo_width_data72_0)                                                  0.00     348.37 r
  test_so7 (net)                                          2.94                          0.00     348.37 r
  test_so7 (out)                                                   37.10                1.46 *   349.82 r
  data arrival time                                                                              349.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -100.00     350.00
  data required time                                                                             350.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             350.00
  data arrival time                                                                             -349.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.18


  Startpoint: fifo2/LOCKUP2
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so10 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP2/clkb (d04ltn80wd0c0)                 0.00                0.00     250.00 f
  fifo2/LOCKUP2/o (d04ltn80wd0c0)                   36.63               97.91     347.91 r
  fifo2/test_so3 (net)           1         2.88                          0.00     347.91 r
  fifo2/test_so3 (fifo_width_data137)                                    0.00     347.91 r
  test_so10 (net)                          2.88                          0.00     347.91 r
  test_so10 (out)                                   36.63                1.25 *   349.16 r
  data arrival time                                                               349.16

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -349.16
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       0.84


  Startpoint: fifo2/LOCKUP3
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so11 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP3/clkb (d04ltn80ld0c0)                 0.00                0.00     250.00 f
  fifo2/LOCKUP3/o (d04ltn80ld0c0)                   47.88               90.80     340.80 r
  fifo2/test_so4 (net)           1         6.09                          0.00     340.80 r
  fifo2/test_so4 (fifo_width_data137)                                    0.00     340.80 r
  test_so11 (net)                          6.09                          0.00     340.80 r
  test_so11 (out)                                   47.88                6.26 *   347.05 r
  data arrival time                                                               347.05

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -347.05
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       2.95


  Startpoint: fifo1/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so5 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  fifo1/LOCKUP/clkb (d04ltn80ld0a5)                                 0.00                0.00     250.00 f
  fifo1/LOCKUP/o (d04ltn80ld0a5)                                   58.73               93.97     343.97 r
  fifo1/test_so1 (net)                          1         3.34                          0.00     343.97 r
  fifo1/test_so1 (fifo_width_data72_0)                                                  0.00     343.97 r
  test_so5 (net)                                          3.34                          0.00     343.97 r
  test_so5 (out)                                                   58.73                1.65 *   345.62 r
  data arrival time                                                                              345.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -100.00     350.00
  data required time                                                                             350.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             350.00
  data arrival time                                                                             -345.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.38


  Startpoint: fifo2/LOCKUP5
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so13 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP5/clkb (d04ltn80ld0a5)                 0.00                0.00     250.00 f
  fifo2/LOCKUP5/o (d04ltn80ld0a5)                   57.42               92.92     342.92 r
  fifo2/test_so6 (net)           1         3.25                          0.00     342.92 r
  fifo2/test_so6 (fifo_width_data137)                                    0.00     342.92 r
  test_so13 (net)                          3.25                          0.00     342.92 r
  test_so13 (out)                                   57.42                1.78 *   344.70 r
  data arrival time                                                               344.70

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -344.70
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       5.30


  Startpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so14 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP1/clkb (d04ltn80ld0c0)                       0.00                0.00     250.00 f
  LOCKUP1/o (d04ltn80ld0c0)                         45.40               88.74     338.74 r
  test_so14 (net)                1         5.64                          0.00     338.74 r
  test_so14 (out)                                   45.40                4.71 *   343.45 r
  data arrival time                                                               343.45

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -343.45
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       6.55


  Startpoint: LOCKUP4 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so17 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP4/clkb (d04ltn80ld0c0)                       0.00                0.00     250.00 f
  LOCKUP4/o (d04ltn80ld0c0)                         44.10               87.67     337.67 r
  test_so17 (net)                1         5.41                          0.00     337.67 r
  test_so17 (out)                                   44.10                4.95 *   342.61 r
  data arrival time                                                               342.61

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -342.61
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       7.39


  Startpoint: LOCKUP6 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so19 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP6/clkb (d04ltn80ld0e0)                       0.00                0.00     250.00 f
  LOCKUP6/o (d04ltn80ld0e0)                         35.27               84.97     334.97 r
  test_so19 (net)                1         7.00                          0.00     334.97 r
  test_so19 (out)                                   35.84                7.27 *   342.24 r
  data arrival time                                                               342.24

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -342.24
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                       7.76


  Startpoint: fifo2/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so9 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP1/clkb (d04ltn80wd0a5)                 0.00                0.00     250.00 f
  fifo2/LOCKUP1/o (d04ltn80wd0a5)                   33.47               87.88     337.88 r
  fifo2/test_so2 (net)           1         1.06                          0.00     337.88 r
  fifo2/test_so2 (fifo_width_data137)                                    0.00     337.88 r
  test_so9 (net)                           1.06                          0.00     337.88 r
  test_so9 (out)                                    33.47                0.19 *   338.07 r
  data arrival time                                                               338.07

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -338.07
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      11.93


  Startpoint: LOCKUP5 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so18 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP5/clkb (d04ltn80ld0c0)                       0.00                0.00     250.00 f
  LOCKUP5/o (d04ltn80ld0c0)                         39.45               83.80     333.80 r
  test_so18 (net)                1         4.58                          0.00     333.80 r
  test_so18 (out)                                   39.45                3.10 *   336.90 r
  data arrival time                                                               336.90

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -336.90
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      13.10


  Startpoint: fifo0/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so3 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  fifo0/LOCKUP/clkb (d04ltn80wd0b0)                                 0.00                0.00     250.00 f
  fifo0/LOCKUP/o (d04ltn80wd0b0)                                   26.57               83.15     333.15 r
  fifo0/test_so2 (net)                          1         0.62                          0.00     333.15 r
  fifo0/test_so2 (fifo_width_data72_1)                                                  0.00     333.15 r
  test_so3 (net)                                          0.62                          0.00     333.15 r
  test_so3 (out)                                                   26.57                0.06 *   333.21 r
  data arrival time                                                                              333.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -100.00     350.00
  data required time                                                                             350.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             350.00
  data arrival time                                                                             -333.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     16.79


  Startpoint: fifo2/LOCKUP4
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so12 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP4/clkb (d04ltn80wd0b0)                 0.00                0.00     250.00 f
  fifo2/LOCKUP4/o (d04ltn80wd0b0)                   15.35               72.06     322.06 r
  fifo2/test_so5 (net)           1         0.06                          0.00     322.06 r
  fifo2/test_so5 (fifo_width_data137)                                    0.00     322.06 r
  test_so12 (net)                          0.06                          0.00     322.06 r
  test_so12 (out)                                   15.35                0.00 *   322.06 r
  data arrival time                                                               322.06

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -322.06
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      27.94


  Startpoint: fifo1/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so6 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  fifo1/LOCKUP1/clkb (d04ltn80wd0a5)                                0.00                0.00     250.00 f
  fifo1/LOCKUP1/o (d04ltn80wd0a5)                                  16.22               71.24     321.24 r
  fifo1/test_so2 (net)                          1         0.15                          0.00     321.24 r
  fifo1/test_so2 (fifo_width_data72_0)                                                  0.00     321.24 r
  test_so6 (net)                                          0.15                          0.00     321.24 r
  test_so6 (out)                                                   16.22                0.00 *   321.25 r
  data arrival time                                                                              321.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -100.00     350.00
  data required time                                                                             350.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             350.00
  data arrival time                                                                             -321.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.75


  Startpoint: LOCKUP2 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so15 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP2/clkb (d04ltn80yd0e0)                       0.00                0.00     250.00 f
  LOCKUP2/o (d04ltn80yd0e0)                         18.67               46.84     296.84 r
  test_so15 (net)                1         5.28                          0.00     296.84 r
  test_so15 (out)                                   19.18                4.70 *   301.54 r
  data arrival time                                                               301.54

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -301.54
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      48.46


  Startpoint: fifo0/LOCKUP1
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so4 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  fifo0/LOCKUP1/clkb (d04ltn80yd0e0)                                0.00                0.00     250.00 f
  fifo0/LOCKUP1/o (d04ltn80yd0e0)                                  17.36               45.60     295.60 r
  fifo0/test_so3 (net)                          1         4.49                          0.00     295.60 r
  fifo0/test_so3 (fifo_width_data72_1)                                                  0.00     295.60 r
  test_so4 (net)                                          4.49                          0.00     295.60 r
  test_so4 (out)                                                   17.60                3.38 *   298.98 r
  data arrival time                                                                              298.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -100.00     350.00
  data required time                                                                             350.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             350.00
  data arrival time                                                                             -298.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     51.02


  Startpoint: fifo2/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: test_so8 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  fifo2/LOCKUP/clkb (d04ltn80yd0c0)                  0.00                0.00     250.00 f
  fifo2/LOCKUP/o (d04ltn80yd0c0)                    15.55               40.99     290.99 r
  fifo2/test_so1 (net)           1         2.15                          0.00     290.99 r
  fifo2/test_so1 (fifo_width_data137)                                    0.00     290.99 r
  test_so8 (net)                           2.15                          0.00     290.99 r
  test_so8 (out)                                    15.55                0.68 *   291.67 r
  data arrival time                                                               291.67

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -291.67
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      58.33


  Startpoint: test_si4 (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si4 (in)                                                     0.00                0.00     100.00 f
  test_si4 (net)                                1        29.58                          0.00     100.00 f
  fifo0/test_si3 (fifo_width_data72_1)                                                  0.00     100.00 f
  fifo0/test_si3 (net)                                   29.58                          0.00     100.00 f
  fifo0/data_mem_reg_16__49_/si (d04fyj03nd0b0)                   190.51              137.43 *   237.43 f
  data arrival time                                                                              237.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_16__49_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -149.86     300.14
  data required time                                                                             300.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             300.14
  data arrival time                                                                             -237.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.71


  Startpoint: test_si6 (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si6 (in)                                                     0.00                0.00     100.00 f
  test_si6 (net)                                1        22.72                          0.00     100.00 f
  fifo1/test_si2 (fifo_width_data72_0)                                                  0.00     100.00 f
  fifo1/test_si2 (net)                                   22.72                          0.00     100.00 f
  fifo1/data_mem_reg_4__21_/si (d04fyj03ld0b0)                    112.58               81.21 *   181.21 f
  data arrival time                                                                              181.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_4__21_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -201.77     248.23
  data required time                                                                             248.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             248.23
  data arrival time                                                                             -181.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.02


  Startpoint: LOCKUP3 (negative level-sensitive latch clocked by clk)
  Endpoint: test_so16 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP3/clkb (d04ltn80yd0a5)                       0.00                0.00     250.00 f
  LOCKUP3/o (d04ltn80yd0a5)                          9.31               32.07     282.07 r
  test_so16 (net)                1         0.28                          0.00     282.07 r
  test_so16 (out)                                    9.31                0.01 *   282.08 r
  data arrival time                                                               282.08

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -100.00     350.00
  data required time                                                              350.00
  -----------------------------------------------------------------------------------------
  data required time                                                              350.00
  data arrival time                                                              -282.08
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      67.92


  Startpoint: test_si15 (input port clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si15 (in)                                                    0.00                0.00     100.00 f
  test_si15 (net)                               1        20.85                          0.00     100.00 f
  init_mask_alu0_mask_reg_0__121_/si (d04fyj03ld0b0)               94.88               68.44 *   168.44 f
  data arrival time                                                                              168.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_0__121_/clk (d04fyj03ld0b0)                                   0.00     450.00 r
  library setup time                                                                 -193.53     256.47
  data required time                                                                             256.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             256.47
  data arrival time                                                                             -168.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.02


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_2_/den (d04fyj43nd0c0)                        22.41                0.91 *   287.87 r
  data arrival time                                                                              287.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_2_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.91     376.09
  data required time                                                                             376.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.09
  data arrival time                                                                             -287.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.21


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_1_/den (d04fyj43nd0c0)                        22.41                0.82 *   287.78 r
  data arrival time                                                                              287.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_1_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.91     376.09
  data required time                                                                             376.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.09
  data arrival time                                                                             -287.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.30


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_3_/den (d04fyj43nd0c0)                        22.41                0.73 *   287.70 r
  data arrival time                                                                              287.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_3_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.91     376.09
  data required time                                                                             376.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.09
  data arrival time                                                                             -287.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.39


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_0_/den (d04fyj43nd0c0)                        22.41                0.73 *   287.69 r
  data arrival time                                                                              287.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_0_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.91     376.09
  data required time                                                                             376.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.09
  data arrival time                                                                             -287.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.39


  Startpoint: test_si14 (input port clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si14 (in)                                                    0.00                0.00     100.00 f
  test_si14 (net)                               1        20.57                          0.00     100.00 f
  fifo2/test_si7 (fifo_width_data137)                                                   0.00     100.00 f
  fifo2/test_si7 (net)                                   20.57                          0.00     100.00 f
  fifo2/data_mem_reg_28__81_/si (d04fyj03ld0b0)                    94.47               68.15 *   168.15 f
  data arrival time                                                                              168.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__81_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -193.34     256.66
  data required time                                                                             256.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             256.66
  data arrival time                                                                             -168.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.51


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_4_/den (d04fyj43nd0c0)                        22.41                0.44 *   287.41 r
  data arrival time                                                                              287.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_4_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.91     376.09
  data required time                                                                             376.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.09
  data arrival time                                                                             -287.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.68


  Startpoint: init_mask_in0_mask_reg_3__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__43_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__43_/o (d04fyj03ld0c0)                  47.48               74.74      74.74 r
  mask_in[235] (net)                            3         4.66                          0.00      74.74 r
  U21430/a (d04bfn00ln0a5)                                         47.48                0.51 *    75.25 r
  U21430/o (d04bfn00ln0a5)                                        115.50              110.10     185.35 r
  n20807 (net)                                  3         7.48                          0.00     185.35 r
  init_mask_in0_mask_reg_3__44_/si (d04fyj03ld0c0)                115.50                1.00 *   186.35 r
  data arrival time                                                                              186.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__44_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -172.58     277.42
  data required time                                                                             277.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             277.42
  data arrival time                                                                             -186.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.07


  Startpoint: test_si17 (input port clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si17 (in)                                                    0.00                0.00     100.00 f
  test_si17 (net)                               1        27.34                          0.00     100.00 f
  init_mask_alu0_seed4_reg_31_/si (d04fyj03nd0b0)                 160.24              115.59 *   215.59 f
  data arrival time                                                                              215.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_31_/clk (d04fyj03nd0b0)                                      0.00     450.00 r
  library setup time                                                                 -142.98     307.02
  data required time                                                                             307.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             307.02
  data arrival time                                                                             -215.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.44


  Startpoint: init_mask_in0_mask_reg_3__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__4_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__4_/o (d04fyj03ld0c0)                   58.60               85.05      85.05 r
  mask_in[196] (net)                            3         6.47                          0.00      85.05 r
  U17418/a (d04bfn00wn0d0)                                         58.60                1.66 *    86.70 r
  U17418/o (d04bfn00wn0d0)                                         56.19              101.69     188.39 r
  n20764 (net)                                  3         9.06                          0.00     188.39 r
  init_mask_in0_mask_reg_3__5_/si (d04fyj03ld0c0)                  56.19                5.39 *   193.78 r
  data arrival time                                                                              193.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__5_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -160.85     289.15
  data required time                                                                             289.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             289.15
  data arrival time                                                                             -193.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.36


  Startpoint: init_mask_in0_mask_reg_0__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__36_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__36_/o (d04fyj03ld0c0)                  55.13               81.83      81.83 r
  mask_in[420] (net)                            3         5.90                          0.00      81.83 r
  U20784/a (d04bfn00wn0d0)                                         55.13                0.81 *    82.64 r
  U20784/o (d04bfn00wn0d0)                                         62.10              104.54     187.18 r
  n21801 (net)                                  3        10.24                          0.00     187.18 r
  init_mask_in0_mask_reg_0__37_/si (d04fyj03ld0c0)                 62.10                3.50 *   190.69 r
  data arrival time                                                                              190.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__37_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -162.01     287.99
  data required time                                                                             287.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.99
  data arrival time                                                                             -190.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.30


  Startpoint: test_si8 (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si8 (in)                                                     0.00                0.00     100.00 f
  test_si8 (net)                                1        19.66                          0.00     100.00 f
  fifo1/test_si4 (fifo_width_data72_0)                                                  0.00     100.00 f
  fifo1/test_si4 (net)                                   19.66                          0.00     100.00 f
  fifo1/data_mem_reg_25__9_/si (d04fyj03ld0b0)                     85.60               61.75 *   161.75 f
  data arrival time                                                                              161.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_25__9_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -189.21     260.79
  data required time                                                                             260.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             260.79
  data arrival time                                                                             -161.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.04


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_2_/den (d04fyj43nd0c0)                        17.48                0.90 *   272.11 r
  data arrival time                                                                              272.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -272.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.88


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_1_/den (d04fyj43nd0c0)                        17.48                0.79 *   272.00 r
  data arrival time                                                                              272.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_1_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -272.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.99


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_0_/den (d04fyj43nd0c0)                        17.48                0.72 *   271.93 r
  data arrival time                                                                              271.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_0_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -271.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.06


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_5_/den (d04fyj43nd0c0)                        17.48                0.42 *   271.63 r
  data arrival time                                                                              271.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_5_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -271.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.37


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_3_/den (d04fyj43nd0c0)                        17.48                0.42 *   271.62 r
  data arrival time                                                                              271.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_3_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -271.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.37


  Startpoint: fifo0/cnt_data_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/cnt_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/cnt_data_reg_2_/clk (d04fyj43nd0c0)                         0.00                0.00 #     0.00 r
  fifo0/cnt_data_reg_2_/o (d04fyj43nd0c0)                          21.26               42.81      42.81 f
  fifo0/cnt_data[2] (net)                       5         5.32                          0.00      42.81 f
  fifo0/U220/c (d04non04nn0b5)                                     21.26                0.40 *    43.21 f
  fifo0/U220/o1 (d04non04nn0b5)                                    58.19               62.24     105.45 r
  fifo0/n8 (net)                                1         2.27                          0.00     105.45 r
  fifo0/U48/b (d04ann02ln0b5)                                      58.19                0.93 *   106.38 r
  fifo0/U48/o (d04ann02ln0b5)                                      16.11               57.30     163.68 r
  fifo0/n2473 (net)                             1         1.22                          0.00     163.68 r
  fifo0/U64/a (d04inn00wnuc5)                                      16.11                0.01 *   163.69 r
  fifo0/U64/o1 (d04inn00wnuc5)                                      8.70               15.61     179.31 f
  fifo0/n2452 (net)                             1         1.25                          0.00     179.31 f
  fifo0/U470/a (d04ann02yn0e3)                                      8.70                0.01 *   179.32 f
  fifo0/U470/o (d04ann02yn0e3)                                     19.41               30.74     210.06 f
  fifo0/n2127 (net)                             8        14.00                          0.00     210.06 f
  fifo0/U1030/a (d04nab02yd0g0)                                    19.64                3.59 *   213.66 f
  fifo0/U1030/out (d04nab02yd0g0)                                  18.39               36.20     249.86 f
  fifo0/n6400 (net)                             7         7.95                          0.00     249.86 f
  fifo0/U343/a (d04nan02nd0g0)                                     18.39                0.02 *   249.88 f
  fifo0/U343/o1 (d04nan02nd0g0)                                    17.48               21.33     271.21 r
  fifo0/N151 (net)                              6         8.86                          0.00     271.21 r
  fifo0/cnt_data_reg_4_/den (d04fyj43nd0c0)                        17.48                0.33 *   271.53 r
  data arrival time                                                                              271.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/cnt_data_reg_4_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -73.01     376.99
  data required time                                                                             376.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             376.99
  data arrival time                                                                             -271.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.46


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/cnt_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U1854/a (d04nab02yd0i0)                                    21.81                1.69 *   231.04 f
  fifo2/U1854/out (d04nab02yd0i0)                                  14.15               28.78     259.83 f
  fifo2/n833 (net)                              7         6.25                          0.00     259.83 f
  fifo2/U1836/b (d04nan02nd0e0)                                    14.15                0.09 *   259.92 f
  fifo2/U1836/o1 (d04nan02nd0e0)                                   22.41               27.05     286.96 r
  fifo2/N249 (net)                              6         9.19                          0.00     286.96 r
  fifo2/cnt_data_reg_5_/den (d04fyj43yd0c0)                        22.41                0.80 *   287.76 r
  data arrival time                                                                              287.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                                             0.00     450.00 r
  library setup time                                                                  -56.19     393.81
  data required time                                                                             393.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             393.81
  data arrival time                                                                             -287.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    106.05


  Startpoint: check_ecc_in0_secded_in0_flag_ded_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in0_secded_in0_flag_ded_reg/clk (d04fyj03nd0c0)         0.00                0.00 #     0.00 r
  check_ecc_in0_secded_in0_flag_ded_reg/o (d04fyj03nd0c0)          71.38               86.94      86.94 r
  n22773 (net)                                  2        13.38                          0.00      86.94 r
  LOCKUP/d (d04ltn80yd0e0)                                         71.38                5.56 *    92.50 r
  data arrival time                                                                               92.50

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP/clkb (d04ltn80yd0e0)                                                           0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -92.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.50

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: test_si12 (input port clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si12 (in)                                                    0.00                0.00     100.00 f
  test_si12 (net)                               1        18.38                          0.00     100.00 f
  fifo2/test_si5 (fifo_width_data137)                                                   0.00     100.00 f
  fifo2/test_si5 (net)                                   18.38                          0.00     100.00 f
  fifo2/data_mem_reg_17__88_/si (d04fyj03ld0b0)                    74.28               53.58 *   153.58 f
  data arrival time                                                                              153.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__88_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -183.94     266.06
  data required time                                                                             266.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             266.06
  data arrival time                                                                             -153.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.48


  Startpoint: test_si19 (input port clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si19 (in)                                                    0.00                0.00     100.00 f
  test_si19 (net)                               1        18.53                          0.00     100.00 f
  init_mask_in0_seed3_reg_3_/si (d04fyj03ld0b0)                    73.46               52.99 *   152.99 f
  data arrival time                                                                              152.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed3_reg_3_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -183.55     266.45
  data required time                                                                             266.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             266.45
  data arrival time                                                                             -152.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.46


  Startpoint: init_mask_alu0_mask_reg_6__102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP2 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_6__102_/clk (d04fyj03ld0c0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_6__102_/o (d04fyj03ld0c0)                57.79               84.30      84.30 r
  mask_alu[230] (net)                           3         6.34                          0.00      84.30 r
  LOCKUP2/d (d04ltn80yd0e0)                                        57.79                0.44 *    84.74 r
  data arrival time                                                                               84.74

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP2/clkb (d04ltn80yd0e0)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -84.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.26

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: test_si10 (input port clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si10 (in)                                                    0.00                0.00     100.00 f
  test_si10 (net)                               1        17.70                          0.00     100.00 f
  fifo2/test_si3 (fifo_width_data137)                                                   0.00     100.00 f
  fifo2/test_si3 (net)                                   17.70                          0.00     100.00 f
  fifo2/data_mem_reg_6__95_/si (d04fyj03ld0b0)                     71.62               51.66 *   151.66 f
  data arrival time                                                                              151.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__95_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -182.70     267.30
  data required time                                                                             267.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             267.30
  data arrival time                                                                             -151.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.64


  Startpoint: test_si9 (input port clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si9 (in)                                                     0.00                0.00     100.00 f
  test_si9 (net)                                1        18.98                          0.00     100.00 f
  fifo2/test_si2 (fifo_width_data137)                                                   0.00     100.00 f
  fifo2/test_si2 (net)                                   18.98                          0.00     100.00 f
  fifo2/data_mem_reg_1__30_/si (d04fyj03ld0c0)                     76.74               55.35 *   155.35 f
  data arrival time                                                                              155.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__30_/clk (d04fyj03ld0c0)                                         0.00     450.00 r
  library setup time                                                                 -177.62     272.38
  data required time                                                                             272.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             272.38
  data arrival time                                                                             -155.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.03


  Startpoint: test_si16 (input port clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si16 (in)                                                    0.00                0.00     100.00 f
  test_si16 (net)                               1        18.12                          0.00     100.00 f
  init_mask_alu0_mask_reg_6__103_/si (d04fyj03ld0c0)               72.61               52.38 *   152.38 f
  data arrival time                                                                              152.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_6__103_/clk (d04fyj03ld0c0)                                   0.00     450.00 r
  library setup time                                                                 -175.76     274.24
  data required time                                                                             274.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             274.24
  data arrival time                                                                             -152.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.86


  Startpoint: fifo1/data_mem_reg_4__20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/LOCKUP
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_4__20_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_4__20_/o (d04fyj03ld0b0)                      51.80               74.31      74.31 r
  fifo1/data_mem[1964] (net)                    2         2.47                          0.00      74.31 r
  fifo1/LOCKUP/d (d04ltn80ld0a5)                                   51.80                0.76 *    75.07 r
  data arrival time                                                                               75.07

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo1/LOCKUP/clkb (d04ltn80ld0a5)                                                     0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -75.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    124.93

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_25__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/LOCKUP2
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_25__8_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_25__8_/o (d04fyj03ld0b0)                      51.46               74.00      74.00 r
  fifo1/data_mem[440] (net)                     2         2.45                          0.00      74.00 r
  fifo1/LOCKUP2/d (d04ltn80wd0c0)                                  51.46                0.72 *    74.72 r
  data arrival time                                                                               74.72

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo1/LOCKUP2/clkb (d04ltn80wd0c0)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -74.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.28

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: init_mask_in0_mask_reg_2__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__4_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__4_/o (d04fyj03ld0c0)                   65.82               91.73      91.73 r
  mask_in[260] (net)                            3         7.65                          0.00      91.73 r
  U20846/a (d04bfn00nnub5)                                         65.82                0.83 *    92.56 r
  U20846/o (d04bfn00nnub5)                                         58.52               67.15     159.71 r
  n21549 (net)                                  3        12.11                          0.00     159.71 r
  init_mask_in0_mask_reg_2__5_/si (d04fyj03ld0c0)                  58.52                3.57 *   163.29 r
  data arrival time                                                                              163.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__5_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -161.31     288.69
  data required time                                                                             288.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.69
  data arrival time                                                                             -163.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.40


  Startpoint: init_mask_alu0_mask_reg_6__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_6__25_/clk (d04fyj03wd0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_6__25_/o (d04fyj03wd0b0)                 96.92              125.44     125.44 r
  mask_alu[153] (net)                           2         4.55                          0.00     125.44 r
  U14262/a (d04bfn00ynub5)                                         96.92                0.12 *   125.56 r
  U14262/o (d04bfn00ynub5)                                         35.16               43.88     169.44 r
  n23029 (net)                                  2         8.52                          0.00     169.44 r
  init_mask_alu0_mask_reg_6__26_/si (d04fyj03ld0c0)                35.16                0.63 *   170.07 r
  data arrival time                                                                              170.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_6__26_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -153.92     296.08
  data required time                                                                             296.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             296.08
  data arrival time                                                                             -170.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.01


  Startpoint: init_mask_alu0_seed4_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP3 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_30_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_30_/o (d04fyj03ld0b0)                   47.14               70.16      70.16 r
  init_mask_alu0_seed4_30 (net)                 2         2.13                          0.00      70.16 r
  LOCKUP3/d (d04ltn80yd0a5)                                        47.14                0.36 *    70.53 r
  data arrival time                                                                               70.53

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP3/clkb (d04ltn80yd0a5)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -70.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    129.47

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: init_mask_in0_mask_reg_0__44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__44_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__44_/o (d04fyj03ld0c0)                  61.71               87.93      87.93 r
  mask_in[428] (net)                            3         6.98                          0.00      87.93 r
  U20492/a (d04bfn00wd0c7)                                         61.71                4.07 *    91.99 r
  U20492/o (d04bfn00wd0c7)                                         69.46              106.23     198.23 r
  n21752 (net)                                  3        11.40                          0.00     198.23 r
  init_mask_in0_mask_reg_0__45_/si (d04fyj03nd0c0)                 69.46                6.90 *   205.13 r
  data arrival time                                                                              205.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__45_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.99     335.01
  data required time                                                                             335.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.01
  data arrival time                                                                             -205.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    129.88


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/addr_rd_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U528/a (d04bfn00ynud5)                                     21.81                0.83 *   230.19 f
  fifo2/U528/o (d04bfn00ynud5)                                     17.43               30.45     260.65 f
  fifo2/n3734 (net)                             6        10.51                          0.00     260.65 f
  fifo2/addr_rd_reg_3_/den (d04fyj43yd0g0)                         18.12                5.20 *   265.85 f
  data arrival time                                                                              265.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/addr_rd_reg_3_/clk (d04fyj43yd0g0)                                              0.00     450.00 r
  library setup time                                                                  -54.00     396.00
  data required time                                                                             396.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             396.00
  data arrival time                                                                             -265.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.15


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/addr_rd_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U528/a (d04bfn00ynud5)                                     21.81                0.83 *   230.19 f
  fifo2/U528/o (d04bfn00ynud5)                                     17.43               30.45     260.65 f
  fifo2/n3734 (net)                             6        10.51                          0.00     260.65 f
  fifo2/addr_rd_reg_0_/den (d04fyj43yd0g0)                         18.08                5.07 *   265.71 f
  data arrival time                                                                              265.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/addr_rd_reg_0_/clk (d04fyj43yd0g0)                                              0.00     450.00 r
  library setup time                                                                  -53.98     396.02
  data required time                                                                             396.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             396.02
  data arrival time                                                                             -265.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.30


  Startpoint: fifo2/data_mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__29_/clk (d04fyj03ld0c0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__29_/o (d04fyj03ld0c0)                      40.08               67.60      67.60 r
  fifo2/data_mem[4139] (net)                    2         3.55                          0.00      67.60 r
  fifo2/LOCKUP/d (d04ltn80yd0c0)                                   40.08                1.54 *    69.14 r
  data arrival time                                                                               69.14

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP/clkb (d04ltn80yd0c0)                                                     0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -69.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.86

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_3__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_3__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_3__14_/o (d04fyj03ld0b0)                     131.66              137.72     137.72 r
  fifo1/data_mem[2030] (net)                    2         8.24                          0.00     137.72 r
  fifo1/data_mem_reg_3__15_/si (d04fyj03ld0b0)                    131.66               10.49 *   148.21 r
  data arrival time                                                                              148.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_3__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.82     279.18
  data required time                                                                             279.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.18
  data arrival time                                                                             -148.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.97


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/addr_rd_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U528/a (d04bfn00ynud5)                                     21.81                0.83 *   230.19 f
  fifo2/U528/o (d04bfn00ynud5)                                     17.43               30.45     260.65 f
  fifo2/n3734 (net)                             6        10.51                          0.00     260.65 f
  fifo2/addr_rd_reg_2_/den (d04fyj43yd0g0)                         17.90                4.38 *   265.03 f
  data arrival time                                                                              265.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/addr_rd_reg_2_/clk (d04fyj43yd0g0)                                              0.00     450.00 r
  library setup time                                                                  -53.92     396.08
  data required time                                                                             396.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             396.08
  data arrival time                                                                             -265.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.05


  Startpoint: fifo1/data_mem_reg_13__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_13__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_13__14_/o (d04fyj03ld0b0)                    131.21              137.39     137.39 r
  fifo1/data_mem[1310] (net)                    2         8.21                          0.00     137.39 r
  fifo1/data_mem_reg_13__15_/si (d04fyj03ld0b0)                   131.21               10.07 *   147.46 r
  data arrival time                                                                              147.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_13__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.76     279.24
  data required time                                                                             279.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.24
  data arrival time                                                                             -147.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.77


  Startpoint: fifo1/data_mem_reg_24__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_24__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_24__14_/o (d04fyj03ld0b0)                    130.93              137.20     137.20 r
  fifo1/data_mem[518] (net)                     2         8.19                          0.00     137.20 r
  fifo1/data_mem_reg_24__15_/si (d04fyj03ld0b0)                   130.93               10.01 *   147.21 r
  data arrival time                                                                              147.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_24__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.73     279.27
  data required time                                                                             279.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.27
  data arrival time                                                                             -147.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.06


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/addr_rd_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U528/a (d04bfn00ynud5)                                     21.81                0.83 *   230.19 f
  fifo2/U528/o (d04bfn00ynud5)                                     17.43               30.45     260.65 f
  fifo2/n3734 (net)                             6        10.51                          0.00     260.65 f
  fifo2/addr_rd_reg_1_/den (d04fyj43yd0g0)                         17.67                3.43 *   264.07 f
  data arrival time                                                                              264.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/addr_rd_reg_1_/clk (d04fyj43yd0g0)                                              0.00     450.00 r
  library setup time                                                                  -53.85     396.15
  data required time                                                                             396.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             396.15
  data arrival time                                                                             -264.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.07


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/addr_rd_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0c0)                         0.00                0.00 #     0.00 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0c0)                          27.16               42.87      42.87 f
  fifo2/cnt_data[5] (net)                       3        10.43                          0.00      42.87 f
  fifo2/U3/a (d04inn00ln0b5)                                       27.16                0.53 *    43.40 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      25.83               37.06      80.46 r
  fifo2/n5 (net)                                2         2.44                          0.00      80.46 r
  fifo2/U1059/d (d04nak24wn0c0)                                    25.83                0.22 *    80.68 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   14.23              115.72     196.40 f
  fifo2/n3787 (net)                             1         1.54                          0.00     196.40 f
  fifo2/U708/b (d04ann02yn0b5)                                     14.23                0.42 *   196.83 f
  fifo2/U708/o (d04ann02yn0b5)                                     21.81               32.53     229.36 f
  fifo2/n4344 (net)                             3         6.86                          0.00     229.36 f
  fifo2/U528/a (d04bfn00ynud5)                                     21.81                0.83 *   230.19 f
  fifo2/U528/o (d04bfn00ynud5)                                     17.43               30.45     260.65 f
  fifo2/n3734 (net)                             6        10.51                          0.00     260.65 f
  fifo2/addr_rd_reg_4_/den (d04fyj43yd0c0)                         18.30                5.79 *   266.44 f
  data arrival time                                                                              266.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/addr_rd_reg_4_/clk (d04fyj43yd0c0)                                              0.00     450.00 r
  library setup time                                                                  -51.44     398.56
  data required time                                                                             398.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             398.56
  data arrival time                                                                             -266.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.12


  Startpoint: fifo1/data_mem_reg_11__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_11__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_11__14_/o (d04fyj03ld0b0)                    129.14              135.90     135.90 r
  fifo1/data_mem[1454] (net)                    2         8.07                          0.00     135.90 r
  fifo1/data_mem_reg_11__15_/si (d04fyj03ld0b0)                   129.14                9.94 *   145.84 r
  data arrival time                                                                              145.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_11__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.51     279.49
  data required time                                                                             279.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.49
  data arrival time                                                                             -145.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.65


  Startpoint: fifo1/data_mem_reg_26__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_26__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_26__14_/o (d04fyj03ld0b0)                    129.17              135.92     135.92 r
  fifo1/data_mem[374] (net)                     2         8.07                          0.00     135.92 r
  fifo1/data_mem_reg_26__15_/si (d04fyj03ld0b0)                   129.17                9.88 *   145.80 r
  data arrival time                                                                              145.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_26__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.51     279.49
  data required time                                                                             279.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.49
  data arrival time                                                                             -145.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.69


  Startpoint: fifo1/data_mem_reg_12__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_12__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_12__14_/o (d04fyj03ld0b0)                    129.45              136.12     136.12 r
  fifo1/data_mem[1382] (net)                    2         8.09                          0.00     136.12 r
  fifo1/data_mem_reg_12__15_/si (d04fyj03ld0b0)                   129.45                9.43 *   145.55 r
  data arrival time                                                                              145.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_12__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.54     279.46
  data required time                                                                             279.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.46
  data arrival time                                                                             -145.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.91


  Startpoint: fifo1/data_mem_reg_9__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__14_/o (d04fyj03ld0b0)                     128.20              135.21     135.21 r
  fifo1/data_mem[1598] (net)                    2         8.00                          0.00     135.21 r
  fifo1/data_mem_reg_9__15_/si (d04fyj03ld0b0)                    128.20                9.77 *   144.99 r
  data arrival time                                                                              144.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_9__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.39     279.61
  data required time                                                                             279.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.61
  data arrival time                                                                             -144.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.63


  Startpoint: fifo2/data_mem_reg_28__80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP5
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__80_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__80_/o (d04fyj03ld0b0)                     41.54               65.06      65.06 r
  fifo2/data_mem[491] (net)                     2         1.74                          0.00      65.06 r
  fifo2/LOCKUP5/d (d04ltn80ld0a5)                                  41.54                0.22 *    65.28 r
  data arrival time                                                                               65.28

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP5/clkb (d04ltn80ld0a5)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -65.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.72

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo0/data_mem_reg_3__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_3__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_3__14_/o (d04fyj03ld0b0)                     128.17              135.19     135.19 r
  fifo0/data_mem_3__14_ (net)                   2         8.00                          0.00     135.19 r
  fifo0/data_mem_reg_3__15_/si (d04fyj03ld0b0)                    128.17                9.70 *   144.89 r
  data arrival time                                                                              144.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_3__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.38     279.62
  data required time                                                                             279.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.62
  data arrival time                                                                             -144.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.72


  Startpoint: fifo1/data_mem_reg_4__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_4__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_4__43_/o (d04fyj03ld0b0)                     127.37              134.61     134.61 r
  fifo1/data_mem[1987] (net)                    2         7.94                          0.00     134.61 r
  fifo1/data_mem_reg_4__44_/si (d04fyj03ld0b0)                    127.37               10.32 *   144.93 r
  data arrival time                                                                              144.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_4__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.28     279.72
  data required time                                                                             279.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.72
  data arrival time                                                                             -144.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.78


  Startpoint: fifo1/data_mem_reg_20__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_20__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_20__14_/o (d04fyj03ld0b0)                    128.09              135.14     135.14 r
  fifo1/data_mem[806] (net)                     2         7.99                          0.00     135.14 r
  fifo1/data_mem_reg_20__15_/si (d04fyj03ld0b0)                   128.09                9.65 *   144.79 r
  data arrival time                                                                              144.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_20__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.37     279.63
  data required time                                                                             279.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.63
  data arrival time                                                                             -144.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.84


  Startpoint: fifo1/data_mem_reg_5__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__14_/o (d04fyj03ld0b0)                     127.79              134.91     134.91 r
  fifo1/data_mem[1886] (net)                    2         7.97                          0.00     134.91 r
  fifo1/data_mem_reg_5__15_/si (d04fyj03ld0b0)                    127.79                9.81 *   144.72 r
  data arrival time                                                                              144.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.34     279.66
  data required time                                                                             279.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.66
  data arrival time                                                                             -144.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.94


  Startpoint: fifo2/data_mem_reg_23__15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP4
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__15_/clk (d04fyj03ld0c0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__15_/o (d04fyj03ld0c0)                     36.04               63.61      63.61 r
  fifo2/data_mem[1111] (net)                    2         2.99                          0.00      63.61 r
  fifo2/LOCKUP4/d (d04ltn80wd0b0)                                  36.04                1.19 *    64.79 r
  data arrival time                                                                               64.79

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP4/clkb (d04ltn80wd0b0)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -64.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.21

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_23__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_23__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_23__14_/o (d04fyj03ld0b0)                    127.31              134.57     134.57 r
  fifo1/data_mem[590] (net)                     2         7.94                          0.00     134.57 r
  fifo1/data_mem_reg_23__15_/si (d04fyj03ld0b0)                   127.31                9.42 *   143.99 r
  data arrival time                                                                              143.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_23__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.28     279.72
  data required time                                                                             279.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.72
  data arrival time                                                                             -143.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.73


  Startpoint: fifo0/data_mem_reg_25__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_25__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_25__43_/o (d04fyj03ld0b0)                    122.40              131.01     131.01 r
  fifo0/data_mem_25__43_ (net)                  2         7.60                          0.00     131.01 r
  fifo0/data_mem_reg_25__44_/si (d04fyj03ld0c0)                   122.40                9.49 *   140.50 r
  data arrival time                                                                              140.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__44_/clk (d04fyj03ld0c0)                                        0.00     450.00 r
  library setup time                                                                 -173.77     276.23
  data required time                                                                             276.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             276.23
  data arrival time                                                                             -140.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.74


  Startpoint: fifo1/data_mem_reg_17__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_17__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_17__14_/o (d04fyj03ld0b0)                    127.09              134.41     134.41 r
  fifo1/data_mem[1022] (net)                    2         7.92                          0.00     134.41 r
  fifo1/data_mem_reg_17__15_/si (d04fyj03ld0b0)                   127.09                9.50 *   143.90 r
  data arrival time                                                                              143.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_17__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.25     279.75
  data required time                                                                             279.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.75
  data arrival time                                                                             -143.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.85


  Startpoint: fifo0/data_mem_reg_7__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_7__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_7__14_/o (d04fyj03ld0b0)                     126.70              134.13     134.13 r
  fifo0/data_mem_7__14_ (net)                   2         7.90                          0.00     134.13 r
  fifo0/data_mem_reg_7__15_/si (d04fyj03ld0b0)                    126.70                9.67 *   143.80 r
  data arrival time                                                                              143.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_7__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.20     279.80
  data required time                                                                             279.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.80
  data arrival time                                                                             -143.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.00


  Startpoint: fifo2/data_mem_reg_17__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP3
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__87_/o (d04fyj03ld0b0)                     40.10               63.69      63.69 r
  fifo2/data_mem[2005] (net)                    2         1.64                          0.00      63.69 r
  fifo2/LOCKUP3/d (d04ltn80ld0c0)                                  40.10                0.09 *    63.78 r
  data arrival time                                                                               63.78

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP3/clkb (d04ltn80ld0c0)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -63.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.22

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_7__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__14_/o (d04fyj03ld0b0)                     126.25              133.80     133.80 r
  fifo1/data_mem[1742] (net)                    2         7.86                          0.00     133.80 r
  fifo1/data_mem_reg_7__15_/si (d04fyj03ld0b0)                    126.25                9.56 *   143.36 r
  data arrival time                                                                              143.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.14     279.86
  data required time                                                                             279.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.86
  data arrival time                                                                             -143.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.50


  Startpoint: fifo0/data_mem_reg_27__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/LOCKUP1
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_27__6_/clk (d04fyj03yd0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_27__6_/o (d04fyj03yd0b0)                      50.26               59.48      59.48 r
  fifo0/data_mem_27__6_ (net)                   2         5.06                          0.00      59.48 r
  fifo0/LOCKUP1/d (d04ltn80yd0e0)                                  50.26                3.98 *    63.46 r
  data arrival time                                                                               63.46

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo0/LOCKUP1/clkb (d04ltn80yd0e0)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -63.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.54

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: init_mask_alu0_mask_reg_0__120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP1 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_0__120_/clk (d04fyj03ld0c0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_0__120_/o (d04fyj03ld0c0)                35.58               63.15      63.15 r
  mask_alu[1016] (net)                          3         2.92                          0.00      63.15 r
  LOCKUP1/d (d04ltn80ld0c0)                                        35.58                0.20 *    63.35 r
  data arrival time                                                                               63.35

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP1/clkb (d04ltn80ld0c0)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -63.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.65

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo0/data_mem_reg_30__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_30__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_30__57_/o (d04fyj03ld0b0)                    126.09              133.68     133.68 r
  fifo0/data_mem_30__57_ (net)                  2         7.85                          0.00     133.68 r
  fifo0/data_mem_reg_30__58_/si (d04fyj03ld0b0)                   126.09                9.09 *   142.77 r
  data arrival time                                                                              142.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_30__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -170.12     279.88
  data required time                                                                             279.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.88
  data arrival time                                                                             -142.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    137.11


  Startpoint: fifo1/data_mem_reg_5__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__43_/o (d04fyj03ld0b0)                     125.10              132.96     132.96 r
  fifo1/data_mem[1915] (net)                    2         7.78                          0.00     132.96 r
  fifo1/data_mem_reg_5__44_/si (d04fyj03ld0b0)                    125.10                9.83 *   142.79 r
  data arrival time                                                                              142.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.00     280.00
  data required time                                                                             280.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.00
  data arrival time                                                                             -142.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    137.21


  Startpoint: fifo1/data_mem_reg_3__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_3__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_3__43_/o (d04fyj03ld0b0)                     124.88              132.81     132.81 r
  fifo1/data_mem[2059] (net)                    2         7.77                          0.00     132.81 r
  fifo1/data_mem_reg_3__44_/si (d04fyj03ld0b0)                    124.88                9.90 *   142.71 r
  data arrival time                                                                              142.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_3__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.97     280.03
  data required time                                                                             280.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.03
  data arrival time                                                                             -142.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    137.32


  Startpoint: fifo1/data_mem_reg_8__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__14_/o (d04fyj03ld0b0)                     125.36              133.16     133.16 r
  fifo1/data_mem[1670] (net)                    2         7.80                          0.00     133.16 r
  fifo1/data_mem_reg_8__15_/si (d04fyj03ld0b0)                    125.36                9.23 *   142.38 r
  data arrival time                                                                              142.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -170.03     279.97
  data required time                                                                             279.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.97
  data arrival time                                                                             -142.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    137.58


  Startpoint: init_mask_in0_mask_reg_4__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_4__1_/clk (d04fyj03nd0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_4__1_/o (d04fyj03nd0c0)                   61.03               78.63      78.63 r
  mask_in[129] (net)                            3        10.93                          0.00      78.63 r
  U21681/a (d04bfn00wd0c7)                                         61.03                6.20 *    84.84 r
  U21681/o (d04bfn00wd0c7)                                         67.39              104.45     189.28 r
  n21730 (net)                                  3        11.02                          0.00     189.28 r
  init_mask_in0_mask_reg_4__2_/si (d04fyj03nd0c0)                  67.39                7.65 *   196.93 r
  data arrival time                                                                              196.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_4__2_/clk (d04fyj03nd0c0)                                      0.00     450.00 r
  library setup time                                                                 -114.79     335.21
  data required time                                                                             335.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.21
  data arrival time                                                                             -196.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.28


  Startpoint: fifo1/data_mem_reg_21__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_21__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_21__14_/o (d04fyj03ld0b0)                    124.69              132.67     132.67 r
  fifo1/data_mem[734] (net)                     2         7.76                          0.00     132.67 r
  fifo1/data_mem_reg_21__15_/si (d04fyj03ld0b0)                   124.69                8.89 *   141.56 r
  data arrival time                                                                              141.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_21__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.95     280.05
  data required time                                                                             280.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.05
  data arrival time                                                                             -141.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.49


  Startpoint: fifo0/data_mem_reg_11__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_11__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_11__71_/o (d04fyj03ld0b0)                    124.01              132.18     132.18 r
  fifo0/data_mem_11__71_ (net)                  2         7.71                          0.00     132.18 r
  fifo0/data_mem_reg_12__0_/si (d04fyj03ld0b0)                    124.01                9.43 *   141.61 r
  data arrival time                                                                              141.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_12__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.86     280.14
  data required time                                                                             280.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.14
  data arrival time                                                                             -141.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.53


  Startpoint: fifo0/data_mem_reg_0__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_0__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_0__14_/o (d04fyj03ld0b0)                     124.04              132.20     132.20 r
  fifo0/data_mem_0__14_ (net)                   2         7.71                          0.00     132.20 r
  fifo0/data_mem_reg_0__15_/si (d04fyj03ld0b0)                    124.04                9.19 *   141.39 r
  data arrival time                                                                              141.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_0__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.87     280.13
  data required time                                                                             280.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.13
  data arrival time                                                                             -141.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.74


  Startpoint: test_si18 (input port clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si18 (in)                                                    0.00                0.00     100.00 f
  test_si18 (net)                               1        15.25                          0.00     100.00 f
  init_mask_alu0_seed7_reg_173_/si (d04fyj03ld0b0)                 52.15               37.62 *   137.62 f
  data arrival time                                                                              137.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_173_/clk (d04fyj03ld0b0)                                     0.00     450.00 r
  library setup time                                                                 -173.63     276.37
  data required time                                                                             276.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             276.37
  data arrival time                                                                             -137.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.75


  Startpoint: fifo2/data_mem_reg_6__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP1
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__94_/clk (d04fyj03ld0c0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__94_/o (d04fyj03ld0c0)                      32.94               60.53      60.53 r
  fifo2/data_mem[3519] (net)                    2         2.55                          0.00      60.53 r
  fifo2/LOCKUP1/d (d04ltn80wd0a5)                                  32.94                0.71 *    61.24 r
  data arrival time                                                                               61.24

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP1/clkb (d04ltn80wd0a5)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -61.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.76

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_19__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_19__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_19__14_/o (d04fyj03ld0b0)                    124.46              132.50     132.50 r
  fifo1/data_mem[878] (net)                     2         7.74                          0.00     132.50 r
  fifo1/data_mem_reg_19__15_/si (d04fyj03ld0b0)                   124.46                8.77 *   141.28 r
  data arrival time                                                                              141.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_19__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.92     280.08
  data required time                                                                             280.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.08
  data arrival time                                                                             -141.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.80


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_5_/den (d04fyj43nd0c0)                        32.75                0.60 *   235.35 r
  data arrival time                                                                              235.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_5_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -75.82     374.18
  data required time                                                                             374.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             374.18
  data arrival time                                                                             -235.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.83


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_0_/den (d04fyj43nd0c0)                        32.75                0.56 *   235.31 r
  data arrival time                                                                              235.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_0_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -75.82     374.18
  data required time                                                                             374.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             374.18
  data arrival time                                                                             -235.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.87


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_1_/den (d04fyj43nd0c0)                        32.75                0.40 *   235.15 r
  data arrival time                                                                              235.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_1_/clk (d04fyj43nd0c0)                                             0.00     450.00 r
  library setup time                                                                  -75.82     374.18
  data required time                                                                             374.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             374.18
  data arrival time                                                                             -235.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.03


  Startpoint: fifo2/data_mem_reg_24__85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__85_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__85_/o (d04fyj03wd0b0)                     58.45               91.77      91.77 r
  fifo2/data_mem[1044] (net)                    2         2.19                          0.00      91.77 r
  fifo2/data_mem_reg_24__86_/si (d04fyj03wd0b0)                    58.45                0.50 *    92.27 r
  data arrival time                                                                               92.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__86_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -218.49     231.51
  data required time                                                                             231.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.51
  data arrival time                                                                              -92.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.24


  Startpoint: fifo1/data_mem_reg_6__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_6__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_6__43_/o (d04fyj03ld0b0)                     122.87              131.35     131.35 r
  fifo1/data_mem[1843] (net)                    2         7.63                          0.00     131.35 r
  fifo1/data_mem_reg_6__44_/si (d04fyj03ld0b0)                    122.87                9.46 *   140.80 r
  data arrival time                                                                              140.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_6__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.72     280.28
  data required time                                                                             280.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.28
  data arrival time                                                                             -140.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.48


  Startpoint: test_si5 (input port clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si5 (in)                                                     0.00                0.00     100.00 f
  test_si5 (net)                                1        22.38                          0.00     100.00 f
  fifo0/test_si4 (fifo_width_data72_1)                                                  0.00     100.00 f
  fifo0/test_si4 (net)                                   22.38                          0.00     100.00 f
  fifo0/data_mem_reg_27__7_/si (d04fyj03nd0b0)                    109.81               79.21 *   179.21 f
  data arrival time                                                                              179.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__7_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -131.07     318.93
  data required time                                                                             318.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             318.93
  data arrival time                                                                             -179.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.71


  Startpoint: fifo0/data_mem_reg_20__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_20__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_20__14_/o (d04fyj03ld0b0)                    123.78              132.01     132.01 r
  fifo0/data_mem_20__14_ (net)                  2         7.69                          0.00     132.01 r
  fifo0/data_mem_reg_20__15_/si (d04fyj03ld0b0)                   123.78                8.42 *   140.43 r
  data arrival time                                                                              140.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_20__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.83     280.17
  data required time                                                                             280.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.17
  data arrival time                                                                             -140.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.74


  Startpoint: fifo0/data_mem_reg_25__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_25__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_25__14_/o (d04fyj03ld0b0)                    123.05              131.47     131.47 r
  fifo0/data_mem_25__14_ (net)                  2         7.64                          0.00     131.47 r
  fifo0/data_mem_reg_25__15_/si (d04fyj03ld0b0)                   123.05                8.97 *   140.44 r
  data arrival time                                                                              140.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.74     280.26
  data required time                                                                             280.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.26
  data arrival time                                                                             -140.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.82


  Startpoint: fifo1/data_mem_reg_14__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/LOCKUP1
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__50_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__50_/o (d04fyj03ld0b0)                     36.24               60.01      60.01 r
  fifo1/data_mem[1274] (net)                    2         1.39                          0.00      60.01 r
  fifo1/LOCKUP1/d (d04ltn80wd0a5)                                  36.24                0.12 *    60.13 r
  data arrival time                                                                               60.13

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo1/LOCKUP1/clkb (d04ltn80wd0a5)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -60.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.87

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo0/data_mem_reg_18__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_18__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_18__43_/o (d04fyj03ld0b0)                    118.45              128.07     128.07 r
  fifo0/data_mem_18__43_ (net)                  2         7.32                          0.00     128.07 r
  fifo0/data_mem_reg_18__44_/si (d04fyj03ld0c0)                   118.45                8.77 *   136.85 r
  data arrival time                                                                              136.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_18__44_/clk (d04fyj03ld0c0)                                        0.00     450.00 r
  library setup time                                                                 -173.17     276.83
  data required time                                                                             276.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             276.83
  data arrival time                                                                             -136.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.98


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_rxc_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in1_secded_in0_data_rxc_reg_27_/clk (d04fyj03nd0c0)     0.00                0.00 #     0.00 r
  check_ecc_in1_secded_in0_data_rxc_reg_27_/o (d04fyj03nd0c0)      36.61               57.00      57.00 r
  din_rxc1[27] (net)                            4         5.18                          0.00      57.00 r
  U21584/a (d04bfn00wn0a5)                                         36.61                0.85 *    57.85 r
  U21584/o (d04bfn00wn0a5)                                        171.96              156.90     214.75 r
  n22083 (net)                                  5         9.34                          0.00     214.75 r
  check_ecc_in1_secded_in0_data_rxc_reg_28_/si (d04fyj03yd0c0)    171.96                2.75 *   217.50 r
  data arrival time                                                                              217.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in1_secded_in0_data_rxc_reg_28_/clk (d04fyj03yd0c0)                         0.00     450.00 r
  library setup time                                                                  -92.41     357.59
  data required time                                                                             357.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             357.59
  data arrival time                                                                             -217.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.09


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_4_/den (d04fyj43nd0b0)                        32.75                0.80 *   235.55 r
  data arrival time                                                                              235.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_4_/clk (d04fyj43nd0b0)                                             0.00     450.00 r
  library setup time                                                                  -74.23     375.77
  data required time                                                                             375.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             375.77
  data arrival time                                                                             -235.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.22


  Startpoint: fifo2/data_mem_reg_24__88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__88_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__88_/o (d04fyj03wd0b0)                     57.70               91.07      91.07 r
  fifo2/data_mem[1047] (net)                    2         2.15                          0.00      91.07 r
  fifo2/data_mem_reg_24__89_/si (d04fyj03wd0b0)                    57.70                0.44 *    91.51 r
  data arrival time                                                                               91.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__89_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -218.23     231.77
  data required time                                                                             231.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.77
  data arrival time                                                                              -91.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.26


  Startpoint: fifo1/data_mem_reg_25__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_25__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_25__14_/o (d04fyj03ld0b0)                    122.84              131.33     131.33 r
  fifo1/data_mem[446] (net)                     2         7.63                          0.00     131.33 r
  fifo1/data_mem_reg_25__15_/si (d04fyj03ld0b0)                   122.84                8.58 *   139.91 r
  data arrival time                                                                              139.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_25__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.72     280.28
  data required time                                                                             280.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.28
  data arrival time                                                                             -139.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.38


  Startpoint: init_mask_in0_seed3_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP5 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_2_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_2_/o (d04fyj03ld0b0)                     35.72               59.50      59.50 r
  init_mask_in0_seed3_2 (net)                   2         1.36                          0.00      59.50 r
  LOCKUP5/d (d04ltn80ld0c0)                                        35.72                0.09 *    59.60 r
  data arrival time                                                                               59.60

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP5/clkb (d04ltn80ld0c0)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -59.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.40

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo2/data_mem_reg_11__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__136_/o (d04fyj03ld0b0)                   122.20              130.86     130.86 r
  fifo2/data_mem[2876] (net)                    2         7.58                          0.00     130.86 r
  fifo2/data_mem_reg_12__0_/si (d04fyj03ld0b0)                    122.20                8.98 *   139.84 r
  data arrival time                                                                              139.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.64     280.36
  data required time                                                                             280.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.36
  data arrival time                                                                             -139.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.52


  Startpoint: fifo0/data_mem_reg_6__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_6__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_6__14_/o (d04fyj03ld0b0)                     122.26              130.90     130.90 r
  fifo0/data_mem_6__14_ (net)                   2         7.59                          0.00     130.90 r
  fifo0/data_mem_reg_6__15_/si (d04fyj03ld0b0)                    122.26                8.88 *   139.78 r
  data arrival time                                                                              139.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_6__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.64     280.36
  data required time                                                                             280.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.36
  data arrival time                                                                             -139.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.58


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_2_/den (d04fyj43nd0b0)                        32.75                0.42 *   235.17 r
  data arrival time                                                                              235.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_2_/clk (d04fyj43nd0b0)                                             0.00     450.00 r
  library setup time                                                                  -74.23     375.77
  data required time                                                                             375.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             375.77
  data arrival time                                                                             -235.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.60


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/cnt_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                         0.00                0.00 #     0.00 r
  fifo1/cnt_data_reg_3_/o (d04fyj43nd0b0)                          29.52               48.92      48.92 f
  fifo1/cnt_data[3] (net)                       5         5.30                          0.00      48.92 f
  fifo1/U19/d (d04non04ld0d0)                                      29.52                0.66 *    49.58 f
  fifo1/U19/o1 (d04non04ld0d0)                                     68.76               83.55     133.13 r
  fifo1/n5 (net)                                1         2.75                          0.00     133.13 r
  fifo1/U658/b (d04cab11yn0f0)                                     68.76                0.61 *   133.74 r
  fifo1/U658/out (d04cab11yn0f0)                                   26.01               26.93     160.67 f
  fifo1/n2118 (net)                             3         5.67                          0.00     160.67 f
  fifo1/U763/a (d04nab02yd0g0)                                     26.01                0.89 *   161.56 f
  fifo1/U763/out (d04nab02yd0g0)                                   17.92               38.15     199.71 f
  fifo1/n6700 (net)                             7         7.40                          0.00     199.71 f
  fifo1/U712/b (d04nan02nn0d0)                                     17.92                0.06 *   199.77 f
  fifo1/U712/o1 (d04nan02nn0d0)                                    32.75               34.98     234.75 r
  fifo1/N151 (net)                              6         8.79                          0.00     234.75 r
  fifo1/cnt_data_reg_3_/den (d04fyj43nd0b0)                        32.75                0.36 *   235.11 r
  data arrival time                                                                              235.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/cnt_data_reg_3_/clk (d04fyj43nd0b0)                                             0.00     450.00 r
  library setup time                                                                  -74.23     375.77
  data required time                                                                             375.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             375.77
  data arrival time                                                                             -235.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.66


  Startpoint: fifo0/data_mem_reg_9__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_9__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_9__57_/o (d04fyj03ld0b0)                     122.32              130.95     130.95 r
  fifo0/data_mem_9__57_ (net)                   2         7.59                          0.00     130.95 r
  fifo0/data_mem_reg_9__58_/si (d04fyj03ld0b0)                    122.32                8.56 *   139.51 r
  data arrival time                                                                              139.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_9__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.65     280.35
  data required time                                                                             280.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.35
  data arrival time                                                                             -139.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.84


  Startpoint: fifo2/data_mem_reg_17__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__91_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__91_/o (d04fyj03wd0b0)                     57.10               90.50      90.50 r
  fifo2/data_mem[2009] (net)                    2         2.11                          0.00      90.50 r
  fifo2/data_mem_reg_17__92_/si (d04fyj03wd0b0)                    57.10                0.50 *    91.00 r
  data arrival time                                                                               91.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__92_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -218.03     231.97
  data required time                                                                             231.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.97
  data arrival time                                                                              -91.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.97


  Startpoint: init_mask_in0_mask_reg_4__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_4__6_/clk (d04fyj03nd0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_4__6_/o (d04fyj03nd0c0)                   59.17               77.14      77.14 r
  mask_in[134] (net)                            3        10.49                          0.00      77.14 r
  U20867/a (d04bfn00wd0c7)                                         59.17                5.59 *    82.74 r
  U20867/o (d04bfn00wd0c7)                                         68.87              104.76     187.49 r
  n21654 (net)                                  3        11.30                          0.00     187.49 r
  init_mask_in0_mask_reg_4__7_/si (d04fyj03nd0c0)                  68.87                6.30 *   193.80 r
  data arrival time                                                                              193.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_4__7_/clk (d04fyj03nd0c0)                                      0.00     450.00 r
  library setup time                                                                 -114.94     335.06
  data required time                                                                             335.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.06
  data arrival time                                                                             -193.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    141.27


  Startpoint: fifo1/data_mem_reg_20__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_20__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_20__29_/o (d04fyj03ld0b0)                    121.36              130.25     130.25 r
  fifo1/data_mem[821] (net)                     2         7.52                          0.00     130.25 r
  fifo1/data_mem_reg_20__30_/si (d04fyj03ld0b0)                   121.36                8.69 *   138.94 r
  data arrival time                                                                              138.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_20__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.53     280.47
  data required time                                                                             280.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.47
  data arrival time                                                                             -138.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    141.52


  Startpoint: fifo0/data_mem_reg_28__54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_28__54_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_28__54_/o (d04fyj03ld0b0)                     64.74               85.80      85.80 r
  fifo0/data_mem_28__54_ (net)                  2         3.42                          0.00      85.80 r
  fifo0/data_mem_reg_28__55_/si (d04fyj03wd0b0)                    64.74                1.55 *    87.35 r
  data arrival time                                                                               87.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_28__55_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -220.68     229.32
  data required time                                                                             229.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             229.32
  data arrival time                                                                              -87.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    141.96


  Startpoint: fifo0/data_mem_reg_23__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_23__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_23__43_/o (d04fyj03ld0b0)                    116.55              126.63     126.63 r
  fifo0/data_mem_23__43_ (net)                  2         7.18                          0.00     126.63 r
  fifo0/data_mem_reg_23__44_/si (d04fyj03ld0c0)                   116.55                8.50 *   135.14 r
  data arrival time                                                                              135.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_23__44_/clk (d04fyj03ld0c0)                                        0.00     450.00 r
  library setup time                                                                 -172.79     277.21
  data required time                                                                             277.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             277.21
  data arrival time                                                                             -135.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.07


  Startpoint: fifo0/data_mem_reg_18__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_18__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_18__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_18__14_/o (d04fyj03ld0b0)                    120.95              129.96     129.96 r
  fifo0/data_mem_18__14_ (net)                  2         7.50                          0.00     129.96 r
  fifo0/data_mem_reg_18__15_/si (d04fyj03ld0b0)                   120.95                8.43 *   138.38 r
  data arrival time                                                                              138.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_18__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.48     280.52
  data required time                                                                             280.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.52
  data arrival time                                                                             -138.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.14


  Startpoint: fifo0/data_mem_reg_24__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_24__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_24__14_/o (d04fyj03ld0b0)                    121.16              130.11     130.11 r
  fifo0/data_mem_24__14_ (net)                  2         7.51                          0.00     130.11 r
  fifo0/data_mem_reg_24__15_/si (d04fyj03ld0b0)                   121.16                8.21 *   138.32 r
  data arrival time                                                                              138.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_24__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.51     280.49
  data required time                                                                             280.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.49
  data arrival time                                                                             -138.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.18


  Startpoint: fifo0/data_mem_reg_9__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_9__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_9__14_/o (d04fyj03ld0b0)                     120.65              129.74     129.74 r
  fifo0/data_mem_9__14_ (net)                   2         7.47                          0.00     129.74 r
  fifo0/data_mem_reg_9__15_/si (d04fyj03ld0b0)                    120.65                8.55 *   138.29 r
  data arrival time                                                                              138.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_9__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.44     280.56
  data required time                                                                             280.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.56
  data arrival time                                                                             -138.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.27


  Startpoint: fifo0/data_mem_reg_17__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_17__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_17__14_/o (d04fyj03ld0b0)                    120.43              129.58     129.58 r
  fifo0/data_mem_17__14_ (net)                  2         7.46                          0.00     129.58 r
  fifo0/data_mem_reg_17__15_/si (d04fyj03ld0b0)                   120.43                8.57 *   138.15 r
  data arrival time                                                                              138.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_17__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.42     280.58
  data required time                                                                             280.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.58
  data arrival time                                                                             -138.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.44


  Startpoint: fifo2/data_mem_reg_17__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__61_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__61_/o (d04fyj03wd0b0)                     55.99               89.45      89.45 r
  fifo2/data_mem[1979] (net)                    2         2.04                          0.00      89.45 r
  fifo2/data_mem_reg_17__62_/si (d04fyj03wd0b0)                    55.99                0.41 *    89.86 r
  data arrival time                                                                               89.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__62_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -217.64     232.36
  data required time                                                                             232.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.36
  data arrival time                                                                              -89.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.50


  Startpoint: fifo0/data_mem_reg_14__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_14__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_14__57_/o (d04fyj03ld0b0)                    120.97              129.97     129.97 r
  fifo0/data_mem_14__57_ (net)                  2         7.50                          0.00     129.97 r
  fifo0/data_mem_reg_14__58_/si (d04fyj03ld0b0)                   120.97                8.02 *   137.99 r
  data arrival time                                                                              137.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_14__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.48     280.52
  data required time                                                                             280.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.52
  data arrival time                                                                             -137.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.52


  Startpoint: fifo0/data_mem_reg_23__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_23__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_23__14_/o (d04fyj03ld0b0)                    120.70              129.78     129.78 r
  fifo0/data_mem_23__14_ (net)                  2         7.48                          0.00     129.78 r
  fifo0/data_mem_reg_23__15_/si (d04fyj03ld0b0)                   120.70                8.22 *   138.00 r
  data arrival time                                                                              138.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_23__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.45     280.55
  data required time                                                                             280.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.55
  data arrival time                                                                             -138.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.55


  Startpoint: fifo0/data_mem_reg_16__48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/LOCKUP
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_16__48_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_16__48_/o (d04fyj03nd0b0)                     39.56               56.29      56.29 r
  fifo0/data_mem_16__48_ (net)                  2         2.78                          0.00      56.29 r
  fifo0/LOCKUP/d (d04ltn80wd0b0)                                   39.56                1.06 *    57.35 r
  data arrival time                                                                               57.35

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo0/LOCKUP/clkb (d04ltn80wd0b0)                                                     0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -57.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.65

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_27__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_27__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_27__14_/o (d04fyj03ld0b0)                    120.32              129.49     129.49 r
  fifo1/data_mem[302] (net)                     2         7.45                          0.00     129.49 r
  fifo1/data_mem_reg_27__15_/si (d04fyj03ld0b0)                   120.32                8.32 *   137.80 r
  data arrival time                                                                              137.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_27__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.40     280.60
  data required time                                                                             280.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.60
  data arrival time                                                                             -137.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.80


  Startpoint: fifo0/data_mem_reg_0__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_0__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_0__43_/o (d04fyj03ld0b0)                     115.87              126.12     126.12 r
  fifo0/data_mem_0__43_ (net)                   2         7.13                          0.00     126.12 r
  fifo0/data_mem_reg_0__44_/si (d04fyj03ld0c0)                    115.87                8.39 *   134.52 r
  data arrival time                                                                              134.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_0__44_/clk (d04fyj03ld0c0)                                         0.00     450.00 r
  library setup time                                                                 -172.65     277.35
  data required time                                                                             277.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             277.35
  data arrival time                                                                             -134.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.83


  Startpoint: fifo1/data_mem_reg_2__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_2__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_2__14_/o (d04fyj03ld0b0)                     120.83              129.87     129.87 r
  fifo1/data_mem[2102] (net)                    2         7.49                          0.00     129.87 r
  fifo1/data_mem_reg_2__15_/si (d04fyj03ld0b0)                    120.83                7.80 *   137.67 r
  data arrival time                                                                              137.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.47     280.53
  data required time                                                                             280.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.53
  data arrival time                                                                             -137.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.87


  Startpoint: fifo1/data_mem_reg_10__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_10__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_10__43_/o (d04fyj03ld0b0)                    119.28              128.70     128.70 r
  fifo1/data_mem[1555] (net)                    2         7.38                          0.00     128.70 r
  fifo1/data_mem_reg_10__44_/si (d04fyj03ld0b0)                   119.28                8.89 *   137.59 r
  data arrival time                                                                              137.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_10__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.23     280.77
  data required time                                                                             280.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.77
  data arrival time                                                                             -137.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.18


  Startpoint: fifo0/data_mem_reg_5__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_5__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_5__14_/o (d04fyj03ld0b0)                     119.89              129.16     129.16 r
  fifo0/data_mem_5__14_ (net)                   2         7.42                          0.00     129.16 r
  fifo0/data_mem_reg_5__15_/si (d04fyj03ld0b0)                    119.89                8.24 *   137.40 r
  data arrival time                                                                              137.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_5__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.34     280.66
  data required time                                                                             280.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.66
  data arrival time                                                                             -137.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.26


  Startpoint: fifo0/data_mem_reg_12__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_12__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_12__57_/o (d04fyj03ld0b0)                    119.95              129.21     129.21 r
  fifo0/data_mem_12__57_ (net)                  2         7.42                          0.00     129.21 r
  fifo0/data_mem_reg_12__58_/si (d04fyj03ld0b0)                   119.95                8.07 *   137.28 r
  data arrival time                                                                              137.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_12__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.35     280.65
  data required time                                                                             280.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.65
  data arrival time                                                                             -137.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.37


  Startpoint: fifo1/data_mem_reg_27__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_27__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_27__29_/o (d04fyj03ld0b0)                    119.49              128.86     128.86 r
  fifo1/data_mem[317] (net)                     2         7.39                          0.00     128.86 r
  fifo1/data_mem_reg_27__30_/si (d04fyj03ld0b0)                   119.49                8.42 *   137.28 r
  data arrival time                                                                              137.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_27__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.27     280.73
  data required time                                                                             280.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.73
  data arrival time                                                                             -137.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.46


  Startpoint: fifo2/data_mem_reg_23__101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__101_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__101_/o (d04fyj03wd0b0)                    55.21               88.72      88.72 r
  fifo2/data_mem[1197] (net)                    2         2.00                          0.00      88.72 r
  fifo2/data_mem_reg_23__102_/si (d04fyj03wd0b0)                   55.21                0.42 *    89.13 r
  data arrival time                                                                               89.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__102_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -217.37     232.63
  data required time                                                                             232.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.63
  data arrival time                                                                              -89.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.50


  Startpoint: fifo1/data_mem_reg_2__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_2__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_2__43_/o (d04fyj03ld0b0)                     118.77              128.31     128.31 r
  fifo1/data_mem[2131] (net)                    2         7.34                          0.00     128.31 r
  fifo1/data_mem_reg_2__44_/si (d04fyj03ld0b0)                    118.77                8.59 *   136.90 r
  data arrival time                                                                              136.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -169.13     280.87
  data required time                                                                             280.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.87
  data arrival time                                                                             -136.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.97


  Startpoint: init_mask_in0_mask_reg_3__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__2_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__2_/o (d04fyj03ld0c0)                   55.95               82.59      82.59 r
  mask_in[194] (net)                            3         6.04                          0.00      82.59 r
  U20900/a (d04bfn00nnub5)                                         55.95                1.21 *    83.80 r
  U20900/o (d04bfn00nnub5)                                         47.26               58.25     142.05 r
  n21619 (net)                                  3         9.65                          0.00     142.05 r
  init_mask_in0_mask_reg_3__3_/si (d04fyj03ld0c0)                  47.26                5.01 *   147.05 r
  data arrival time                                                                              147.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__3_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -158.58     291.42
  data required time                                                                             291.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             291.42
  data arrival time                                                                             -147.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.36


  Startpoint: fifo2/data_mem_reg_29__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__67_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__67_/o (d04fyj03wd0b0)                     54.56               88.11      88.11 r
  fifo2/data_mem[341] (net)                     2         1.96                          0.00      88.11 r
  fifo2/data_mem_reg_29__68_/si (d04fyj03wd0b0)                    54.56                0.36 *    88.47 r
  data arrival time                                                                               88.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -217.14     232.86
  data required time                                                                             232.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.86
  data arrival time                                                                              -88.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.39


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/o (d04fyj03nd0b0)   119.37              117.92     117.92 r
  check_ecc_alu0/data_rxc[37] (net)             2        11.16                          0.00     117.92 r
  check_ecc_alu0/U425/a (d04bfn00wd0c7)                           119.37                0.36 *   118.28 r
  check_ecc_alu0/U425/o (d04bfn00wd0c7)                            16.88               84.69     202.98 r
  check_ecc_alu0/n737 (net)                     1         1.23                          0.00     202.98 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/si (d04fyj03nd0b0)    16.88               0.24 *   203.22 r
  data arrival time                                                                              203.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/clk (d04fyj03nd0b0)                       0.00     450.00 r
  library setup time                                                                 -102.12     347.88
  data required time                                                                             347.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             347.88
  data arrival time                                                                             -203.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.66


  Startpoint: init_mask_in0_mask_reg_2__63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__63_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__63_/o (d04fyj03ld0c0)                 103.04              122.24     122.24 r
  mask_in[319] (net)                            5        13.72                          0.00     122.24 r
  init_mask_in0_mask_reg_3__0_/si (d04fyj03ld0c0)                 103.04               12.83 *   135.07 r
  data arrival time                                                                              135.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__0_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -170.08     279.92
  data required time                                                                             279.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.92
  data arrival time                                                                             -135.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.85


  Startpoint: fifo0/data_mem_reg_24__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_24__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_24__43_/o (d04fyj03ld0b0)                    118.14              127.84     127.84 r
  fifo0/data_mem_24__43_ (net)                  2         7.29                          0.00     127.84 r
  fifo0/data_mem_reg_24__44_/si (d04fyj03ld0b0)                   118.14                8.25 *   136.09 r
  data arrival time                                                                              136.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_24__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.01     280.99
  data required time                                                                             280.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.99
  data arrival time                                                                             -136.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.90


  Startpoint: init_mask_in0_seed6_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP6 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_127_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_127_/o (d04fyj03ld0b0)                   30.95               54.95      54.95 r
  n22112 (net)                                  1         1.04                          0.00      54.95 r
  LOCKUP6/d (d04ltn80ld0e0)                                        30.95                0.07 *    55.02 r
  data arrival time                                                                               55.02

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP6/clkb (d04ltn80ld0e0)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -55.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.98

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo2/data_mem_reg_24__101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__101_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__101_/o (d04fyj03wd0b0)                    53.99               87.56      87.56 r
  fifo2/data_mem[1060] (net)                    2         1.92                          0.00      87.56 r
  fifo2/data_mem_reg_24__102_/si (d04fyj03wd0b0)                   53.99                0.37 *    87.93 r
  data arrival time                                                                               87.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__102_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -216.94     233.06
  data required time                                                                             233.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.06
  data arrival time                                                                              -87.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.12


  Startpoint: init_mask_in0_seed1_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_58_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_58_/o (d04fyj03wd0b0)                    53.84               87.42      87.42 r
  init_mask_in0_seed1[58] (net)                 2         1.91                          0.00      87.42 r
  init_mask_in0_seed1_reg_59_/si (d04fyj03wd0b0)                   53.84                0.30 *    87.71 r
  data arrival time                                                                               87.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_59_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -216.89     233.11
  data required time                                                                             233.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.11
  data arrival time                                                                              -87.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.40


  Startpoint: fifo0/data_mem_reg_4__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_4__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_4__14_/o (d04fyj03ld0b0)                     117.65              127.47     127.47 r
  fifo0/data_mem_4__14_ (net)                   2         7.26                          0.00     127.47 r
  fifo0/data_mem_reg_4__15_/si (d04fyj03ld0b0)                    117.65                8.13 *   135.59 r
  data arrival time                                                                              135.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_4__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.92     281.08
  data required time                                                                             281.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.08
  data arrival time                                                                             -135.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.49


  Startpoint: fifo1/data_mem_reg_0__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_0__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_0__43_/o (d04fyj03ld0b0)                     117.05              127.02     127.02 r
  fifo1/data_mem[2275] (net)                    2         7.22                          0.00     127.02 r
  fifo1/data_mem_reg_0__44_/si (d04fyj03ld0b0)                    117.05                8.55 *   135.56 r
  data arrival time                                                                              135.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_0__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.81     281.19
  data required time                                                                             281.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.19
  data arrival time                                                                             -135.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.62


  Startpoint: fifo1/data_mem_reg_9__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__43_/o (d04fyj03ld0b0)                     117.09              127.04     127.04 r
  fifo1/data_mem[1627] (net)                    2         7.22                          0.00     127.04 r
  fifo1/data_mem_reg_9__44_/si (d04fyj03ld0b0)                    117.09                8.41 *   135.46 r
  data arrival time                                                                              135.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_9__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.82     281.18
  data required time                                                                             281.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.18
  data arrival time                                                                             -135.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.72


  Startpoint: init_mask_alu0_seed7_reg_172_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: LOCKUP4 (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_172_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_172_/o (d04fyj03ld0b0)                  30.04               54.08      54.08 r
  n22399 (net)                                  1         0.98                          0.00      54.08 r
  LOCKUP4/d (d04ltn80ld0c0)                                        30.04                0.15 *    54.24 r
  data arrival time                                                                               54.24

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  LOCKUP4/clkb (d04ltn80ld0c0)                                                          0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -54.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.76

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo2/data_mem_reg_0__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__49_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__49_/o (d04fyj03ld0b0)                      61.89               83.27      83.27 r
  fifo2/data_mem[4296] (net)                    2         3.21                          0.00      83.27 r
  fifo2/data_mem_reg_0__50_/si (d04fyj03wd0b0)                     61.89                1.25 *    84.52 r
  data arrival time                                                                               84.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__50_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -219.69     230.31
  data required time                                                                             230.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             230.31
  data arrival time                                                                              -84.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.79


  Startpoint: fifo2/data_mem_reg_15__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__121_/o (d04fyj03ld0b0)                   117.61              127.44     127.44 r
  fifo2/data_mem[2313] (net)                    2         7.26                          0.00     127.44 r
  fifo2/data_mem_reg_15__122_/si (d04fyj03ld0b0)                  117.61                7.80 *   135.24 r
  data arrival time                                                                              135.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -168.91     281.09
  data required time                                                                             281.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.09
  data arrival time                                                                             -135.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.85


  Startpoint: init_mask_alu0_seed5_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_61_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_61_/o (d04fyj03wd0b0)                   53.48               87.09      87.09 r
  init_mask_alu0_seed5_61 (net)                 2         1.89                          0.00      87.09 r
  init_mask_alu0_seed5_reg_62_/si (d04fyj03wd0b0)                  53.48                0.23 *    87.32 r
  data arrival time                                                                               87.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_62_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -216.77     233.23
  data required time                                                                             233.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.23
  data arrival time                                                                              -87.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.91


  Startpoint: init_mask_alu0_mask_reg_0__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_0__5_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_0__5_/o (d04fyj03wd0b0)                 106.33              132.88     132.88 r
  mask_alu[901] (net)                           3         5.13                          0.00     132.88 r
  init_mask_alu0_mask_reg_0__6_/si (d04fyj03ld0c0)                106.33                0.33 *   133.21 r
  data arrival time                                                                              133.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_0__6_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -170.74     279.26
  data required time                                                                             279.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             279.26
  data arrival time                                                                             -133.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.05


  Startpoint: init_mask_in0_mask_reg_0__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__7_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__7_/o (d04fyj03ld0c0)                   55.00               81.71      81.71 r
  mask_in[391] (net)                            3         5.88                          0.00      81.71 r
  U21205/a (d04bfn00lnud5)                                         55.00                1.01 *    82.72 r
  U21205/o (d04bfn00lnud5)                                         40.87               62.31     145.03 r
  n22012 (net)                                  4        11.56                          0.00     145.03 r
  init_mask_in0_mask_reg_0__8_/si (d04fyj03ld0c0)                  40.87                2.75 *   147.78 r
  data arrival time                                                                              147.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__8_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -156.12     293.88
  data required time                                                                             293.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             293.88
  data arrival time                                                                             -147.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.10


  Startpoint: fifo2/data_mem_reg_28__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__136_/o (d04fyj03ld0b0)                   116.96              126.95     126.95 r
  fifo2/data_mem[547] (net)                     2         7.21                          0.00     126.95 r
  fifo2/data_mem_reg_29__0_/si (d04fyj03ld0b0)                    116.96                8.07 *   135.01 r
  data arrival time                                                                              135.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.79     281.21
  data required time                                                                             281.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.21
  data arrival time                                                                             -135.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.19


  Startpoint: fifo2/data_mem_reg_0__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__121_/o (d04fyj03ld0b0)                    118.29              127.95     127.95 r
  fifo2/data_mem[4368] (net)                    2         7.31                          0.00     127.95 r
  fifo2/data_mem_reg_0__122_/si (d04fyj03ld0b0)                   118.29                6.80 *   134.76 r
  data arrival time                                                                              134.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.04     280.96
  data required time                                                                             280.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.96
  data arrival time                                                                             -134.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.20


  Startpoint: fifo2/data_mem_reg_8__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__98_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__98_/o (d04fyj03wd0b0)                      53.03               86.66      86.66 r
  fifo2/data_mem[3249] (net)                    2         1.86                          0.00      86.66 r
  fifo2/data_mem_reg_8__99_/si (d04fyj03wd0b0)                     53.03                0.30 *    86.97 r
  data arrival time                                                                               86.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__99_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.61     233.39
  data required time                                                                             233.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.39
  data arrival time                                                                              -86.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.42


  Startpoint: init_mask_in0_seed6_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_25_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_25_/o (d04fyj03wd0b0)                    52.88               86.52      86.52 r
  init_mask_in0_seed6_25 (net)                  2         1.86                          0.00      86.52 r
  init_mask_in0_seed6_reg_26_/si (d04fyj03wd0b0)                   52.88                0.29 *    86.81 r
  data arrival time                                                                               86.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_26_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -216.56     233.44
  data required time                                                                             233.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.44
  data arrival time                                                                              -86.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    146.63


  Startpoint: fifo0/data_mem_reg_27__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_27__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_27__43_/o (d04fyj03ld0b0)                    112.46              123.54     123.54 r
  fifo0/data_mem_27__43_ (net)                  2         6.89                          0.00     123.54 r
  fifo0/data_mem_reg_27__44_/si (d04fyj03ld0c0)                   112.46                7.46 *   130.99 r
  data arrival time                                                                              130.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__44_/clk (d04fyj03ld0c0)                                        0.00     450.00 r
  library setup time                                                                 -171.97     278.03
  data required time                                                                             278.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             278.03
  data arrival time                                                                             -130.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.04


  Startpoint: fifo0/data_mem_reg_27__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_27__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_27__14_/o (d04fyj03ld0b0)                    116.37              126.50     126.50 r
  fifo0/data_mem_27__14_ (net)                  2         7.17                          0.00     126.50 r
  fifo0/data_mem_reg_27__15_/si (d04fyj03ld0b0)                   116.37                7.71 *   134.21 r
  data arrival time                                                                              134.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.68     281.32
  data required time                                                                             281.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.32
  data arrival time                                                                             -134.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.11


  Startpoint: fifo0/data_mem_reg_6__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_6__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_6__43_/o (d04fyj03ld0b0)                     116.06              126.26     126.26 r
  fifo0/data_mem_6__43_ (net)                   2         7.14                          0.00     126.26 r
  fifo0/data_mem_reg_6__44_/si (d04fyj03ld0b0)                    116.06                7.96 *   134.23 r
  data arrival time                                                                              134.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_6__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.63     281.37
  data required time                                                                             281.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.37
  data arrival time                                                                             -134.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.15


  Startpoint: fifo2/data_mem_reg_20__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__24_/o (d04fyj03ld0b0)                    124.46              132.50     132.50 r
  fifo2/data_mem[1531] (net)                    2         7.74                          0.00     132.50 r
  fifo2/data_mem_reg_20__25_/si (d04fyj03ld0b0)                   124.46                0.35 *   132.84 r
  data arrival time                                                                              132.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -169.92     280.08
  data required time                                                                             280.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.08
  data arrival time                                                                             -132.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.24


  Startpoint: fifo2/data_mem_reg_16__101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__101_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__101_/o (d04fyj03wd0b0)                    52.38               86.05      86.05 r
  fifo2/data_mem[2156] (net)                    2         1.82                          0.00      86.05 r
  fifo2/data_mem_reg_16__102_/si (d04fyj03wd0b0)                   52.38                0.23 *    86.27 r
  data arrival time                                                                               86.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__102_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -216.39     233.61
  data required time                                                                             233.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.61
  data arrival time                                                                              -86.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.34


  Startpoint: fifo0/data_mem_reg_17__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_17__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_17__43_/o (d04fyj03ld0b0)                    115.43              125.79     125.79 r
  fifo0/data_mem_17__43_ (net)                  2         7.10                          0.00     125.79 r
  fifo0/data_mem_reg_17__44_/si (d04fyj03ld0b0)                   115.43                8.33 *   134.12 r
  data arrival time                                                                              134.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_17__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.51     281.49
  data required time                                                                             281.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.49
  data arrival time                                                                             -134.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.37


  Startpoint: init_mask_alu0_seed7_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_2_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_2_/o (d04fyj03wd0b0)                    52.31               85.98      85.98 r
  init_mask_alu0_seed7_2 (net)                  2         1.82                          0.00      85.98 r
  init_mask_alu0_seed7_reg_3_/si (d04fyj03wd0b0)                   52.31                0.20 *    86.18 r
  data arrival time                                                                               86.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_3_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -216.36     233.64
  data required time                                                                             233.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.64
  data arrival time                                                                              -86.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.46


  Startpoint: fifo2/data_mem_reg_16__74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__74_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__74_/o (d04fyj03wd0b0)                     52.18               85.86      85.86 r
  fifo2/data_mem[2129] (net)                    2         1.81                          0.00      85.86 r
  fifo2/data_mem_reg_16__75_/si (d04fyj03wd0b0)                    52.18                0.28 *    86.13 r
  data arrival time                                                                               86.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__75_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.32     233.68
  data required time                                                                             233.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.68
  data arrival time                                                                              -86.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.55


  Startpoint: init_mask_in0_mask_reg_6__34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__34_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__34_/o (d04fyj03nd0c0)                  52.49               71.35      71.35 r
  mask_in[34] (net)                             3         8.91                          0.00      71.35 r
  U17009/a (d04bfn00wn0d0)                                         52.49                6.51 *    77.86 r
  U17009/o (d04bfn00wn0d0)                                         61.11              102.61     180.47 r
  n20760 (net)                                  3        10.06                          0.00     180.47 r
  init_mask_in0_mask_reg_6__35_/si (d04fyj03nd0c0)                 61.11                7.75 *   188.22 r
  data arrival time                                                                              188.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__35_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.17     335.83
  data required time                                                                             335.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.83
  data arrival time                                                                             -188.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.60


  Startpoint: init_mask_alu0_seed3_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_124_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_124_/o (d04fyj03wd0b0)                  52.09               85.77      85.77 r
  init_mask_alu0_seed3[124] (net)               2         1.81                          0.00      85.77 r
  init_mask_alu0_seed3_reg_125_/si (d04fyj03wd0b0)                 52.09                0.32 *    86.09 r
  data arrival time                                                                               86.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_125_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -216.29     233.71
  data required time                                                                             233.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.71
  data arrival time                                                                              -86.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.62


  Startpoint: fifo0/data_mem_reg_4__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_4__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_4__57_/o (d04fyj03ld0b0)                     115.91              126.15     126.15 r
  fifo0/data_mem_4__57_ (net)                   2         7.13                          0.00     126.15 r
  fifo0/data_mem_reg_4__58_/si (d04fyj03ld0b0)                    115.91                7.59 *   133.74 r
  data arrival time                                                                              133.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_4__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.60     281.40
  data required time                                                                             281.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.40
  data arrival time                                                                             -133.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.66


  Startpoint: fifo1/data_mem_reg_20__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_20__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_20__43_/o (d04fyj03ld0b0)                    115.43              125.79     125.79 r
  fifo1/data_mem[835] (net)                     2         7.10                          0.00     125.79 r
  fifo1/data_mem_reg_20__44_/si (d04fyj03ld0b0)                   115.43                7.98 *   133.76 r
  data arrival time                                                                              133.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_20__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.51     281.49
  data required time                                                                             281.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.49
  data arrival time                                                                             -133.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.73


  Startpoint: fifo0/data_mem_reg_7__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_7__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_7__43_/o (d04fyj03ld0b0)                     115.32              125.71     125.71 r
  fifo0/data_mem_7__43_ (net)                   2         7.09                          0.00     125.71 r
  fifo0/data_mem_reg_7__44_/si (d04fyj03ld0b0)                    115.32                8.02 *   133.73 r
  data arrival time                                                                              133.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_7__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.49     281.51
  data required time                                                                             281.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.51
  data arrival time                                                                             -133.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.79


  Startpoint: fifo0/data_mem_reg_5__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_5__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_5__43_/o (d04fyj03ld0b0)                     115.12              125.55     125.55 r
  fifo0/data_mem_5__43_ (net)                   2         7.08                          0.00     125.55 r
  fifo0/data_mem_reg_5__44_/si (d04fyj03ld0b0)                    115.12                8.20 *   133.75 r
  data arrival time                                                                              133.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_5__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.45     281.55
  data required time                                                                             281.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.55
  data arrival time                                                                             -133.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.80


  Startpoint: fifo2/data_rd_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_rd_reg_104_/clk (d04fyj03yd0c0)                        0.00                0.00       0.00 r
  fifo2/data_rd_reg_104_/o (d04fyj03yd0c0)                         82.07               86.90      86.90 r
  fifo2/data_rd[104] (net)                     11        19.83                          0.00      86.90 r
  fifo2/U1982/a (d04bfn00wn0a5)                                    82.07                0.52 *    87.42 r
  fifo2/U1982/o (d04bfn00wn0a5)                                    97.26              120.25     207.67 r
  fifo2/n4247 (net)                             1         5.10                          0.00     207.67 r
  fifo2/data_rd_reg_105_/si (d04fyj03yd0c0)                        97.26                4.80 *   212.48 r
  data arrival time                                                                              212.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_rd_reg_105_/clk (d04fyj03yd0c0)                                            0.00     450.00 r
  library setup time                                                                  -89.71     360.29
  data required time                                                                             360.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             360.29
  data arrival time                                                                             -212.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.81


  Startpoint: fifo1/data_mem_reg_21__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_21__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_21__29_/o (d04fyj03ld0b0)                    116.04              126.25     126.25 r
  fifo1/data_mem[749] (net)                     2         7.14                          0.00     126.25 r
  fifo1/data_mem_reg_21__30_/si (d04fyj03ld0b0)                   116.04                7.15 *   133.40 r
  data arrival time                                                                              133.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_21__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.62     281.38
  data required time                                                                             281.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.38
  data arrival time                                                                             -133.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.97


  Startpoint: fifo0/data_mem_reg_16__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_16__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_16__14_/o (d04fyj03ld0b0)                    115.39              125.76     125.76 r
  fifo0/data_mem_16__14_ (net)                  2         7.10                          0.00     125.76 r
  fifo0/data_mem_reg_16__15_/si (d04fyj03ld0b0)                   115.39                7.70 *   133.46 r
  data arrival time                                                                              133.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_16__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.50     281.50
  data required time                                                                             281.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.50
  data arrival time                                                                             -133.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.04


  Startpoint: init_mask_in0_seed2_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_4_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_4_/o (d04fyj03wd0b0)                     51.87               85.56      85.56 r
  init_mask_in0_seed2_4 (net)                   2         1.79                          0.00      85.56 r
  init_mask_in0_seed2_reg_5_/si (d04fyj03wd0b0)                    51.87                0.11 *    85.68 r
  data arrival time                                                                               85.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_5_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.21     233.79
  data required time                                                                             233.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.79
  data arrival time                                                                              -85.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.11


  Startpoint: init_mask_alu0_seed7_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_61_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_61_/o (d04fyj03wd0b0)                   51.81               85.51      85.51 r
  init_mask_alu0_seed7_61 (net)                 2         1.79                          0.00      85.51 r
  init_mask_alu0_seed7_reg_62_/si (d04fyj03wd0b0)                  51.81                0.16 *    85.67 r
  data arrival time                                                                               85.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_62_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -216.19     233.81
  data required time                                                                             233.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.81
  data arrival time                                                                              -85.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.14


  Startpoint: fifo0/data_mem_reg_16__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_16__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_16__57_/o (d04fyj03ld0b0)                    115.62              125.93     125.93 r
  fifo0/data_mem_16__57_ (net)                  2         7.11                          0.00     125.93 r
  fifo0/data_mem_reg_16__58_/si (d04fyj03ld0b0)                   115.62                7.36 *   133.29 r
  data arrival time                                                                              133.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_16__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.54     281.46
  data required time                                                                             281.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.46
  data arrival time                                                                             -133.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.17


  Startpoint: fifo0/data_mem_reg_1__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_1__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_1__57_/o (d04fyj03ld0b0)                     115.47              125.82     125.82 r
  fifo0/data_mem_1__57_ (net)                   2         7.10                          0.00     125.82 r
  fifo0/data_mem_reg_1__58_/si (d04fyj03ld0b0)                    115.47                7.44 *   133.26 r
  data arrival time                                                                              133.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_1__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.52     281.48
  data required time                                                                             281.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.48
  data arrival time                                                                             -133.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.22


  Startpoint: fifo2/data_mem_reg_26__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__121_/o (d04fyj03ld0b0)                   116.08              126.28     126.28 r
  fifo2/data_mem[806] (net)                     2         7.15                          0.00     126.28 r
  fifo2/data_mem_reg_26__122_/si (d04fyj03ld0b0)                  116.08                6.82 *   133.10 r
  data arrival time                                                                              133.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -168.63     281.37
  data required time                                                                             281.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.37
  data arrival time                                                                             -133.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.27


  Startpoint: fifo1/data_mem_reg_6__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_6__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_6__29_/o (d04fyj03ld0b0)                     115.31              125.70     125.70 r
  fifo1/data_mem[1829] (net)                    2         7.09                          0.00     125.70 r
  fifo1/data_mem_reg_6__30_/si (d04fyj03ld0b0)                    115.31                7.49 *   133.19 r
  data arrival time                                                                              133.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_6__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.49     281.51
  data required time                                                                             281.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.51
  data arrival time                                                                             -133.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.33


  Startpoint: fifo0/data_mem_reg_2__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_2__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_2__14_/o (d04fyj03ld0b0)                     115.11              125.54     125.54 r
  fifo0/data_mem_2__14_ (net)                   2         7.08                          0.00     125.54 r
  fifo0/data_mem_reg_2__15_/si (d04fyj03ld0b0)                    115.11                7.66 *   133.20 r
  data arrival time                                                                              133.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_2__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.45     281.55
  data required time                                                                             281.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.55
  data arrival time                                                                             -133.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.35


  Startpoint: fifo2/data_mem_reg_2__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__121_/o (d04fyj03ld0b0)                    115.44              125.80     125.80 r
  fifo2/data_mem[4094] (net)                    2         7.10                          0.00     125.80 r
  fifo2/data_mem_reg_2__122_/si (d04fyj03ld0b0)                   115.44                7.33 *   133.13 r
  data arrival time                                                                              133.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.51     281.49
  data required time                                                                             281.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.49
  data arrival time                                                                             -133.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.36


  Startpoint: fifo0/data_mem_reg_1__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_1__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_1__14_/o (d04fyj03ld0b0)                     115.13              125.56     125.56 r
  fifo0/data_mem_1__14_ (net)                   2         7.08                          0.00     125.56 r
  fifo0/data_mem_reg_1__15_/si (d04fyj03ld0b0)                    115.13                7.61 *   133.17 r
  data arrival time                                                                              133.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_1__15_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.45     281.55
  data required time                                                                             281.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.55
  data arrival time                                                                             -133.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.38


  Startpoint: fifo0/data_mem_reg_8__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_8__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_8__43_/o (d04fyj03ld0b0)                     114.72              125.25     125.25 r
  fifo0/data_mem_8__43_ (net)                   2         7.05                          0.00     125.25 r
  fifo0/data_mem_reg_8__44_/si (d04fyj03ld0b0)                    114.72                7.98 *   133.23 r
  data arrival time                                                                              133.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_8__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.38     281.62
  data required time                                                                             281.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.62
  data arrival time                                                                             -133.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.40


  Startpoint: init_mask_in0_mask_reg_6__42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__42_/clk (d04fyj03nd0b0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__42_/o (d04fyj03nd0b0)                  27.70               45.36      45.36 r
  mask_in[42] (net)                             2         1.58                          0.00      45.36 r
  U12639/a (d04bfn00wn0d0)                                         27.70                0.05 *    45.41 r
  U12639/o (d04bfn00wn0d0)                                         65.82               91.59     137.01 r
  n23664 (net)                                  4        11.03                          0.00     137.01 r
  init_mask_in0_mask_reg_6__43_/si (d04fyj03ld0c0)                 65.82                1.84 *   138.85 r
  data arrival time                                                                              138.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__43_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -162.74     287.26
  data required time                                                                             287.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.26
  data arrival time                                                                             -138.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.41


  Startpoint: init_mask_alu0_seed7_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_115_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_115_/o (d04fyj03wd0b0)                  51.54               85.25      85.25 r
  init_mask_alu0_seed7[115] (net)               2         1.77                          0.00      85.25 r
  init_mask_alu0_seed7_reg_116_/si (d04fyj03wd0b0)                 51.54                0.21 *    85.46 r
  data arrival time                                                                               85.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_116_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -216.10     233.90
  data required time                                                                             233.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.90
  data arrival time                                                                              -85.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.45


  Startpoint: fifo2/data_mem_reg_5__95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__95_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__95_/o (d04fyj03wd0b0)                      51.52               85.23      85.23 r
  fifo2/data_mem[3657] (net)                    2         1.77                          0.00      85.23 r
  fifo2/data_mem_reg_5__96_/si (d04fyj03wd0b0)                     51.52                0.23 *    85.46 r
  data arrival time                                                                               85.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__96_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.09     233.91
  data required time                                                                             233.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.91
  data arrival time                                                                              -85.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.45


  Startpoint: fifo2/data_mem_reg_15__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__68_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__68_/o (d04fyj03wd0b0)                     51.43               85.15      85.15 r
  fifo2/data_mem[2260] (net)                    2         1.77                          0.00      85.15 r
  fifo2/data_mem_reg_15__69_/si (d04fyj03wd0b0)                    51.43                0.24 *    85.38 r
  data arrival time                                                                               85.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.06     233.94
  data required time                                                                             233.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.94
  data arrival time                                                                              -85.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.56


  Startpoint: fifo0/data_mem_reg_28__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_28__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_28__43_/o (d04fyj03ld0b0)                    110.96              122.40     122.40 r
  fifo0/data_mem_28__43_ (net)                  2         6.78                          0.00     122.40 r
  fifo0/data_mem_reg_28__44_/si (d04fyj03ld0c0)                   110.96                7.30 *   129.70 r
  data arrival time                                                                              129.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_28__44_/clk (d04fyj03ld0c0)                                        0.00     450.00 r
  library setup time                                                                 -171.67     278.33
  data required time                                                                             278.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             278.33
  data arrival time                                                                             -129.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.63


  Startpoint: fifo2/data_mem_reg_30__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__68_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__68_/o (d04fyj03wd0b0)                     51.20               84.93      84.93 r
  fifo2/data_mem[205] (net)                     2         1.75                          0.00      84.93 r
  fifo2/data_mem_reg_30__69_/si (d04fyj03wd0b0)                    51.20                0.28 *    85.21 r
  data arrival time                                                                               85.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.98     234.02
  data required time                                                                             234.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.02
  data arrival time                                                                              -85.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.81


  Startpoint: fifo2/data_mem_reg_21__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__57_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__57_/o (d04fyj03wd0b0)                     51.13               84.87      84.87 r
  fifo2/data_mem[1427] (net)                    2         1.75                          0.00      84.87 r
  fifo2/data_mem_reg_21__58_/si (d04fyj03wd0b0)                    51.13                0.21 *    85.08 r
  data arrival time                                                                               85.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__58_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.96     234.04
  data required time                                                                             234.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.04
  data arrival time                                                                              -85.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    148.97


  Startpoint: fifo0/data_mem_reg_9__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_9__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_9__71_/o (d04fyj03ld0b0)                     114.35              124.97     124.97 r
  fifo0/data_mem_9__71_ (net)                   2         7.02                          0.00     124.97 r
  fifo0/data_mem_reg_10__0_/si (d04fyj03ld0b0)                    114.35                7.65 *   132.62 r
  data arrival time                                                                              132.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_10__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.31     281.69
  data required time                                                                             281.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.69
  data arrival time                                                                             -132.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.08


  Startpoint: fifo1/data_mem_reg_10__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_10__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_10__29_/o (d04fyj03ld0b0)                    114.61              125.17     125.17 r
  fifo1/data_mem[1541] (net)                    2         7.04                          0.00     125.17 r
  fifo1/data_mem_reg_10__30_/si (d04fyj03ld0b0)                   114.61                7.39 *   132.55 r
  data arrival time                                                                              132.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_10__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.36     281.64
  data required time                                                                             281.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.64
  data arrival time                                                                             -132.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.09


  Startpoint: fifo1/data_mem_reg_31__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_31__71_/clk (d04fky00wd0a5)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_31__71_/o (d04fky00wd0a5)                    138.44              171.12     171.12 r
  fifo1/data_mem[71] (net)                      2         7.40                          0.00     171.12 r
  fifo1/data_rd_reg_0_/si (d04fyj03nd0c0)                         138.44                8.91 *   180.03 r
  data arrival time                                                                              180.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_rd_reg_0_/clk (d04fyj03nd0c0)                                              0.00     450.00 r
  library setup time                                                                 -120.83     329.17
  data required time                                                                             329.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             329.17
  data arrival time                                                                             -180.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.14


  Startpoint: init_mask_alu0_seed3_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_77_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_77_/o (d04fyj03wd0b0)                   50.63               84.39      84.39 r
  init_mask_alu0_seed3[77] (net)                2         1.72                          0.00      84.39 r
  init_mask_alu0_seed3_reg_78_/si (d04fyj03wd0b0)                  50.63                0.23 *    84.62 r
  data arrival time                                                                               84.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_78_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.78     234.22
  data required time                                                                             234.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.22
  data arrival time                                                                              -84.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.60


  Startpoint: fifo2/data_mem_reg_0__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__106_/o (d04fyj03ld0b0)                    113.96              124.68     124.68 r
  fifo2/data_mem[4353] (net)                    2         7.00                          0.00     124.68 r
  fifo2/data_mem_reg_0__107_/si (d04fyj03ld0b0)                   113.96                7.37 *   132.05 r
  data arrival time                                                                              132.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.23     281.77
  data required time                                                                             281.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.77
  data arrival time                                                                             -132.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.71


  Startpoint: init_mask_in0_seed6_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_33_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_33_/o (d04fyj03ld0b0)                    58.85               80.57      80.57 r
  init_mask_in0_seed6[33] (net)                 2         2.99                          0.00      80.57 r
  init_mask_in0_seed6_reg_34_/si (d04fyj03wd0b0)                   58.85                1.08 *    81.64 r
  data arrival time                                                                               81.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_34_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -218.63     231.37
  data required time                                                                             231.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.37
  data arrival time                                                                              -81.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.73


  Startpoint: fifo2/data_mem_reg_28__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__75_/o (d04fyj03ld0b0)                     58.67               80.41      80.41 r
  fifo2/data_mem[486] (net)                     2         2.98                          0.00      80.41 r
  fifo2/data_mem_reg_28__76_/si (d04fyj03wd0b0)                    58.67                1.18 *    81.59 r
  data arrival time                                                                               81.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -218.57     231.43
  data required time                                                                             231.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.43
  data arrival time                                                                              -81.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.84


  Startpoint: fifo0/data_mem_reg_26__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_26__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_26__71_/o (d04fyj03ld0b0)                    113.41              124.26     124.26 r
  fifo0/data_mem_26__71_ (net)                  2         6.96                          0.00     124.26 r
  fifo0/data_mem_reg_27__0_/si (d04fyj03ld0b0)                    113.41                7.72 *   131.98 r
  data arrival time                                                                              131.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.13     281.87
  data required time                                                                             281.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.87
  data arrival time                                                                             -131.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.89


  Startpoint: fifo2/data_mem_reg_19__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__121_/o (d04fyj03ld0b0)                   114.07              124.76     124.76 r
  fifo2/data_mem[1765] (net)                    2         7.00                          0.00     124.76 r
  fifo2/data_mem_reg_19__122_/si (d04fyj03ld0b0)                  114.07                7.10 *   131.85 r
  data arrival time                                                                              131.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -168.25     281.75
  data required time                                                                             281.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.75
  data arrival time                                                                             -131.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.89


  Startpoint: fifo0/data_mem_reg_10__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_10__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_10__14_/o (d04fyj03ld0b0)                    113.66              124.45     124.45 r
  fifo0/data_mem_10__14_ (net)                  2         6.97                          0.00     124.45 r
  fifo0/data_mem_reg_10__15_/si (d04fyj03ld0b0)                   113.66                7.45 *   131.90 r
  data arrival time                                                                              131.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_10__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.18     281.82
  data required time                                                                             281.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.82
  data arrival time                                                                             -131.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.92


  Startpoint: init_mask_in0_seed5_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_23_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_23_/o (d04fyj03wd0b0)                    50.28               84.06      84.06 r
  init_mask_in0_seed5_23 (net)                  2         1.70                          0.00      84.06 r
  init_mask_in0_seed5_reg_24_/si (d04fyj03wd0b0)                   50.28                0.27 *    84.33 r
  data arrival time                                                                               84.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_24_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.66     234.34
  data required time                                                                             234.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.34
  data arrival time                                                                              -84.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.01


  Startpoint: fifo2/data_mem_reg_23__74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__74_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__74_/o (d04fyj03wd0b0)                     50.29               84.07      84.07 r
  fifo2/data_mem[1170] (net)                    2         1.70                          0.00      84.07 r
  fifo2/data_mem_reg_23__75_/si (d04fyj03wd0b0)                    50.29                0.18 *    84.25 r
  data arrival time                                                                               84.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__75_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.66     234.34
  data required time                                                                             234.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.34
  data arrival time                                                                              -84.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.09


  Startpoint: init_mask_in0_seed5_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_28_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_28_/o (d04fyj03wd0b0)                    50.25               84.03      84.03 r
  init_mask_in0_seed5_28 (net)                  2         1.70                          0.00      84.03 r
  init_mask_in0_seed5_reg_29_/si (d04fyj03wd0b0)                   50.25                0.20 *    84.24 r
  data arrival time                                                                               84.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_29_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.65     234.35
  data required time                                                                             234.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.35
  data arrival time                                                                              -84.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.11


  Startpoint: init_mask_alu0_seed3_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_74_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_74_/o (d04fyj03wd0b0)                   50.18               83.97      83.97 r
  init_mask_alu0_seed3[74] (net)                2         1.69                          0.00      83.97 r
  init_mask_alu0_seed3_reg_75_/si (d04fyj03wd0b0)                  50.18                0.26 *    84.23 r
  data arrival time                                                                               84.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_75_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.63     234.37
  data required time                                                                             234.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.37
  data arrival time                                                                              -84.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.15


  Startpoint: fifo0/data_mem_reg_11__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_11__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_11__14_/o (d04fyj03ld0b0)                    113.47              124.30     124.30 r
  fifo0/data_mem_11__14_ (net)                  2         6.96                          0.00     124.30 r
  fifo0/data_mem_reg_11__15_/si (d04fyj03ld0b0)                   113.47                7.33 *   131.63 r
  data arrival time                                                                              131.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_11__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.14     281.86
  data required time                                                                             281.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.86
  data arrival time                                                                             -131.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.22


  Startpoint: fifo0/data_mem_reg_20__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_20__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_20__43_/o (d04fyj03ld0b0)                    112.86              123.84     123.84 r
  fifo0/data_mem_20__43_ (net)                  2         6.92                          0.00     123.84 r
  fifo0/data_mem_reg_20__44_/si (d04fyj03ld0b0)                   112.86                7.83 *   131.68 r
  data arrival time                                                                              131.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_20__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.03     281.97
  data required time                                                                             281.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.97
  data arrival time                                                                             -131.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.29


  Startpoint: fifo0/data_mem_reg_31__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_rd_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_31__71_/clk (d04fky00wd0a5)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_31__71_/o (d04fky00wd0a5)                    169.73              193.37     193.37 r
  fifo0/data_mem_31__71_ (net)                  2         9.17                          0.00     193.37 r
  fifo0/data_rd_reg_0_/si (d04fyj03yd0c0)                         169.73               13.97 *   207.34 r
  data arrival time                                                                              207.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_rd_reg_0_/clk (d04fyj03yd0c0)                                              0.00     450.00 r
  library setup time                                                                  -92.35     357.65
  data required time                                                                             357.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             357.65
  data arrival time                                                                             -207.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.31


  Startpoint: init_mask_alu0_seed6_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_87_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_87_/o (d04fyj03wd0b0)                   50.10               83.89      83.89 r
  init_mask_alu0_seed6[87] (net)                2         1.69                          0.00      83.89 r
  init_mask_alu0_seed6_reg_88_/si (d04fyj03wd0b0)                  50.10                0.12 *    84.01 r
  data arrival time                                                                               84.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_88_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.60     234.40
  data required time                                                                             234.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.40
  data arrival time                                                                              -84.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.39


  Startpoint: fifo2/data_mem_reg_25__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__84_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__84_/o (d04fyj03wd0b0)                     49.95               83.75      83.75 r
  fifo2/data_mem[906] (net)                     2         1.68                          0.00      83.75 r
  fifo2/data_mem_reg_25__85_/si (d04fyj03wd0b0)                    49.95                0.24 *    83.99 r
  data arrival time                                                                               83.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__85_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.53     234.47
  data required time                                                                             234.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.47
  data arrival time                                                                              -83.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.48


  Startpoint: init_mask_alu0_seed3_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_8_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_8_/o (d04fyj03wd0b0)                    49.93               83.73      83.73 r
  init_mask_alu0_seed3_8 (net)                  2         1.68                          0.00      83.73 r
  init_mask_alu0_seed3_reg_9_/si (d04fyj03wd0b0)                   49.93                0.25 *    83.98 r
  data arrival time                                                                               83.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_9_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.52     234.48
  data required time                                                                             234.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.48
  data arrival time                                                                              -83.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.50


  Startpoint: fifo1/data_mem_reg_2__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_2__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_2__29_/o (d04fyj03ld0b0)                     113.34              124.20     124.20 r
  fifo1/data_mem[2117] (net)                    2         6.95                          0.00     124.20 r
  fifo1/data_mem_reg_2__30_/si (d04fyj03ld0b0)                    113.34                7.02 *   131.23 r
  data arrival time                                                                              131.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -168.12     281.88
  data required time                                                                             281.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.88
  data arrival time                                                                             -131.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.65


  Startpoint: init_mask_in0_seed1_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_67_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_67_/o (d04fyj03wd0b0)                    49.88               83.69      83.69 r
  init_mask_in0_seed1_67 (net)                  2         1.67                          0.00      83.69 r
  init_mask_in0_seed1_reg_68_/si (d04fyj03wd0b0)                   49.88                0.13 *    83.82 r
  data arrival time                                                                               83.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_68_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.50     234.50
  data required time                                                                             234.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.50
  data arrival time                                                                              -83.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.68


  Startpoint: fifo0/data_mem_reg_2__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_2__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_2__43_/o (d04fyj03ld0b0)                     112.64              123.68     123.68 r
  fifo0/data_mem_2__43_ (net)                   2         6.90                          0.00     123.68 r
  fifo0/data_mem_reg_2__44_/si (d04fyj03ld0b0)                    112.64                7.65 *   131.33 r
  data arrival time                                                                              131.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_2__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.99     282.01
  data required time                                                                             282.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.01
  data arrival time                                                                             -131.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.68


  Startpoint: fifo1/data_mem_reg_31__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_31__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_31__14_/clk (d04fky00ld0a5)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_31__14_/o (d04fky00ld0a5)                    129.03              143.69     143.69 r
  fifo1/data_mem[14] (net)                      2         8.36                          0.00     143.69 r
  fifo1/data_mem_reg_31__15_/si (d04fky00wd0a5)                   129.03                9.96 *   153.65 r
  data arrival time                                                                              153.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_31__15_/clk (d04fky00wd0a5)                                        0.00     450.00 r
  library setup time                                                                 -145.67     304.33
  data required time                                                                             304.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             304.33
  data arrival time                                                                             -153.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.69


  Startpoint: init_mask_alu0_seed5_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_32_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_32_/o (d04fyj03wd0b0)                   49.81               83.61      83.61 r
  init_mask_alu0_seed5_32 (net)                 2         1.67                          0.00      83.61 r
  init_mask_alu0_seed5_reg_33_/si (d04fyj03wd0b0)                  49.81                0.23 *    83.84 r
  data arrival time                                                                               83.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_33_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.45     234.55
  data required time                                                                             234.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.55
  data arrival time                                                                              -83.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.71


  Startpoint: init_mask_in0_seed2_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_12_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_12_/o (d04fyj03wd0b0)                    49.89               83.69      83.69 r
  init_mask_in0_seed2_12 (net)                  2         1.67                          0.00      83.69 r
  init_mask_in0_seed2_reg_13_/si (d04fyj03wd0b0)                   49.89                0.09 *    83.78 r
  data arrival time                                                                               83.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_13_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.50     234.50
  data required time                                                                             234.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.50
  data arrival time                                                                              -83.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.72


  Startpoint: fifo0/data_mem_reg_13__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__57_/o (d04fyj03ld0b0)                    113.43              124.27     124.27 r
  fifo0/data_mem_13__57_ (net)                  2         6.96                          0.00     124.27 r
  fifo0/data_mem_reg_13__58_/si (d04fyj03ld0b0)                   113.43                6.85 *   131.12 r
  data arrival time                                                                              131.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.14     281.86
  data required time                                                                             281.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.86
  data arrival time                                                                             -131.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.75


  Startpoint: fifo2/data_mem_reg_12__22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/LOCKUP2
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__22_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__22_/o (d04fyj03nd0b0)                     31.15               48.68      48.68 r
  fifo2/data_mem[2625] (net)                    2         1.91                          0.00      48.68 r
  fifo2/LOCKUP2/d (d04ltn80wd0c0)                                  31.15                0.39 *    49.06 r
  data arrival time                                                                               49.06

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  fifo2/LOCKUP2/clkb (d04ltn80wd0c0)                                                    0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -49.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.94

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo2/data_mem_reg_29__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__75_/o (d04fyj03ld0b0)                     57.82               79.66      79.66 r
  fifo2/data_mem[349] (net)                     2         2.91                          0.00      79.66 r
  fifo2/data_mem_reg_29__76_/si (d04fyj03wd0b0)                    57.82                1.12 *    80.78 r
  data arrival time                                                                               80.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -218.28     231.72
  data required time                                                                             231.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.72
  data arrival time                                                                              -80.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    150.94


  Startpoint: init_mask_in0_seed2_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_11_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_11_/o (d04fyj03ld0b0)                    58.51               80.27      80.27 r
  init_mask_in0_seed2_11 (net)                  2         2.96                          0.00      80.27 r
  init_mask_in0_seed2_reg_12_/si (d04fyj03wd0b0)                   58.51                0.19 *    80.46 r
  data arrival time                                                                               80.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_12_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -218.51     231.49
  data required time                                                                             231.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.49
  data arrival time                                                                              -80.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.03


  Startpoint: fifo0/data_mem_reg_1__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_1__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_1__43_/o (d04fyj03ld0b0)                     112.25              123.38     123.38 r
  fifo0/data_mem_1__43_ (net)                   2         6.87                          0.00     123.38 r
  fifo0/data_mem_reg_1__44_/si (d04fyj03ld0b0)                    112.25                7.67 *   131.05 r
  data arrival time                                                                              131.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_1__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.91     282.09
  data required time                                                                             282.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.09
  data arrival time                                                                             -131.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.03


  Startpoint: init_mask_alu0_seed7_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_60_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_60_/o (d04fyj03wd0b0)                   49.59               83.41      83.41 r
  init_mask_alu0_seed7_60 (net)                 2         1.66                          0.00      83.41 r
  init_mask_alu0_seed7_reg_61_/si (d04fyj03wd0b0)                  49.59                0.22 *    83.63 r
  data arrival time                                                                               83.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_61_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.34     234.66
  data required time                                                                             234.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.66
  data arrival time                                                                              -83.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.04


  Startpoint: fifo0/data_mem_reg_10__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_10__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_10__43_/o (d04fyj03ld0b0)                    112.40              123.50     123.50 r
  fifo0/data_mem_10__43_ (net)                  2         6.88                          0.00     123.50 r
  fifo0/data_mem_reg_10__44_/si (d04fyj03ld0b0)                   112.40                7.51 *   131.01 r
  data arrival time                                                                              131.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_10__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.94     282.06
  data required time                                                                             282.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.06
  data arrival time                                                                             -131.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.05


  Startpoint: fifo2/data_mem_reg_23__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__76_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__76_/o (d04fyj03wd0b0)                     49.58               83.40      83.40 r
  fifo2/data_mem[1172] (net)                    2         1.65                          0.00      83.40 r
  fifo2/data_mem_reg_23__77_/si (d04fyj03wd0b0)                    49.58                0.22 *    83.62 r
  data arrival time                                                                               83.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__77_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.33     234.67
  data required time                                                                             234.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.67
  data arrival time                                                                              -83.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.05


  Startpoint: init_mask_in0_mask_reg_2__18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__18_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__18_/o (d04fyj03nd0c0)                  53.58               72.33      72.33 r
  mask_in[274] (net)                            3         9.17                          0.00      72.33 r
  U20848/a (d04bfn00wd0c7)                                         53.58                2.57 *    74.90 r
  U20848/o (d04bfn00wd0c7)                                         70.01              103.27     178.17 r
  n21468 (net)                                  3        11.52                          0.00     178.17 r
  init_mask_in0_mask_reg_2__19_/si (d04fyj03nd0g0)                 70.01                3.29 *   181.46 r
  data arrival time                                                                              181.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__19_/clk (d04fyj03nd0g0)                                     0.00     450.00 r
  library setup time                                                                 -117.45     332.55
  data required time                                                                             332.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             332.55
  data arrival time                                                                             -181.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.08


  Startpoint: fifo1/data_mem_reg_11__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_11__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_11__29_/o (d04fyj03ld0b0)                    113.03              123.97     123.97 r
  fifo1/data_mem[1469] (net)                    2         6.93                          0.00     123.97 r
  fifo1/data_mem_reg_11__30_/si (d04fyj03ld0b0)                   113.03                6.81 *   130.78 r
  data arrival time                                                                              130.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_11__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -168.06     281.94
  data required time                                                                             281.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.94
  data arrival time                                                                             -130.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.16


  Startpoint: init_mask_alu0_seed1_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_99_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_99_/o (d04fyj03wd0b0)                   49.54               83.36      83.36 r
  init_mask_alu0_seed1[99] (net)                2         1.65                          0.00      83.36 r
  init_mask_alu0_seed1_reg_100_/si (d04fyj03wd0b0)                 49.54                0.10 *    83.46 r
  data arrival time                                                                               83.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_100_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -215.30     234.70
  data required time                                                                             234.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.70
  data arrival time                                                                              -83.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.24


  Startpoint: fifo0/data_mem_reg_22__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_22__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_22__43_/o (d04fyj03ld0b0)                    111.96              123.16     123.16 r
  fifo0/data_mem_22__43_ (net)                  2         6.85                          0.00     123.16 r
  fifo0/data_mem_reg_22__44_/si (d04fyj03ld0b0)                   111.96                7.69 *   130.85 r
  data arrival time                                                                              130.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_22__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.86     282.14
  data required time                                                                             282.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.14
  data arrival time                                                                             -130.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.29


  Startpoint: fifo1/data_mem_reg_26__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_26__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_26__57_/o (d04fyj03ld0b0)                    165.61              162.35     162.35 r
  fifo1/data_mem[417] (net)                     2        10.60                          0.00     162.35 r
  fifo1/data_mem_reg_26__58_/si (d04fyj03nd0b0)                   165.61               16.71 *   179.06 r
  data arrival time                                                                              179.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_26__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.64     330.36
  data required time                                                                             330.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.36
  data arrival time                                                                             -179.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.30


  Startpoint: init_mask_alu0_seed3_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_72_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_72_/o (d04fyj03wd0b0)                   49.42               83.25      83.25 r
  init_mask_alu0_seed3[72] (net)                2         1.64                          0.00      83.25 r
  init_mask_alu0_seed3_reg_73_/si (d04fyj03wd0b0)                  49.42                0.21 *    83.46 r
  data arrival time                                                                               83.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_73_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.24     234.76
  data required time                                                                             234.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.76
  data arrival time                                                                              -83.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.30


  Startpoint: init_mask_in0_mask_reg_0__31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__31_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__31_/o (d04fyj03ld0c0)                  60.05               86.39      86.39 r
  mask_in[415] (net)                            3         6.71                          0.00      86.39 r
  U20800/a (d04bfn00wn0f0)                                         60.05                1.74 *    88.13 r
  U20800/o (d04bfn00wn0f0)                                         48.45               91.72     179.85 r
  n21629 (net)                                  3        13.32                          0.00     179.85 r
  init_mask_in0_mask_reg_0__32_/si (d04fyj03nd0c0)                 48.45                6.12 *   185.96 r
  data arrival time                                                                              185.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__32_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -112.68     337.32
  data required time                                                                             337.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             337.32
  data arrival time                                                                             -185.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.35


  Startpoint: fifo2/data_mem_reg_4__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__121_/o (d04fyj03ld0b0)                    112.61              123.65     123.65 r
  fifo2/data_mem[3820] (net)                    2         6.90                          0.00     123.65 r
  fifo2/data_mem_reg_4__122_/si (d04fyj03ld0b0)                   112.61                6.97 *   130.63 r
  data arrival time                                                                              130.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.98     282.02
  data required time                                                                             282.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.02
  data arrival time                                                                             -130.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.39


  Startpoint: init_mask_alu0_mask_reg_6__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_6__24_/clk (d04fyj03ld0c0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_6__24_/o (d04fyj03ld0c0)                 54.50               81.24      81.24 r
  mask_alu[152] (net)                           3         5.80                          0.00      81.24 r
  init_mask_alu0_mask_reg_6__25_/si (d04fyj03wd0b0)                54.50                0.21 *    81.45 r
  data arrival time                                                                               81.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_6__25_/clk (d04fyj03wd0b0)                                    0.00     450.00 r
  library setup time                                                                 -217.12     232.88
  data required time                                                                             232.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.88
  data arrival time                                                                              -81.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.43


  Startpoint: check_ecc_alu0/secded_alu0_flag_ded_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/LOCKUP
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_flag_ded_reg/clk (d04fyj03nd0b0)       0.00                0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_flag_ded_reg/o (d04fyj03nd0b0)        30.80               48.34      48.34 r
  check_ecc_alu0/flag_ded (net)                 2         1.88                          0.00      48.34 r
  check_ecc_alu0/LOCKUP/d (d04ltn80yd0e0)                          30.80                0.18 *    48.52 r
  data arrival time                                                                               48.52

  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  clock uncertainty                                                                   -50.00     200.00
  check_ecc_alu0/LOCKUP/clkb (d04ltn80yd0e0)                                            0.00     200.00 f
  time borrowed from endpoint                                                           0.00     200.00
  data required time                                                                             200.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             200.00
  data arrival time                                                                              -48.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.48

  Time Borrowing Information
  --------------------------------------------------------------------------------------------
  user max_time_borrow                                                                  0.00   
  --------------------------------------------------------------------------------------------
  max time borrow                                                                       0.00   
  actual time borrow                                                                    0.00   
  --------------------------------------------------------------------------------------------


  Startpoint: fifo1/data_mem_reg_24__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_24__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_24__29_/o (d04fyj03ld0b0)                    112.36              123.47     123.47 r
  fifo1/data_mem[533] (net)                     2         6.88                          0.00     123.47 r
  fifo1/data_mem_reg_24__30_/si (d04fyj03ld0b0)                   112.36                7.08 *   130.55 r
  data arrival time                                                                              130.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_24__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.94     282.06
  data required time                                                                             282.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.06
  data arrival time                                                                             -130.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.51


  Startpoint: fifo1/data_mem_reg_26__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_26__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_26__29_/o (d04fyj03ld0b0)                    112.07              123.25     123.25 r
  fifo1/data_mem[389] (net)                     2         6.86                          0.00     123.25 r
  fifo1/data_mem_reg_26__30_/si (d04fyj03ld0b0)                   112.07                6.97 *   130.21 r
  data arrival time                                                                              130.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_26__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.88     282.12
  data required time                                                                             282.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.12
  data arrival time                                                                             -130.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.91


  Startpoint: fifo1/data_mem_reg_13__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_13__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_13__43_/o (d04fyj03ld0b0)                    111.58              122.87     122.87 r
  fifo1/data_mem[1339] (net)                    2         6.82                          0.00     122.87 r
  fifo1/data_mem_reg_13__44_/si (d04fyj03ld0b0)                   111.58                7.43 *   130.30 r
  data arrival time                                                                              130.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_13__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.79     282.21
  data required time                                                                             282.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.21
  data arrival time                                                                             -130.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    151.91


  Startpoint: init_mask_alu0_mask_reg_2__70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_2__70_/clk (d04fyj03nd0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_2__70_/o (d04fyj03nd0b0)                 46.64               62.45      62.45 r
  mask_alu[710] (net)                           2         3.54                          0.00      62.45 r
  U12586/a (d04bfn00wd0c7)                                         46.64                0.13 *    62.58 r
  U12586/o (d04bfn00wd0c7)                                         39.52               77.45     140.03 r
  n23577 (net)                                  2         5.93                          0.00     140.03 r
  init_mask_alu0_mask_reg_2__71_/si (d04fyj03ld0c0)                39.52                2.30 *   142.32 r
  data arrival time                                                                              142.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_2__71_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -155.60     294.40
  data required time                                                                             294.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             294.40
  data arrival time                                                                             -142.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.08


  Startpoint: fifo2/data_mem_reg_24__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__91_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__91_/o (d04fyj03wd0b0)                     48.89               82.75      82.75 r
  fifo2/data_mem[1050] (net)                    2         1.61                          0.00      82.75 r
  fifo2/data_mem_reg_24__92_/si (d04fyj03wd0b0)                    48.89                0.19 *    82.94 r
  data arrival time                                                                               82.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__92_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.94     235.06
  data required time                                                                             235.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.06
  data arrival time                                                                              -82.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.12


  Startpoint: init_mask_alu0_seed5_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_54_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_54_/o (d04fyj03wd0b0)                   48.92               82.77      82.77 r
  init_mask_alu0_seed5_54 (net)                 2         1.61                          0.00      82.77 r
  init_mask_alu0_seed5_reg_55_/si (d04fyj03wd0b0)                  48.92                0.11 *    82.88 r
  data arrival time                                                                               82.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_55_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.96     235.04
  data required time                                                                             235.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.04
  data arrival time                                                                              -82.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.16


  Startpoint: fifo2/data_mem_reg_23__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__75_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__75_/o (d04fyj03wd0b0)                     48.74               82.60      82.60 r
  fifo2/data_mem[1171] (net)                    2         1.60                          0.00      82.60 r
  fifo2/data_mem_reg_23__76_/si (d04fyj03wd0b0)                    48.74                0.19 *    82.80 r
  data arrival time                                                                               82.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.86     235.14
  data required time                                                                             235.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.14
  data arrival time                                                                              -82.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.35


  Startpoint: init_mask_alu0_seed0_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_79_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_78_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_78_/o (d04fyj03ld0b0)                   56.78               78.73      78.73 r
  init_mask_alu0_seed0[78] (net)                2         2.84                          0.00      78.73 r
  init_mask_alu0_seed0_reg_79_/si (d04fyj03wd0b0)                  56.78                0.93 *    79.66 r
  data arrival time                                                                               79.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_79_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -217.91     232.09
  data required time                                                                             232.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.09
  data arrival time                                                                              -79.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.43


  Startpoint: init_mask_alu0_seed0_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_110_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_110_/o (d04fyj03ld0b0)                  56.59               78.57      78.57 r
  init_mask_alu0_seed0[110] (net)               2         2.82                          0.00      78.57 r
  init_mask_alu0_seed0_reg_111_/si (d04fyj03wd0b0)                 56.59                1.08 *    79.64 r
  data arrival time                                                                               79.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_111_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -217.85     232.15
  data required time                                                                             232.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.15
  data arrival time                                                                              -79.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.51


  Startpoint: init_mask_alu0_seed6_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_99_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_99_/o (d04fyj03wd0b0)                   48.62               82.49      82.49 r
  init_mask_alu0_seed6[99] (net)                2         1.60                          0.00      82.49 r
  init_mask_alu0_seed6_reg_100_/si (d04fyj03wd0b0)                 48.62                0.21 *    82.70 r
  data arrival time                                                                               82.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_100_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -214.79     235.21
  data required time                                                                             235.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.21
  data arrival time                                                                              -82.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.51


  Startpoint: init_mask_alu0_seed3_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_97_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_97_/o (d04fyj03wd0b0)                   48.55               82.42      82.42 r
  init_mask_alu0_seed3[97] (net)                2         1.59                          0.00      82.42 r
  init_mask_alu0_seed3_reg_98_/si (d04fyj03wd0b0)                  48.55                0.19 *    82.62 r
  data arrival time                                                                               82.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_98_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.75     235.25
  data required time                                                                             235.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.25
  data arrival time                                                                              -82.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.63


  Startpoint: init_mask_in0_mask_reg_6__33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__33_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__33_/o (d04fyj03nd0c0)                  56.01               74.53      74.53 r
  mask_in[33] (net)                             3         9.74                          0.00      74.53 r
  U20500/a (d04bfn00wd0c7)                                         56.01                4.97 *    79.49 r
  U20500/o (d04bfn00wd0c7)                                         61.62               98.17     177.67 r
  n21727 (net)                                  3         9.98                          0.00     177.67 r
  init_mask_in0_mask_reg_6__34_/si (d04fyj03nd0c0)                 61.62                5.43 *   183.10 r
  data arrival time                                                                              183.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__34_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.22     335.78
  data required time                                                                             335.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.78
  data arrival time                                                                             -183.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.68


  Startpoint: fifo2/data_mem_reg_21__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__91_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__91_/o (d04fyj03wd0b0)                     48.50               82.38      82.38 r
  fifo2/data_mem[1461] (net)                    2         1.59                          0.00      82.38 r
  fifo2/data_mem_reg_21__92_/si (d04fyj03wd0b0)                    48.50                0.16 *    82.54 r
  data arrival time                                                                               82.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__92_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.73     235.27
  data required time                                                                             235.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.27
  data arrival time                                                                              -82.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.73


  Startpoint: fifo2/data_mem_reg_14__32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_14__32_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_14__32_/o (d04fyj03wd0b0)                     46.02               80.01      80.01 r
  fifo2/data_mem[2361] (net)                    2         1.45                          0.00      80.01 r
  fifo2/data_mem_reg_14__33_/si (d04fyj03wd0c0)                    46.02                0.08 *    80.09 r
  data arrival time                                                                               80.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_14__33_/clk (d04fyj03wd0c0)                                        0.00     450.00 r
  library setup time                                                                 -217.18     232.82
  data required time                                                                             232.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.82
  data arrival time                                                                              -80.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.73


  Startpoint: fifo2/data_mem_reg_23__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__77_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__77_/o (d04fyj03wd0b0)                     48.45               82.33      82.33 r
  fifo2/data_mem[1173] (net)                    2         1.59                          0.00      82.33 r
  fifo2/data_mem_reg_23__78_/si (d04fyj03wd0b0)                    48.45                0.19 *    82.52 r
  data arrival time                                                                               82.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.70     235.30
  data required time                                                                             235.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.30
  data arrival time                                                                              -82.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.78


  Startpoint: fifo2/data_mem_reg_29__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__71_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__71_/o (d04fyj03wd0b0)                     48.45               82.33      82.33 r
  fifo2/data_mem[345] (net)                     2         1.59                          0.00      82.33 r
  fifo2/data_mem_reg_29__72_/si (d04fyj03wd0b0)                    48.45                0.15 *    82.48 r
  data arrival time                                                                               82.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.70     235.30
  data required time                                                                             235.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.30
  data arrival time                                                                              -82.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.82


  Startpoint: fifo2/data_mem_reg_7__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__51_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__51_/o (d04fyj03wd0b0)                      48.37               82.26      82.26 r
  fifo2/data_mem[3339] (net)                    2         1.58                          0.00      82.26 r
  fifo2/data_mem_reg_7__52_/si (d04fyj03wd0b0)                     48.37                0.20 *    82.46 r
  data arrival time                                                                               82.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__52_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -214.66     235.34
  data required time                                                                             235.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.34
  data arrival time                                                                              -82.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    152.89


  Startpoint: init_mask_in0_seed6_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_24_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_24_/o (d04fyj03ld0b0)                    56.33               78.33      78.33 r
  init_mask_in0_seed6_24 (net)                  2         2.81                          0.00      78.33 r
  init_mask_in0_seed6_reg_25_/si (d04fyj03wd0b0)                   56.33                0.92 *    79.24 r
  data arrival time                                                                               79.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_25_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -217.75     232.25
  data required time                                                                             232.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.25
  data arrival time                                                                              -79.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.00


  Startpoint: fifo0/data_mem_reg_16__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_16__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_16__71_/o (d04fyj03ld0b0)                    110.42              121.99     121.99 r
  fifo0/data_mem_16__71_ (net)                  2         6.74                          0.00     121.99 r
  fifo0/data_mem_reg_17__0_/si (d04fyj03ld0b0)                    110.42                7.21 *   129.20 r
  data arrival time                                                                              129.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_17__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.57     282.43
  data required time                                                                             282.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.43
  data arrival time                                                                             -129.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.23


  Startpoint: init_mask_alu0_seed5_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_24_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_24_/o (d04fyj03wd0b0)                   48.10               82.00      82.00 r
  init_mask_alu0_seed5_24 (net)                 2         1.56                          0.00      82.00 r
  init_mask_alu0_seed5_reg_25_/si (d04fyj03wd0b0)                  48.10                0.19 *    82.19 r
  data arrival time                                                                               82.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_25_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.50     235.50
  data required time                                                                             235.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.50
  data arrival time                                                                              -82.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.31


  Startpoint: init_mask_alu0_seed6_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_84_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_84_/o (d04fyj03wd0b0)                   48.10               82.00      82.00 r
  init_mask_alu0_seed6[84] (net)                2         1.56                          0.00      82.00 r
  init_mask_alu0_seed6_reg_85_/si (d04fyj03wd0b0)                  48.10                0.18 *    82.18 r
  data arrival time                                                                               82.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_85_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.50     235.50
  data required time                                                                             235.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.50
  data arrival time                                                                              -82.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.32


  Startpoint: init_mask_in0_seed1_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_54_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_54_/o (d04fyj03wd0b0)                    48.00               81.91      81.91 r
  init_mask_in0_seed1[54] (net)                 2         1.56                          0.00      81.91 r
  init_mask_in0_seed1_reg_55_/si (d04fyj03wd0b0)                   48.00                0.16 *    82.07 r
  data arrival time                                                                               82.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_55_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.45     235.55
  data required time                                                                             235.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.55
  data arrival time                                                                              -82.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.49


  Startpoint: fifo2/data_mem_reg_27__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__121_/o (d04fyj03ld0b0)                   110.61              122.14     122.14 r
  fifo2/data_mem[669] (net)                     2         6.76                          0.00     122.14 r
  fifo2/data_mem_reg_27__122_/si (d04fyj03ld0b0)                  110.61                6.65 *   128.79 r
  data arrival time                                                                              128.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -167.61     282.39
  data required time                                                                             282.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.39
  data arrival time                                                                             -128.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.60


  Startpoint: fifo1/data_mem_reg_7__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__43_/o (d04fyj03ld0b0)                     109.96              121.64     121.64 r
  fifo1/data_mem[1771] (net)                    2         6.71                          0.00     121.64 r
  fifo1/data_mem_reg_7__44_/si (d04fyj03ld0b0)                    109.96                7.24 *   128.88 r
  data arrival time                                                                              128.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.49     282.51
  data required time                                                                             282.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.51
  data arrival time                                                                             -128.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.63


  Startpoint: fifo2/data_mem_reg_3__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_3__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_3__121_/o (d04fyj03ld0b0)                    110.53              122.08     122.08 r
  fifo2/data_mem[3957] (net)                    2         6.75                          0.00     122.08 r
  fifo2/data_mem_reg_3__122_/si (d04fyj03ld0b0)                   110.53                6.61 *   128.69 r
  data arrival time                                                                              128.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_3__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.59     282.41
  data required time                                                                             282.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.41
  data arrival time                                                                             -128.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.72


  Startpoint: fifo2/data_mem_reg_24__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__77_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__77_/o (d04fyj03wd0b0)                     47.81               81.73      81.73 r
  fifo2/data_mem[1036] (net)                    2         1.55                          0.00      81.73 r
  fifo2/data_mem_reg_24__78_/si (d04fyj03wd0b0)                    47.81                0.19 *    81.92 r
  data arrival time                                                                               81.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.35     235.65
  data required time                                                                             235.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.65
  data arrival time                                                                              -81.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.74


  Startpoint: fifo0/data_mem_reg_15__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_15__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_15__57_/o (d04fyj03ld0b0)                    110.57              122.11     122.11 r
  fifo0/data_mem_15__57_ (net)                  2         6.75                          0.00     122.11 r
  fifo0/data_mem_reg_15__58_/si (d04fyj03ld0b0)                   110.57                6.55 *   128.65 r
  data arrival time                                                                              128.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_15__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.60     282.40
  data required time                                                                             282.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.40
  data arrival time                                                                             -128.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.74


  Startpoint: init_mask_alu0_seed7_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_3_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_3_/o (d04fyj03wd0b0)                    47.66               81.58      81.58 r
  n22441 (net)                                  1         1.54                          0.00      81.58 r
  init_mask_alu0_seed7_reg_4_/si (d04fyj03wd0b0)                   47.66                0.40 *    81.98 r
  data arrival time                                                                               81.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_4_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.25     235.75
  data required time                                                                             235.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.75
  data arrival time                                                                              -81.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.76


  Startpoint: init_mask_alu0_mask_reg_4__127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_4__127_/clk (d04fyj03nd0c0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_4__127_/o (d04fyj03nd0c0)                81.93               95.22      95.22 r
  mask_alu[511] (net)                           3        15.85                          0.00      95.22 r
  init_mask_alu0_mask_reg_5__0_/si (d04fyj03ld0c0)                 88.80               33.76 *   128.97 r
  data arrival time                                                                              128.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_5__0_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -167.25     282.75
  data required time                                                                             282.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.75
  data arrival time                                                                             -128.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.78


  Startpoint: init_mask_in0_mask_reg_0__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__11_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__11_/o (d04fyj03nd0c0)                  40.60               60.61      60.61 r
  mask_in[395] (net)                            3         6.12                          0.00      60.61 r
  U20799/a (d04bfn00wn0d0)                                         40.60                1.52 *    62.13 r
  U20799/o (d04bfn00wn0d0)                                         85.61              113.61     175.74 r
  n22069 (net)                                  3        14.89                          0.00     175.74 r
  init_mask_in0_mask_reg_0__12_/si (d04fyj03nd0b0)                 85.61                6.63 *   182.36 r
  data arrival time                                                                              182.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__12_/clk (d04fyj03nd0b0)                                     0.00     450.00 r
  library setup time                                                                 -113.86     336.14
  data required time                                                                             336.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.14
  data arrival time                                                                             -182.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.78


  Startpoint: init_mask_in0_seed4_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_87_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_87_/o (d04fyj03wd0b0)                    47.62               81.54      81.54 r
  n22248 (net)                                  1         1.54                          0.00      81.54 r
  init_mask_in0_seed4_reg_88_/si (d04fyj03wd0b0)                   47.62                0.39 *    81.93 r
  data arrival time                                                                               81.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_88_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.23     235.77
  data required time                                                                             235.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.77
  data arrival time                                                                              -81.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.84


  Startpoint: init_mask_alu0_seed5_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_39_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_39_/o (d04fyj03wd0b0)                   47.75               81.67      81.67 r
  init_mask_alu0_seed5_39 (net)                 2         1.54                          0.00      81.67 r
  init_mask_alu0_seed5_reg_40_/si (d04fyj03wd0b0)                  47.75                0.18 *    81.85 r
  data arrival time                                                                               81.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_40_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.31     235.69
  data required time                                                                             235.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.69
  data arrival time                                                                              -81.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.84


  Startpoint: fifo2/data_mem_reg_27__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__77_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__77_/o (d04fyj03wd0b0)                     47.75               81.67      81.67 r
  fifo2/data_mem[625] (net)                     2         1.54                          0.00      81.67 r
  fifo2/data_mem_reg_27__78_/si (d04fyj03wd0b0)                    47.75                0.16 *    81.83 r
  data arrival time                                                                               81.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.31     235.69
  data required time                                                                             235.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.69
  data arrival time                                                                              -81.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.86


  Startpoint: fifo2/data_mem_reg_31__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_31__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_31__121_/clk (d04fky00wd0a5)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_31__121_/o (d04fky00wd0a5)                   112.30              152.53     152.53 r
  fifo2/data_mem[121] (net)                     2         5.92                          0.00     152.53 r
  fifo2/data_mem_reg_31__122_/si (d04fky00wd0a5)                  112.30                4.96 *   157.49 r
  data arrival time                                                                              157.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_31__122_/clk (d04fky00wd0a5)                                       0.00     450.00 r
  library setup time                                                                 -138.56     311.44
  data required time                                                                             311.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             311.44
  data arrival time                                                                             -157.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.95


  Startpoint: fifo2/data_mem_reg_25__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__121_/o (d04fyj03ld0b0)                   110.25              121.87     121.87 r
  fifo2/data_mem[943] (net)                     2         6.73                          0.00     121.87 r
  fifo2/data_mem_reg_25__122_/si (d04fyj03ld0b0)                  110.25                6.61 *   128.47 r
  data arrival time                                                                              128.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -167.54     282.46
  data required time                                                                             282.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.46
  data arrival time                                                                             -128.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    153.98


  Startpoint: fifo0/data_mem_reg_26__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_26__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_26__14_/o (d04fyj03ld0b0)                    110.27              121.88     121.88 r
  fifo0/data_mem_26__14_ (net)                  2         6.73                          0.00     121.88 r
  fifo0/data_mem_reg_26__15_/si (d04fyj03ld0b0)                   110.27                6.56 *   128.44 r
  data arrival time                                                                              128.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_26__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.55     282.45
  data required time                                                                             282.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.45
  data arrival time                                                                             -128.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.01


  Startpoint: init_mask_alu0_seed7_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_135_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_135_/o (d04fyj03ld0b0)                  55.53               77.62      77.62 r
  init_mask_alu0_seed7_135 (net)                2         2.75                          0.00      77.62 r
  init_mask_alu0_seed7_reg_136_/si (d04fyj03wd0b0)                 55.53                0.87 *    78.49 r
  data arrival time                                                                               78.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_136_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -217.48     232.52
  data required time                                                                             232.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.52
  data arrival time                                                                              -78.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.03


  Startpoint: init_mask_in0_mask_reg_6__38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__38_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__38_/o (d04fyj03nd0c0)                  50.60               69.63      69.63 r
  mask_in[38] (net)                             3         8.47                          0.00      69.63 r
  U21680/a (d04bfn00wd0c7)                                         50.60                4.13 *    73.76 r
  U21680/o (d04bfn00wd0c7)                                         66.16               99.24     173.00 r
  n21746 (net)                                  3        10.82                          0.00     173.00 r
  init_mask_in0_mask_reg_6__39_/si (d04fyj03nd0c0)                 66.16                8.26 *   181.25 r
  data arrival time                                                                              181.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__39_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.67     335.33
  data required time                                                                             335.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.33
  data arrival time                                                                             -181.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.08


  Startpoint: init_mask_in0_mask_reg_1__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_1__6_/clk (d04fyj03nd0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_1__6_/o (d04fyj03nd0c0)                   44.43               64.07      64.07 r
  mask_in[326] (net)                            3         7.02                          0.00      64.07 r
  U20906/a (d04bfn00wd0c7)                                         44.43                0.94 *    65.01 r
  U20906/o (d04bfn00wd0c7)                                         85.43              109.83     174.84 r
  n21788 (net)                                  3        14.35                          0.00     174.84 r
  init_mask_in0_mask_reg_1__7_/si (d04fyj03nd0c0)                  85.43                4.51 *   179.35 r
  data arrival time                                                                              179.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_1__7_/clk (d04fyj03nd0c0)                                      0.00     450.00 r
  library setup time                                                                 -116.57     333.43
  data required time                                                                             333.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             333.43
  data arrival time                                                                             -179.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.09


  Startpoint: fifo1/data_mem_reg_22__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_22__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_22__29_/o (d04fyj03ld0b0)                    110.17              121.81     121.81 r
  fifo1/data_mem[677] (net)                     2         6.72                          0.00     121.81 r
  fifo1/data_mem_reg_22__30_/si (d04fyj03ld0b0)                   110.17                6.58 *   128.38 r
  data arrival time                                                                              128.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_22__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.53     282.47
  data required time                                                                             282.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.47
  data arrival time                                                                             -128.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.09


  Startpoint: fifo0/data_mem_reg_0__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_0__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_0__57_/o (d04fyj03ld0b0)                     110.28              121.89     121.89 r
  fifo0/data_mem_0__57_ (net)                   2         6.73                          0.00     121.89 r
  fifo0/data_mem_reg_0__58_/si (d04fyj03ld0b0)                    110.28                6.45 *   128.34 r
  data arrival time                                                                              128.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_0__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.55     282.45
  data required time                                                                             282.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.45
  data arrival time                                                                             -128.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.12


  Startpoint: fifo2/data_mem_reg_10__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_10__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_10__121_/o (d04fyj03ld0b0)                   110.14              121.78     121.78 r
  fifo2/data_mem[2998] (net)                    2         6.72                          0.00     121.78 r
  fifo2/data_mem_reg_10__122_/si (d04fyj03ld0b0)                  110.14                6.50 *   128.28 r
  data arrival time                                                                              128.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_10__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -167.52     282.48
  data required time                                                                             282.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.48
  data arrival time                                                                             -128.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.20


  Startpoint: init_mask_alu0_seed6_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_123_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_123_/o (d04fyj03wd0b0)                  47.40               81.34      81.34 r
  init_mask_alu0_seed6[123] (net)               2         1.52                          0.00      81.34 r
  init_mask_alu0_seed6_reg_124_/si (d04fyj03wd0b0)                 47.40                0.19 *    81.53 r
  data arrival time                                                                               81.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_124_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -214.11     235.89
  data required time                                                                             235.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.89
  data arrival time                                                                              -81.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.36


  Startpoint: fifo0/data_mem_reg_21__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_21__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_21__14_/o (d04fyj03ld0b0)                    109.76              121.49     121.49 r
  fifo0/data_mem_21__14_ (net)                  2         6.69                          0.00     121.49 r
  fifo0/data_mem_reg_21__15_/si (d04fyj03ld0b0)                   109.76                6.59 *   128.08 r
  data arrival time                                                                              128.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_21__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.45     282.55
  data required time                                                                             282.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.55
  data arrival time                                                                             -128.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.47


  Startpoint: init_mask_alu0_seed5_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_96_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_96_/o (d04fyj03wd0b0)                   47.36               81.31      81.31 r
  init_mask_alu0_seed5[96] (net)                2         1.52                          0.00      81.31 r
  init_mask_alu0_seed5_reg_97_/si (d04fyj03wd0b0)                  47.36                0.12 *    81.43 r
  data arrival time                                                                               81.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_97_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.09     235.91
  data required time                                                                             235.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.91
  data arrival time                                                                              -81.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.48


  Startpoint: init_mask_alu0_seed5_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_38_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_38_/o (d04fyj03wd0b0)                   47.29               81.23      81.23 r
  init_mask_alu0_seed5_38 (net)                 2         1.52                          0.00      81.23 r
  init_mask_alu0_seed5_reg_39_/si (d04fyj03wd0b0)                  47.29                0.15 *    81.39 r
  data arrival time                                                                               81.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_39_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.05     235.95
  data required time                                                                             235.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.95
  data arrival time                                                                              -81.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.57


  Startpoint: fifo0/data_mem_reg_5__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_5__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_5__57_/o (d04fyj03ld0b0)                     109.83              121.55     121.55 r
  fifo0/data_mem_5__57_ (net)                   2         6.70                          0.00     121.55 r
  fifo0/data_mem_reg_5__58_/si (d04fyj03ld0b0)                    109.83                6.36 *   127.91 r
  data arrival time                                                                              127.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_5__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.46     282.54
  data required time                                                                             282.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.54
  data arrival time                                                                             -127.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.62


  Startpoint: init_mask_in0_seed2_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_49_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_49_/o (d04fyj03wd0b0)                    47.21               81.16      81.16 r
  init_mask_in0_seed2[49] (net)                 2         1.51                          0.00      81.16 r
  init_mask_in0_seed2_reg_50_/si (d04fyj03wd0b0)                   47.21                0.12 *    81.28 r
  data arrival time                                                                               81.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_50_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.00     236.00
  data required time                                                                             236.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.00
  data arrival time                                                                              -81.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.72


  Startpoint: fifo0/data_mem_reg_26__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_26__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_26__43_/o (d04fyj03ld0b0)                    108.79              120.76     120.76 r
  fifo0/data_mem_26__43_ (net)                  2         6.62                          0.00     120.76 r
  fifo0/data_mem_reg_26__44_/si (d04fyj03ld0b0)                   108.79                7.24 *   128.00 r
  data arrival time                                                                              128.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_26__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.27     282.73
  data required time                                                                             282.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.73
  data arrival time                                                                             -128.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.73


  Startpoint: init_mask_in0_seed5_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_24_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_24_/o (d04fyj03wd0b0)                    47.15               81.11      81.11 r
  init_mask_in0_seed5_24 (net)                  2         1.51                          0.00      81.11 r
  init_mask_in0_seed5_reg_25_/si (d04fyj03wd0b0)                   47.15                0.16 *    81.27 r
  data arrival time                                                                               81.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_25_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.97     236.03
  data required time                                                                             236.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.03
  data arrival time                                                                              -81.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.76


  Startpoint: init_mask_alu0_seed0_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_62_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_62_/o (d04fyj03ld0b0)                   54.86               77.03      77.03 r
  init_mask_alu0_seed0_62 (net)                 2         2.70                          0.00      77.03 r
  init_mask_alu0_seed0_reg_63_/si (d04fyj03wd0b0)                  54.86                0.94 *    77.97 r
  data arrival time                                                                               77.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_63_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -217.25     232.75
  data required time                                                                             232.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             232.75
  data arrival time                                                                              -77.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.79


  Startpoint: init_mask_in0_seed1_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_59_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_59_/o (d04fyj03wd0b0)                    47.09               81.05      81.05 r
  init_mask_in0_seed1[59] (net)                 2         1.50                          0.00      81.05 r
  init_mask_in0_seed1_reg_60_/si (d04fyj03wd0b0)                   47.09                0.16 *    81.21 r
  data arrival time                                                                               81.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_60_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.94     236.06
  data required time                                                                             236.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.06
  data arrival time                                                                              -81.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.86


  Startpoint: fifo2/data_mem_reg_28__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__50_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__50_/o (d04fyj03wd0b0)                     47.03               80.99      80.99 r
  fifo2/data_mem[461] (net)                     2         1.50                          0.00      80.99 r
  fifo2/data_mem_reg_28__51_/si (d04fyj03wd0b0)                    47.03                0.17 *    81.16 r
  data arrival time                                                                               81.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__51_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.91     236.09
  data required time                                                                             236.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.09
  data arrival time                                                                              -81.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.93


  Startpoint: fifo1/data_mem_reg_28__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_28__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_28__29_/o (d04fyj03ld0b0)                    109.10              120.99     120.99 r
  fifo1/data_mem[245] (net)                     2         6.65                          0.00     120.99 r
  fifo1/data_mem_reg_28__30_/si (d04fyj03ld0b0)                   109.10                6.63 *   127.63 r
  data arrival time                                                                              127.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_28__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.33     282.67
  data required time                                                                             282.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.67
  data arrival time                                                                             -127.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.05


  Startpoint: fifo0/data_mem_reg_3__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_3__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_3__57_/o (d04fyj03ld0b0)                     109.24              121.10     121.10 r
  fifo0/data_mem_3__57_ (net)                   2         6.66                          0.00     121.10 r
  fifo0/data_mem_reg_3__58_/si (d04fyj03ld0b0)                    109.24                6.48 *   127.58 r
  data arrival time                                                                              127.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_3__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.35     282.65
  data required time                                                                             282.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.65
  data arrival time                                                                             -127.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.07


  Startpoint: fifo0/data_mem_reg_13__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__71_/o (d04fyj03ld0b0)                    108.48              120.53     120.53 r
  fifo0/data_mem_13__71_ (net)                  2         6.60                          0.00     120.53 r
  fifo0/data_mem_reg_14__0_/si (d04fyj03ld0b0)                    108.48                7.09 *   127.61 r
  data arrival time                                                                              127.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_14__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.21     282.79
  data required time                                                                             282.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.79
  data arrival time                                                                             -127.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.17


  Startpoint: fifo2/data_mem_reg_5__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__136_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__136_/o (d04fyj03ld0b0)                    108.75              120.73     120.73 r
  fifo2/data_mem[3698] (net)                    2         6.62                          0.00     120.73 r
  fifo2/data_mem_reg_6__0_/si (d04fyj03ld0b0)                     108.75                6.76 *   127.50 r
  data arrival time                                                                              127.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -167.26     282.74
  data required time                                                                             282.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.74
  data arrival time                                                                             -127.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.24


  Startpoint: fifo2/data_mem_reg_16__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__75_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__75_/o (d04fyj03wd0b0)                     46.83               80.80      80.80 r
  fifo2/data_mem[2130] (net)                    2         1.49                          0.00      80.80 r
  fifo2/data_mem_reg_16__76_/si (d04fyj03wd0b0)                    46.83                0.14 *    80.93 r
  data arrival time                                                                               80.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.80     236.20
  data required time                                                                             236.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.20
  data arrival time                                                                              -80.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.26


  Startpoint: fifo1/data_mem_reg_8__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__43_/o (d04fyj03ld0b0)                     108.38              120.45     120.45 r
  fifo1/data_mem[1699] (net)                    2         6.60                          0.00     120.45 r
  fifo1/data_mem_reg_8__44_/si (d04fyj03ld0b0)                    108.38                7.09 *   127.54 r
  data arrival time                                                                              127.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.19     282.81
  data required time                                                                             282.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.81
  data arrival time                                                                             -127.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.27


  Startpoint: init_mask_in0_seed6_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_111_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_111_/o (d04fyj03wd0b0)                   46.62               80.60      80.60 r
  n22128 (net)                                  1         1.48                          0.00      80.60 r
  init_mask_in0_seed6_reg_112_/si (d04fyj03wd0b0)                  46.62                0.40 *    80.99 r
  data arrival time                                                                               80.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_112_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.68     236.32
  data required time                                                                             236.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.32
  data arrival time                                                                              -80.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.33


  Startpoint: init_mask_alu0_seed7_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_14_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_14_/o (d04fyj03wd0b0)                   46.80               80.77      80.77 r
  init_mask_alu0_seed7_14 (net)                 2         1.49                          0.00      80.77 r
  init_mask_alu0_seed7_reg_15_/si (d04fyj03wd0b0)                  46.80                0.08 *    80.86 r
  data arrival time                                                                               80.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_15_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.78     236.22
  data required time                                                                             236.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.22
  data arrival time                                                                              -80.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.37


  Startpoint: fifo2/data_mem_reg_3__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_3__51_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_3__51_/o (d04fyj03wd0b0)                      46.71               80.68      80.68 r
  fifo2/data_mem[3887] (net)                    2         1.48                          0.00      80.68 r
  fifo2/data_mem_reg_3__52_/si (d04fyj03wd0b0)                     46.71                0.12 *    80.80 r
  data arrival time                                                                               80.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_3__52_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.74     236.26
  data required time                                                                             236.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.26
  data arrival time                                                                              -80.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.46


  Startpoint: fifo2/data_mem_reg_5__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__77_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__77_/o (d04fyj03wd0b0)                      46.73               80.70      80.70 r
  fifo2/data_mem[3639] (net)                    2         1.48                          0.00      80.70 r
  fifo2/data_mem_reg_5__78_/si (d04fyj03wd0b0)                     46.73                0.09 *    80.78 r
  data arrival time                                                                               80.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__78_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.75     236.25
  data required time                                                                             236.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.25
  data arrival time                                                                              -80.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.47


  Startpoint: init_mask_in0_seed2_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_35_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_35_/o (d04fyj03ld0b0)                    51.36               73.92      73.92 r
  init_mask_in0_seed2[35] (net)                 2         2.44                          0.00      73.92 r
  init_mask_in0_seed2_reg_36_/si (d04fyj03wd0c0)                   51.36                0.75 *    74.67 r
  data arrival time                                                                               74.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_36_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -219.82     230.18
  data required time                                                                             230.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             230.18
  data arrival time                                                                              -74.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.51


  Startpoint: fifo0/data_mem_reg_19__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_19__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_19__14_/o (d04fyj03ld0b0)                    108.67              120.67     120.67 r
  fifo0/data_mem_19__14_ (net)                  2         6.62                          0.00     120.67 r
  fifo0/data_mem_reg_19__15_/si (d04fyj03ld0b0)                   108.67                6.56 *   127.23 r
  data arrival time                                                                              127.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_19__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.25     282.75
  data required time                                                                             282.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.75
  data arrival time                                                                             -127.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.52


  Startpoint: fifo2/data_mem_reg_1__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__106_/o (d04fyj03ld0b0)                    108.67              120.67     120.67 r
  fifo2/data_mem[4216] (net)                    2         6.62                          0.00     120.67 r
  fifo2/data_mem_reg_1__107_/si (d04fyj03ld0b0)                   108.67                6.53 *   127.20 r
  data arrival time                                                                              127.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.25     282.75
  data required time                                                                             282.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.75
  data arrival time                                                                             -127.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.55


  Startpoint: init_mask_in0_seed6_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_15_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_15_/o (d04fyj03ld0b0)                    51.06               73.64      73.64 r
  n22171 (net)                                  1         2.42                          0.00      73.64 r
  init_mask_in0_seed6_reg_16_/si (d04fyj03wd0c0)                   51.06                1.03 *    74.67 r
  data arrival time                                                                               74.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_16_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -219.72     230.28
  data required time                                                                             230.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             230.28
  data arrival time                                                                              -74.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.61


  Startpoint: fifo2/data_mem_reg_4__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__77_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__77_/o (d04fyj03wd0b0)                      46.59               80.56      80.56 r
  fifo2/data_mem[3776] (net)                    2         1.48                          0.00      80.56 r
  fifo2/data_mem_reg_4__78_/si (d04fyj03wd0b0)                     46.59                0.14 *    80.70 r
  data arrival time                                                                               80.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__78_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.67     236.33
  data required time                                                                             236.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.33
  data arrival time                                                                              -80.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.63


  Startpoint: init_mask_alu0_seed7_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_13_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_13_/o (d04fyj03wd0b0)                   46.63               80.61      80.61 r
  init_mask_alu0_seed7_13 (net)                 2         1.48                          0.00      80.61 r
  init_mask_alu0_seed7_reg_14_/si (d04fyj03wd0b0)                  46.63                0.08 *    80.68 r
  data arrival time                                                                               80.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_14_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.68     236.32
  data required time                                                                             236.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.32
  data arrival time                                                                              -80.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.63


  Startpoint: fifo0/data_mem_reg_15__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_15__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_15__14_/o (d04fyj03ld0b0)                    108.80              120.77     120.77 r
  fifo0/data_mem_15__14_ (net)                  2         6.62                          0.00     120.77 r
  fifo0/data_mem_reg_15__15_/si (d04fyj03ld0b0)                   108.80                6.30 *   127.06 r
  data arrival time                                                                              127.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_15__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.27     282.73
  data required time                                                                             282.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.73
  data arrival time                                                                             -127.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.67


  Startpoint: fifo2/data_mem_reg_27__86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__86_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__86_/o (d04fyj03ld0b0)                     54.14               76.38      76.38 r
  fifo2/data_mem[634] (net)                     2         2.64                          0.00      76.38 r
  fifo2/data_mem_reg_27__87_/si (d04fyj03wd0b0)                    54.14                0.86 *    77.25 r
  data arrival time                                                                               77.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__87_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -217.00     233.00
  data required time                                                                             233.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.00
  data arrival time                                                                              -77.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.76


  Startpoint: fifo2/data_mem_reg_29__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__68_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__68_/o (d04fyj03wd0b0)                     46.57               80.55      80.55 r
  fifo2/data_mem[342] (net)                     2         1.47                          0.00      80.55 r
  fifo2/data_mem_reg_29__69_/si (d04fyj03wd0b0)                    46.57                0.02 *    80.57 r
  data arrival time                                                                               80.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.66     236.34
  data required time                                                                             236.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.34
  data arrival time                                                                              -80.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.77


  Startpoint: fifo2/data_mem_reg_28__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__68_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__68_/o (d04fyj03wd0b0)                     46.48               80.46      80.46 r
  fifo2/data_mem[479] (net)                     2         1.47                          0.00      80.46 r
  fifo2/data_mem_reg_28__69_/si (d04fyj03wd0b0)                    46.48                0.15 *    80.61 r
  data arrival time                                                                               80.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.61     236.39
  data required time                                                                             236.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.39
  data arrival time                                                                              -80.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.78


  Startpoint: fifo2/data_mem_reg_17__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__136_/o (d04fyj03ld0b0)                   108.40              120.47     120.47 r
  fifo2/data_mem[2054] (net)                    2         6.60                          0.00     120.47 r
  fifo2/data_mem_reg_18__0_/si (d04fyj03ld0b0)                    108.40                6.52 *   126.98 r
  data arrival time                                                                              126.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.20     282.80
  data required time                                                                             282.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.80
  data arrival time                                                                             -126.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.82


  Startpoint: init_mask_in0_seed5_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_39_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_39_/o (d04fyj03wd0b0)                    46.49               80.47      80.47 r
  init_mask_in0_seed5[39] (net)                 2         1.47                          0.00      80.47 r
  init_mask_in0_seed5_reg_40_/si (d04fyj03wd0b0)                   46.49                0.07 *    80.54 r
  data arrival time                                                                               80.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_40_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.60     236.40
  data required time                                                                             236.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.40
  data arrival time                                                                              -80.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.86


  Startpoint: fifo2/data_mem_reg_24__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__136_/o (d04fyj03ld0b0)                   108.28              120.38     120.38 r
  fifo2/data_mem[1095] (net)                    2         6.59                          0.00     120.38 r
  fifo2/data_mem_reg_25__0_/si (d04fyj03ld0b0)                    108.28                6.59 *   126.97 r
  data arrival time                                                                              126.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.17     282.83
  data required time                                                                             282.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.83
  data arrival time                                                                             -126.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.86


  Startpoint: init_mask_alu0_seed1_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_43_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_43_/o (d04fyj03wd0b0)                   46.43               80.41      80.41 r
  init_mask_alu0_seed1_43 (net)                 2         1.47                          0.00      80.41 r
  init_mask_alu0_seed1_reg_44_/si (d04fyj03wd0b0)                  46.43                0.13 *    80.54 r
  data arrival time                                                                               80.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_44_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.57     236.43
  data required time                                                                             236.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.43
  data arrival time                                                                              -80.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.90


  Startpoint: init_mask_in0_seed1_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_23_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_23_/o (d04fyj03wd0b0)                    46.43               80.41      80.41 r
  init_mask_in0_seed1_23 (net)                  2         1.47                          0.00      80.41 r
  init_mask_in0_seed1_reg_24_/si (d04fyj03wd0b0)                   46.43                0.08 *    80.49 r
  data arrival time                                                                               80.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_24_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.57     236.43
  data required time                                                                             236.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.43
  data arrival time                                                                              -80.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    155.94


  Startpoint: fifo2/data_mem_reg_4__74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__74_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__74_/o (d04fyj03wd0b0)                      46.36               80.34      80.34 r
  fifo2/data_mem[3773] (net)                    2         1.46                          0.00      80.34 r
  fifo2/data_mem_reg_4__75_/si (d04fyj03wd0b0)                     46.36                0.11 *    80.45 r
  data arrival time                                                                               80.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__75_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.54     236.46
  data required time                                                                             236.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.46
  data arrival time                                                                              -80.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.01


  Startpoint: init_mask_alu0_mask_reg_1__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_1__29_/clk (d04fyj03ld0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_1__29_/o (d04fyj03ld0b0)                110.07              121.73     121.73 r
  mask_alu[797] (net)                           3         6.72                          0.00     121.73 r
  init_mask_alu0_mask_reg_1__30_/si (d04fyj03ld0c0)               110.07                0.71 *   122.44 r
  data arrival time                                                                              122.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_1__30_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -171.49     278.51
  data required time                                                                             278.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             278.51
  data arrival time                                                                             -122.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.07


  Startpoint: fifo0/data_mem_reg_16__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_16__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_16__43_/o (d04fyj03ld0b0)                    107.48              119.77     119.77 r
  fifo0/data_mem_16__43_ (net)                  2         6.53                          0.00     119.77 r
  fifo0/data_mem_reg_16__44_/si (d04fyj03ld0b0)                   107.48                6.96 *   126.72 r
  data arrival time                                                                              126.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_16__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.02     282.98
  data required time                                                                             282.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.98
  data arrival time                                                                             -126.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.25


  Startpoint: fifo1/data_mem_reg_5__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__29_/o (d04fyj03ld0b0)                     108.18              120.30     120.30 r
  fifo1/data_mem[1901] (net)                    2         6.58                          0.00     120.30 r
  fifo1/data_mem_reg_5__30_/si (d04fyj03ld0b0)                    108.18                6.29 *   126.58 r
  data arrival time                                                                              126.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.15     282.85
  data required time                                                                             282.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.85
  data arrival time                                                                             -126.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.26


  Startpoint: init_mask_alu0_seed4_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_107_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_107_/o (d04fyj03wd0b0)                  46.19               80.17      80.17 r
  init_mask_alu0_seed4[107] (net)               2         1.45                          0.00      80.17 r
  init_mask_alu0_seed4_reg_108_/si (d04fyj03wd0b0)                 46.19                0.13 *    80.30 r
  data arrival time                                                                               80.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_108_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -213.43     236.57
  data required time                                                                             236.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.57
  data arrival time                                                                              -80.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.27


  Startpoint: fifo2/data_mem_reg_20__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__121_/o (d04fyj03ld0b0)                   108.07              120.22     120.22 r
  fifo2/data_mem[1628] (net)                    2         6.57                          0.00     120.22 r
  fifo2/data_mem_reg_20__122_/si (d04fyj03ld0b0)                  108.07                6.24 *   126.46 r
  data arrival time                                                                              126.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -167.13     282.87
  data required time                                                                             282.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.87
  data arrival time                                                                             -126.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.41


  Startpoint: init_mask_alu0_seed3_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_69_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_69_/o (d04fyj03wd0b0)                   46.09               80.07      80.07 r
  init_mask_alu0_seed3[69] (net)                2         1.45                          0.00      80.07 r
  init_mask_alu0_seed3_reg_70_/si (d04fyj03wd0b0)                  46.09                0.11 *    80.19 r
  data arrival time                                                                               80.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_70_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.38     236.62
  data required time                                                                             236.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.62
  data arrival time                                                                              -80.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.44


  Startpoint: init_mask_alu0_seed1_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_87_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_87_/o (d04fyj03wd0b0)                   46.00               79.99      79.99 r
  init_mask_alu0_seed1[87] (net)                2         1.44                          0.00      79.99 r
  init_mask_alu0_seed1_reg_88_/si (d04fyj03wd0b0)                  46.00                0.15 *    80.13 r
  data arrival time                                                                               80.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_88_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.33     236.67
  data required time                                                                             236.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.67
  data arrival time                                                                              -80.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.54


  Startpoint: fifo1/data_mem_reg_7__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__29_/o (d04fyj03ld0b0)                     107.68              119.92     119.92 r
  fifo1/data_mem[1757] (net)                    2         6.55                          0.00     119.92 r
  fifo1/data_mem_reg_7__30_/si (d04fyj03ld0b0)                    107.68                6.44 *   126.36 r
  data arrival time                                                                              126.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.06     282.94
  data required time                                                                             282.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.94
  data arrival time                                                                             -126.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.58


  Startpoint: fifo2/data_mem_reg_29__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__136_/o (d04fyj03ld0b0)                   107.70              119.93     119.93 r
  fifo2/data_mem[410] (net)                     2         6.55                          0.00     119.93 r
  fifo2/data_mem_reg_30__0_/si (d04fyj03ld0b0)                    107.70                6.38 *   126.32 r
  data arrival time                                                                              126.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.06     282.94
  data required time                                                                             282.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.94
  data arrival time                                                                             -126.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.62


  Startpoint: fifo2/data_mem_reg_22__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__24_/o (d04fyj03ld0b0)                    112.20              123.34     123.34 r
  fifo2/data_mem[1257] (net)                    2         6.87                          0.00     123.34 r
  fifo2/data_mem_reg_22__25_/si (d04fyj03ld0b0)                   112.20                2.13 *   125.48 r
  data arrival time                                                                              125.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.91     282.09
  data required time                                                                             282.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.09
  data arrival time                                                                             -125.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.62


  Startpoint: fifo0/data_mem_reg_10__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_10__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_10__71_/o (d04fyj03ld0b0)                    107.15              119.52     119.52 r
  fifo0/data_mem_10__71_ (net)                  2         6.51                          0.00     119.52 r
  fifo0/data_mem_reg_11__0_/si (d04fyj03ld0b0)                    107.15                6.89 *   126.41 r
  data arrival time                                                                              126.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_11__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.96     283.04
  data required time                                                                             283.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.04
  data arrival time                                                                             -126.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.63


  Startpoint: fifo0/data_mem_reg_19__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_19__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_19__71_/o (d04fyj03ld0b0)                    107.63              119.89     119.89 r
  fifo0/data_mem_19__71_ (net)                  2         6.54                          0.00     119.89 r
  fifo0/data_mem_reg_20__0_/si (d04fyj03ld0b0)                    107.63                6.43 *   126.32 r
  data arrival time                                                                              126.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_20__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -167.05     282.95
  data required time                                                                             282.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.95
  data arrival time                                                                             -126.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.63


  Startpoint: fifo0/data_mem_reg_30__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_30__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_30__14_/o (d04fyj03ld0b0)                    107.60              119.86     119.86 r
  fifo0/data_mem_30__14_ (net)                  2         6.54                          0.00     119.86 r
  fifo0/data_mem_reg_30__15_/si (d04fyj03ld0b0)                   107.60                6.39 *   126.25 r
  data arrival time                                                                              126.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_30__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.05     282.95
  data required time                                                                             282.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.95
  data arrival time                                                                             -126.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.70


  Startpoint: fifo1/data_mem_reg_12__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_12__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_12__43_/o (d04fyj03ld0b0)                    107.11              119.49     119.49 r
  fifo1/data_mem[1411] (net)                    2         6.50                          0.00     119.49 r
  fifo1/data_mem_reg_12__44_/si (d04fyj03ld0b0)                   107.11                6.84 *   126.33 r
  data arrival time                                                                              126.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_12__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.96     283.04
  data required time                                                                             283.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.04
  data arrival time                                                                             -126.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.71


  Startpoint: init_mask_in0_seed6_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_99_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_99_/o (d04fyj03wd0b0)                    45.71               79.71      79.71 r
  n22140 (net)                                  1         1.43                          0.00      79.71 r
  init_mask_in0_seed6_reg_100_/si (d04fyj03wd0b0)                  45.71                0.34 *    80.05 r
  data arrival time                                                                               80.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_100_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.17     236.83
  data required time                                                                             236.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.83
  data arrival time                                                                              -80.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.78


  Startpoint: fifo2/data_mem_reg_11__52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__52_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__52_/o (d04fyj03wd0b0)                     45.84               79.83      79.83 r
  fifo2/data_mem[2792] (net)                    2         1.44                          0.00      79.83 r
  fifo2/data_mem_reg_11__53_/si (d04fyj03wd0b0)                    45.84                0.13 *    79.96 r
  data arrival time                                                                               79.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__53_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.25     236.75
  data required time                                                                             236.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.75
  data arrival time                                                                              -79.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.79


  Startpoint: fifo2/data_mem_reg_4__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__73_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__73_/o (d04fyj03wd0b0)                      45.79               79.78      79.78 r
  fifo2/data_mem[3772] (net)                    2         1.43                          0.00      79.78 r
  fifo2/data_mem_reg_4__74_/si (d04fyj03wd0b0)                     45.79                0.11 *    79.89 r
  data arrival time                                                                               79.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__74_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.23     236.77
  data required time                                                                             236.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.77
  data arrival time                                                                              -79.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.89


  Startpoint: fifo1/data_mem_reg_16__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_16__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_16__29_/o (d04fyj03ld0b0)                    107.54              119.82     119.82 r
  fifo1/data_mem[1109] (net)                    2         6.54                          0.00     119.82 r
  fifo1/data_mem_reg_16__30_/si (d04fyj03ld0b0)                   107.54                6.21 *   126.02 r
  data arrival time                                                                              126.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_16__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.04     282.96
  data required time                                                                             282.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.96
  data arrival time                                                                             -126.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.94


  Startpoint: init_mask_alu0_seed7_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_116_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_116_/o (d04fyj03wd0b0)                  45.80               79.79      79.79 r
  init_mask_alu0_seed7[116] (net)               2         1.43                          0.00      79.79 r
  init_mask_alu0_seed7_reg_117_/si (d04fyj03wd0b0)                 45.80                0.05 *    79.84 r
  data arrival time                                                                               79.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_117_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -213.21     236.79
  data required time                                                                             236.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.79
  data arrival time                                                                              -79.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.95


  Startpoint: fifo0/data_mem_reg_22__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_22__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_22__14_/o (d04fyj03ld0b0)                    108.06              120.21     120.21 r
  fifo0/data_mem_22__14_ (net)                  2         6.57                          0.00     120.21 r
  fifo0/data_mem_reg_22__15_/si (d04fyj03ld0b0)                   108.06                5.71 *   125.91 r
  data arrival time                                                                              125.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_22__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.13     282.87
  data required time                                                                             282.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.87
  data arrival time                                                                             -125.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.96


  Startpoint: fifo2/data_mem_reg_5__85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__85_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__85_/o (d04fyj03ld0b0)                      53.14               75.50      75.50 r
  fifo2/data_mem[3647] (net)                    2         2.57                          0.00      75.50 r
  fifo2/data_mem_reg_5__86_/si (d04fyj03wd0b0)                     53.14                0.85 *    76.35 r
  data arrival time                                                                               76.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__86_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.65     233.35
  data required time                                                                             233.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.35
  data arrival time                                                                              -76.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    156.99


  Startpoint: fifo2/data_mem_reg_20__86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__86_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__86_/o (d04fyj03ld0b0)                     53.09               75.46      75.46 r
  fifo2/data_mem[1593] (net)                    2         2.57                          0.00      75.46 r
  fifo2/data_mem_reg_20__87_/si (d04fyj03wd0b0)                    53.09                0.86 *    76.32 r
  data arrival time                                                                               76.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__87_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.63     233.37
  data required time                                                                             233.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.37
  data arrival time                                                                              -76.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.04


  Startpoint: fifo0/data_mem_reg_19__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_19__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_19__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_19__43_/o (d04fyj03ld0b0)                    106.89              119.32     119.32 r
  fifo0/data_mem_19__43_ (net)                  2         6.49                          0.00     119.32 r
  fifo0/data_mem_reg_19__44_/si (d04fyj03ld0b0)                   106.89                6.72 *   126.04 r
  data arrival time                                                                              126.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_19__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.91     283.09
  data required time                                                                             283.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.09
  data arrival time                                                                             -126.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.04


  Startpoint: fifo2/data_mem_reg_19__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__84_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__84_/o (d04fyj03wd0b0)                     45.63               79.63      79.63 r
  fifo2/data_mem[1728] (net)                    2         1.43                          0.00      79.63 r
  fifo2/data_mem_reg_19__85_/si (d04fyj03wd0b0)                    45.63                0.09 *    79.72 r
  data arrival time                                                                               79.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__85_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.14     236.86
  data required time                                                                             236.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.86
  data arrival time                                                                              -79.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.14


  Startpoint: fifo2/data_mem_reg_30__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__71_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__71_/o (d04fyj03wd0b0)                     45.62               79.62      79.62 r
  fifo2/data_mem[208] (net)                     2         1.42                          0.00      79.62 r
  fifo2/data_mem_reg_30__72_/si (d04fyj03wd0b0)                    45.62                0.10 *    79.72 r
  data arrival time                                                                               79.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.13     236.87
  data required time                                                                             236.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.87
  data arrival time                                                                              -79.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.15


  Startpoint: fifo2/data_mem_reg_16__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__62_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__62_/o (d04fyj03wd0b0)                     45.58               79.57      79.57 r
  fifo2/data_mem[2117] (net)                    2         1.42                          0.00      79.57 r
  fifo2/data_mem_reg_16__63_/si (d04fyj03wd0b0)                    45.58                0.12 *    79.69 r
  data arrival time                                                                               79.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.11     236.89
  data required time                                                                             236.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.89
  data arrival time                                                                              -79.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.20


  Startpoint: fifo2/data_mem_reg_5__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__57_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__57_/o (d04fyj03wd0b0)                      45.57               79.57      79.57 r
  fifo2/data_mem[3619] (net)                    2         1.42                          0.00      79.57 r
  fifo2/data_mem_reg_5__58_/si (d04fyj03wd0b0)                     45.57                0.12 *    79.69 r
  data arrival time                                                                               79.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__58_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.11     236.89
  data required time                                                                             236.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.89
  data arrival time                                                                              -79.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.21


  Startpoint: init_mask_in0_mask_reg_6__41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__41_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__41_/o (d04fyj03nd0c0)                  54.34               73.02      73.02 r
  mask_in[41] (net)                             3         9.35                          0.00      73.02 r
  U21576/a (d04bfn00wd0c7)                                         54.34                4.55 *    77.57 r
  U21576/o (d04bfn00wd0c7)                                         66.10              100.75     178.31 r
  n21936 (net)                                  3        10.80                          0.00     178.31 r
  init_mask_in0_mask_reg_6__42_/si (d04fyj03nd0b0)                 66.10                2.29 *   180.61 r
  data arrival time                                                                              180.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__42_/clk (d04fyj03nd0b0)                                     0.00     450.00 r
  library setup time                                                                 -112.01     337.99
  data required time                                                                             337.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             337.99
  data arrival time                                                                             -180.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.38


  Startpoint: init_mask_alu0_seed7_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_4_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_4_/o (d04fyj03wd0b0)                    45.44               79.44      79.44 r
  init_mask_alu0_seed7_4 (net)                  2         1.42                          0.00      79.44 r
  init_mask_alu0_seed7_reg_5_/si (d04fyj03wd0b0)                   45.44                0.05 *    79.49 r
  data arrival time                                                                               79.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_5_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.01     236.99
  data required time                                                                             236.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.99
  data arrival time                                                                              -79.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.50


  Startpoint: fifo2/data_mem_reg_17__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__84_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__84_/o (d04fyj03wd0b0)                     45.36               79.36      79.36 r
  fifo2/data_mem[2002] (net)                    2         1.41                          0.00      79.36 r
  fifo2/data_mem_reg_17__85_/si (d04fyj03wd0b0)                    45.36                0.10 *    79.46 r
  data arrival time                                                                               79.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__85_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.99     237.01
  data required time                                                                             237.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.01
  data arrival time                                                                              -79.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.55


  Startpoint: fifo0/data_mem_reg_2__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_2__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_2__25_/o (d04fyj03ld0b0)                     107.00              119.41     119.41 r
  fifo0/data_mem_2__25_ (net)                   2         6.50                          0.00     119.41 r
  fifo0/data_mem_reg_2__26_/si (d04fyj03ld0b0)                    107.00                6.06 *   125.47 r
  data arrival time                                                                              125.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_2__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.93     283.07
  data required time                                                                             283.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.07
  data arrival time                                                                             -125.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.60


  Startpoint: init_mask_alu0_mask_reg_0__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_0__4_/clk (d04fyj03nd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_0__4_/o (d04fyj03nd0b0)                  59.08               72.96      72.96 r
  mask_alu[900] (net)                           3         4.87                          0.00      72.96 r
  init_mask_alu0_mask_reg_0__5_/si (d04fyj03wd0b0)                 59.08                0.71 *    73.67 r
  data arrival time                                                                               73.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_0__5_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -218.72     231.28
  data required time                                                                             231.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.28
  data arrival time                                                                              -73.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.61


  Startpoint: fifo0/data_mem_reg_15__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_15__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_15__71_/o (d04fyj03ld0b0)                    106.22              118.82     118.82 r
  fifo0/data_mem_15__71_ (net)                  2         6.44                          0.00     118.82 r
  fifo0/data_mem_reg_16__0_/si (d04fyj03ld0b0)                    106.22                6.78 *   125.59 r
  data arrival time                                                                              125.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_16__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.79     283.21
  data required time                                                                             283.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.21
  data arrival time                                                                             -125.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.62


  Startpoint: fifo2/data_mem_reg_21__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__136_/o (d04fyj03ld0b0)                   106.70              119.18     119.18 r
  fifo2/data_mem[1506] (net)                    2         6.47                          0.00     119.18 r
  fifo2/data_mem_reg_22__0_/si (d04fyj03ld0b0)                    106.70                6.31 *   125.49 r
  data arrival time                                                                              125.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.88     283.12
  data required time                                                                             283.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.12
  data arrival time                                                                             -125.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.63


  Startpoint: fifo2/data_mem_reg_25__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__83_/o (d04fyj03ld0b0)                     52.60               75.02      75.02 r
  fifo2/data_mem[905] (net)                     2         2.53                          0.00      75.02 r
  fifo2/data_mem_reg_25__84_/si (d04fyj03wd0b0)                    52.60                0.82 *    75.84 r
  data arrival time                                                                               75.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.46     233.54
  data required time                                                                             233.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.54
  data arrival time                                                                              -75.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.70


  Startpoint: fifo0/data_mem_reg_3__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_3__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_3__43_/o (d04fyj03ld0b0)                     106.06              118.69     118.69 r
  fifo0/data_mem_3__43_ (net)                   2         6.43                          0.00     118.69 r
  fifo0/data_mem_reg_3__44_/si (d04fyj03ld0b0)                    106.06                6.82 *   125.52 r
  data arrival time                                                                              125.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_3__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.76     283.24
  data required time                                                                             283.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.24
  data arrival time                                                                             -125.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.72


  Startpoint: fifo2/data_mem_reg_15__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__71_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__71_/o (d04fyj03wd0b0)                     45.24               79.24      79.24 r
  fifo2/data_mem[2263] (net)                    2         1.40                          0.00      79.24 r
  fifo2/data_mem_reg_15__72_/si (d04fyj03wd0b0)                    45.24                0.07 *    79.31 r
  data arrival time                                                                               79.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.92     237.08
  data required time                                                                             237.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.08
  data arrival time                                                                              -79.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.77


  Startpoint: fifo2/data_mem_reg_19__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__49_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__49_/o (d04fyj03ld0b0)                     52.43               74.87      74.87 r
  fifo2/data_mem[1693] (net)                    2         2.52                          0.00      74.87 r
  fifo2/data_mem_reg_19__50_/si (d04fyj03wd0b0)                    52.43                0.87 *    75.74 r
  data arrival time                                                                               75.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__50_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.40     233.60
  data required time                                                                             233.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.60
  data arrival time                                                                              -75.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.86


  Startpoint: init_mask_alu0_seed6_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_100_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_100_/o (d04fyj03wd0b0)                  45.17               79.17      79.17 r
  init_mask_alu0_seed6[100] (net)               2         1.40                          0.00      79.17 r
  init_mask_alu0_seed6_reg_101_/si (d04fyj03wd0b0)                 45.17                0.08 *    79.25 r
  data arrival time                                                                               79.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_101_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.86     237.14
  data required time                                                                             237.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.14
  data arrival time                                                                              -79.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.89


  Startpoint: fifo1/data_mem_reg_14__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__29_/o (d04fyj03ld0b0)                    106.59              119.10     119.10 r
  fifo1/data_mem[1253] (net)                    2         6.47                          0.00     119.10 r
  fifo1/data_mem_reg_14__30_/si (d04fyj03ld0b0)                   106.59                6.14 *   125.23 r
  data arrival time                                                                              125.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.86     283.14
  data required time                                                                             283.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.14
  data arrival time                                                                             -125.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.91


  Startpoint: fifo1/data_mem_reg_19__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_19__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_19__29_/o (d04fyj03ld0b0)                    106.51              119.04     119.04 r
  fifo1/data_mem[893] (net)                     2         6.46                          0.00     119.04 r
  fifo1/data_mem_reg_19__30_/si (d04fyj03ld0b0)                   106.51                6.16 *   125.20 r
  data arrival time                                                                              125.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_19__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.84     283.16
  data required time                                                                             283.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.16
  data arrival time                                                                             -125.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.96


  Startpoint: fifo0/data_mem_reg_28__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_28__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_28__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_28__14_/o (d04fyj03ld0b0)                    106.61              119.11     119.11 r
  fifo0/data_mem_28__14_ (net)                  2         6.47                          0.00     119.11 r
  fifo0/data_mem_reg_28__15_/si (d04fyj03ld0b0)                   106.61                6.07 *   125.18 r
  data arrival time                                                                              125.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_28__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.86     283.14
  data required time                                                                             283.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.14
  data arrival time                                                                             -125.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    157.96


  Startpoint: fifo2/data_mem_reg_7__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__121_/o (d04fyj03ld0b0)                    106.74              119.21     119.21 r
  fifo2/data_mem[3409] (net)                    2         6.48                          0.00     119.21 r
  fifo2/data_mem_reg_7__122_/si (d04fyj03ld0b0)                   106.74                5.91 *   125.12 r
  data arrival time                                                                              125.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.89     283.11
  data required time                                                                             283.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.11
  data arrival time                                                                             -125.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.00


  Startpoint: init_mask_in0_seed4_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_81_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_81_/o (d04fyj03wd0b0)                    44.92               78.94      78.94 r
  n22254 (net)                                  1         1.39                          0.00      78.94 r
  init_mask_in0_seed4_reg_82_/si (d04fyj03wd0b0)                   44.92                0.31 *    79.25 r
  data arrival time                                                                               79.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_82_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.73     237.27
  data required time                                                                             237.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.27
  data arrival time                                                                              -79.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.03


  Startpoint: init_mask_in0_mask_reg_2__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__61_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__61_/o (d04fyj03ld0c0)                 100.74              120.47     120.47 r
  mask_in[317] (net)                            5        13.36                          0.00     120.47 r
  init_mask_in0_mask_reg_2__62_/si (d04fyj03ld0c0)                100.74                1.85 *   122.32 r
  data arrival time                                                                              122.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__62_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -169.62     280.38
  data required time                                                                             280.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.38
  data arrival time                                                                             -122.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.05


  Startpoint: init_mask_alu0_seed6_reg_133_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_133_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_133_/o (d04fyj03ld0b0)                  49.65               72.39      72.39 r
  init_mask_alu0_seed6_133 (net)                2         2.32                          0.00      72.39 r
  init_mask_alu0_seed6_reg_134_/si (d04fyj03wd0c0)                 49.65                0.38 *    72.78 r
  data arrival time                                                                               72.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_134_/clk (d04fyj03wd0c0)                                     0.00     450.00 r
  library setup time                                                                 -219.15     230.85
  data required time                                                                             230.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             230.85
  data arrival time                                                                              -72.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.08


  Startpoint: init_mask_alu0_seed5_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_58_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_58_/o (d04fyj03ld0b0)                   52.24               74.69      74.69 r
  init_mask_alu0_seed5_58 (net)                 2         2.51                          0.00      74.69 r
  init_mask_alu0_seed5_reg_59_/si (d04fyj03wd0b0)                  52.24                0.82 *    75.51 r
  data arrival time                                                                               75.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_59_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -216.34     233.66
  data required time                                                                             233.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.66
  data arrival time                                                                              -75.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.15


  Startpoint: fifo2/data_mem_reg_9__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_9__136_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_9__136_/o (d04fyj03ld0b0)                    106.16              118.77     118.77 r
  fifo2/data_mem[3150] (net)                    2         6.44                          0.00     118.77 r
  fifo2/data_mem_reg_10__0_/si (d04fyj03ld0b0)                    106.16                6.24 *   125.02 r
  data arrival time                                                                              125.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_10__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.78     283.22
  data required time                                                                             283.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.22
  data arrival time                                                                             -125.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.20


  Startpoint: fifo2/data_mem_reg_19__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__83_/o (d04fyj03ld0b0)                     52.29               74.74      74.74 r
  fifo2/data_mem[1727] (net)                    2         2.51                          0.00      74.74 r
  fifo2/data_mem_reg_19__84_/si (d04fyj03wd0b0)                    52.29                0.69 *    75.43 r
  data arrival time                                                                               75.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.36     233.64
  data required time                                                                             233.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.64
  data arrival time                                                                              -75.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.21


  Startpoint: fifo2/data_mem_reg_2__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__77_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__77_/o (d04fyj03wd0b0)                      44.93               78.94      78.94 r
  fifo2/data_mem[4050] (net)                    2         1.39                          0.00      78.94 r
  fifo2/data_mem_reg_2__78_/si (d04fyj03wd0b0)                     44.93                0.06 *    79.00 r
  data arrival time                                                                               79.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__78_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.75     237.25
  data required time                                                                             237.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.25
  data arrival time                                                                              -79.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.25


  Startpoint: init_mask_in0_seed6_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_28_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_28_/o (d04fyj03wd0b0)                    44.87               78.88      78.88 r
  init_mask_in0_seed6_28 (net)                  2         1.39                          0.00      78.88 r
  init_mask_in0_seed6_reg_29_/si (d04fyj03wd0b0)                   44.87                0.03 *    78.91 r
  data arrival time                                                                               78.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_29_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.69     237.31
  data required time                                                                             237.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.31
  data arrival time                                                                              -78.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.39


  Startpoint: fifo2/data_mem_reg_16__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__84_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__84_/o (d04fyj03wd0b0)                     44.81               78.82      78.82 r
  fifo2/data_mem[2139] (net)                    2         1.38                          0.00      78.82 r
  fifo2/data_mem_reg_16__85_/si (d04fyj03wd0b0)                    44.81                0.09 *    78.91 r
  data arrival time                                                                               78.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__85_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.68     237.32
  data required time                                                                             237.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.32
  data arrival time                                                                              -78.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.40


  Startpoint: fifo0/data_mem_reg_13__31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__31_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__31_/o (d04fyj03ld0b0)                     52.02               74.50      74.50 r
  fifo0/data_mem_13__31_ (net)                  2         2.49                          0.00      74.50 r
  fifo0/data_mem_reg_13__32_/si (d04fyj03wd0b0)                    52.02                0.77 *    75.27 r
  data arrival time                                                                               75.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__32_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.26     233.74
  data required time                                                                             233.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.74
  data arrival time                                                                              -75.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.47


  Startpoint: init_mask_in0_mask_reg_5__55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_5__55_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_5__55_/o (d04fyj03nd0c0)                  50.18               69.26      69.26 r
  mask_in[119] (net)                            3         8.37                          0.00      69.26 r
  U12745/a (d04bfn00wn0d0)                                         50.18                0.22 *    69.47 r
  U12745/o (d04bfn00wn0d0)                                         67.78              106.44     175.91 r
  n23706 (net)                                  3        11.38                          0.00     175.91 r
  init_mask_in0_mask_reg_5__56_/si (d04fyj03nd0c0)                 67.78                0.78 *   176.69 r
  data arrival time                                                                              176.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_5__56_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.83     335.17
  data required time                                                                             335.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.17
  data arrival time                                                                             -176.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.48


  Startpoint: init_mask_in0_seed0_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_71_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_71_/o (d04fyj03wd0c0)                    80.65              119.01     119.01 r
  n22306 (net)                                  1         7.70                          0.00     119.01 r
  init_mask_in0_seed1_reg_0_/si (d04fyj03ld0b0)                    80.65               10.38 *   129.40 r
  data arrival time                                                                              129.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_0_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -162.02     287.98
  data required time                                                                             287.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.98
  data arrival time                                                                             -129.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.59


  Startpoint: init_mask_alu0_seed5_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_37_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_37_/o (d04fyj03wd0b0)                   44.65               78.67      78.67 r
  init_mask_alu0_seed5_37 (net)                 2         1.37                          0.00      78.67 r
  init_mask_alu0_seed5_reg_38_/si (d04fyj03wd0b0)                  44.65                0.11 *    78.78 r
  data arrival time                                                                               78.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_38_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.57     237.43
  data required time                                                                             237.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.43
  data arrival time                                                                              -78.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.65


  Startpoint: init_mask_in0_seed4_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_77_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_77_/o (d04fyj03wd0b0)                    44.52               78.54      78.54 r
  n22258 (net)                                  1         1.37                          0.00      78.54 r
  init_mask_in0_seed4_reg_78_/si (d04fyj03wd0b0)                   44.52                0.30 *    78.83 r
  data arrival time                                                                               78.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_78_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.50     237.50
  data required time                                                                             237.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.50
  data arrival time                                                                              -78.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.67


  Startpoint: fifo2/data_mem_reg_19__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__98_/o (d04fyj03ld0b0)                     51.83               74.33      74.33 r
  fifo2/data_mem[1742] (net)                    2         2.48                          0.00      74.33 r
  fifo2/data_mem_reg_19__99_/si (d04fyj03wd0b0)                    51.83                0.75 *    75.08 r
  data arrival time                                                                               75.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.20     233.80
  data required time                                                                             233.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.80
  data arrival time                                                                              -75.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.73


  Startpoint: fifo2/data_mem_reg_4__89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__89_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__89_/o (d04fyj03ld0b0)                      51.79               74.30      74.30 r
  fifo2/data_mem[3788] (net)                    2         2.47                          0.00      74.30 r
  fifo2/data_mem_reg_4__90_/si (d04fyj03wd0b0)                     51.79                0.77 *    75.07 r
  data arrival time                                                                               75.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__90_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.18     233.82
  data required time                                                                             233.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.82
  data arrival time                                                                              -75.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.75


  Startpoint: fifo2/data_mem_reg_2__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__49_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__49_/o (d04fyj03ld0b0)                      51.74               74.26      74.26 r
  fifo2/data_mem[4022] (net)                    2         2.47                          0.00      74.26 r
  fifo2/data_mem_reg_2__50_/si (d04fyj03wd0b0)                     51.74                0.79 *    75.05 r
  data arrival time                                                                               75.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__50_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.17     233.83
  data required time                                                                             233.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.83
  data arrival time                                                                              -75.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.79


  Startpoint: init_mask_alu0_seed2_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_100_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_100_/o (d04fyj03wd0b0)                  44.51               78.53      78.53 r
  init_mask_alu0_seed2[100] (net)               2         1.37                          0.00      78.53 r
  init_mask_alu0_seed2_reg_101_/si (d04fyj03wd0b0)                 44.51                0.10 *    78.62 r
  data arrival time                                                                               78.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_101_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.49     237.51
  data required time                                                                             237.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.51
  data arrival time                                                                              -78.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.89


  Startpoint: fifo2/data_mem_reg_2__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__83_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__83_/o (d04fyj03ld0b0)                      51.70               74.22      74.22 r
  fifo2/data_mem[4056] (net)                    2         2.47                          0.00      74.22 r
  fifo2/data_mem_reg_2__84_/si (d04fyj03wd0b0)                     51.70                0.70 *    74.92 r
  data arrival time                                                                               74.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__84_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.15     233.85
  data required time                                                                             233.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.85
  data arrival time                                                                              -74.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.93


  Startpoint: fifo2/data_mem_reg_20__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__75_/o (d04fyj03ld0b0)                     51.62               74.15      74.15 r
  fifo2/data_mem[1582] (net)                    2         2.46                          0.00      74.15 r
  fifo2/data_mem_reg_20__76_/si (d04fyj03wd0b0)                    51.62                0.74 *    74.89 r
  data arrival time                                                                               74.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.12     233.88
  data required time                                                                             233.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.88
  data arrival time                                                                              -74.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    158.99


  Startpoint: fifo1/data_mem_reg_19__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_19__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_19__57_/o (d04fyj03ld0b0)                    157.96              156.80     156.80 r
  fifo1/data_mem[921] (net)                     2        10.07                          0.00     156.80 r
  fifo1/data_mem_reg_19__58_/si (d04fyj03nd0b0)                   157.96               14.96 *   171.76 r
  data arrival time                                                                              171.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_19__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.21     330.79
  data required time                                                                             330.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.79
  data arrival time                                                                             -171.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.02


  Startpoint: fifo2/data_mem_reg_13__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_13__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_13__136_/o (d04fyj03ld0b0)                   105.47              118.24     118.24 r
  fifo2/data_mem[2602] (net)                    2         6.39                          0.00     118.24 r
  fifo2/data_mem_reg_14__0_/si (d04fyj03ld0b0)                    105.47                6.08 *   124.32 r
  data arrival time                                                                              124.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_14__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.65     283.35
  data required time                                                                             283.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.35
  data arrival time                                                                             -124.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.03


  Startpoint: fifo1/data_mem_reg_21__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_21__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_21__57_/o (d04fyj03ld0b0)                    157.86              156.73     156.73 r
  fifo1/data_mem[777] (net)                     2        10.06                          0.00     156.73 r
  fifo1/data_mem_reg_21__58_/si (d04fyj03nd0b0)                   157.86               14.94 *   171.67 r
  data arrival time                                                                              171.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_21__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.21     330.79
  data required time                                                                             330.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.79
  data arrival time                                                                             -171.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.12


  Startpoint: fifo2/data_mem_reg_13__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_13__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_13__121_/o (d04fyj03ld0b0)                   105.37              118.17     118.17 r
  fifo2/data_mem[2587] (net)                    2         6.38                          0.00     118.17 r
  fifo2/data_mem_reg_13__122_/si (d04fyj03ld0b0)                  105.37                6.02 *   124.19 r
  data arrival time                                                                              124.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_13__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.63     283.37
  data required time                                                                             283.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.37
  data arrival time                                                                             -124.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.19


  Startpoint: init_mask_alu0_seed4_reg_157_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_157_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_157_/o (d04fyj03ld0c0)                  85.87              108.58     108.58 r
  n22638 (net)                                  1        10.93                          0.00     108.58 r
  init_mask_alu0_seed4_reg_158_/si (d04fyj03ld0b0)                 87.52               18.90 *   127.48 r
  data arrival time                                                                              127.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_158_/clk (d04fyj03ld0b0)                                     0.00     450.00 r
  library setup time                                                                 -163.30     286.70
  data required time                                                                             286.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.70
  data arrival time                                                                             -127.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.22


  Startpoint: fifo2/data_mem_reg_1__86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__86_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__86_/o (d04fyj03ld0b0)                      51.40               73.96      73.96 r
  fifo2/data_mem[4196] (net)                    2         2.44                          0.00      73.96 r
  fifo2/data_mem_reg_1__87_/si (d04fyj03wd0b0)                     51.40                0.72 *    74.67 r
  data arrival time                                                                               74.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__87_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -216.05     233.95
  data required time                                                                             233.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.95
  data arrival time                                                                              -74.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.28


  Startpoint: fifo2/data_mem_reg_17__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__83_/o (d04fyj03ld0b0)                     51.39               73.95      73.95 r
  fifo2/data_mem[2001] (net)                    2         2.44                          0.00      73.95 r
  fifo2/data_mem_reg_17__84_/si (d04fyj03wd0b0)                    51.39                0.67 *    74.62 r
  data arrival time                                                                               74.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.05     233.95
  data required time                                                                             233.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.95
  data arrival time                                                                              -74.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.34


  Startpoint: fifo0/data_mem_reg_9__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_9__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_9__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_9__43_/o (d04fyj03ld0b0)                     104.68              117.65     117.65 r
  fifo0/data_mem_9__43_ (net)                   2         6.33                          0.00     117.65 r
  fifo0/data_mem_reg_9__44_/si (d04fyj03ld0b0)                    104.68                6.44 *   124.10 r
  data arrival time                                                                              124.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_9__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.50     283.50
  data required time                                                                             283.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.50
  data arrival time                                                                             -124.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.40


  Startpoint: fifo2/data_mem_reg_31__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_31__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_31__24_/clk (d04fky00wd0a5)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_31__24_/o (d04fky00wd0a5)                    111.25              151.78     151.78 r
  fifo2/data_mem[24] (net)                      2         5.86                          0.00     151.78 r
  fifo2/data_mem_reg_31__25_/si (d04fky00wd0a5)                   111.25                0.75 *   152.53 r
  data arrival time                                                                              152.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_31__25_/clk (d04fky00wd0a5)                                        0.00     450.00 r
  library setup time                                                                 -138.07     311.93
  data required time                                                                             311.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             311.93
  data arrival time                                                                             -152.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.40


  Startpoint: fifo0/data_mem_reg_4__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_4__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_4__71_/o (d04fyj03ld0b0)                     105.00              117.89     117.89 r
  fifo0/data_mem_4__71_ (net)                   2         6.35                          0.00     117.89 r
  fifo0/data_mem_reg_5__0_/si (d04fyj03ld0b0)                     105.00                6.08 *   123.97 r
  data arrival time                                                                              123.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_5__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -166.56     283.44
  data required time                                                                             283.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.44
  data arrival time                                                                             -123.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.47


  Startpoint: fifo2/data_mem_reg_10__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_10__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_10__57_/o (d04fyj03ld0b0)                     51.53               74.07      74.07 r
  fifo2/data_mem[2934] (net)                    2         2.45                          0.00      74.07 r
  fifo2/data_mem_reg_10__58_/si (d04fyj03wd0b0)                    51.53                0.33 *    74.39 r
  data arrival time                                                                               74.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_10__58_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -216.09     233.91
  data required time                                                                             233.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.91
  data arrival time                                                                              -74.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.52


  Startpoint: fifo1/data_mem_reg_24__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_24__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_24__57_/o (d04fyj03ld0b0)                    157.75              156.65     156.65 r
  fifo1/data_mem[561] (net)                     2        10.06                          0.00     156.65 r
  fifo1/data_mem_reg_24__58_/si (d04fyj03nd0b0)                   157.75               14.63 *   171.27 r
  data arrival time                                                                              171.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_24__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.20     330.80
  data required time                                                                             330.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.80
  data arrival time                                                                             -171.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.53


  Startpoint: init_mask_alu0_seed3_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_73_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_73_/o (d04fyj03wd0b0)                   44.06               78.09      78.09 r
  init_mask_alu0_seed3[73] (net)                2         1.34                          0.00      78.09 r
  init_mask_alu0_seed3_reg_74_/si (d04fyj03wd0b0)                  44.06                0.06 *    78.15 r
  data arrival time                                                                               78.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_74_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.24     237.76
  data required time                                                                             237.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.76
  data arrival time                                                                              -78.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.61


  Startpoint: fifo2/data_mem_reg_23__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__106_/o (d04fyj03ld0b0)                   105.05              117.93     117.93 r
  fifo2/data_mem[1202] (net)                    2         6.36                          0.00     117.93 r
  fifo2/data_mem_reg_23__107_/si (d04fyj03ld0b0)                  105.05                5.88 *   123.81 r
  data arrival time                                                                              123.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.57     283.43
  data required time                                                                             283.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.43
  data arrival time                                                                             -123.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.62


  Startpoint: init_mask_in0_seed6_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_48_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_48_/o (d04fyj03ld0b0)                    48.43               71.31      71.31 r
  init_mask_in0_seed6[48] (net)                 2         2.23                          0.00      71.31 r
  init_mask_in0_seed6_reg_49_/si (d04fyj03wd0c0)                   48.43                0.58 *    71.89 r
  data arrival time                                                                               71.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_49_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -218.48     231.52
  data required time                                                                             231.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             231.52
  data arrival time                                                                              -71.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.63


  Startpoint: fifo1/data_mem_reg_16__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_16__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_16__57_/o (d04fyj03ld0b0)                    157.63              156.56     156.56 r
  fifo1/data_mem[1137] (net)                    2        10.05                          0.00     156.56 r
  fifo1/data_mem_reg_16__58_/si (d04fyj03nd0b0)                   157.63               14.61 *   171.17 r
  data arrival time                                                                              171.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_16__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.20     330.80
  data required time                                                                             330.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.80
  data arrival time                                                                             -171.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.64


  Startpoint: fifo1/data_mem_reg_9__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__29_/o (d04fyj03ld0b0)                     104.99              117.88     117.88 r
  fifo1/data_mem[1613] (net)                    2         6.35                          0.00     117.88 r
  fifo1/data_mem_reg_9__30_/si (d04fyj03ld0b0)                    104.99                5.90 *   123.78 r
  data arrival time                                                                              123.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_9__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.56     283.44
  data required time                                                                             283.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.44
  data arrival time                                                                             -123.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.66


  Startpoint: init_mask_in0_seed6_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_83_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_83_/o (d04fyj03wd0b0)                    43.78               77.82      77.82 r
  n22156 (net)                                  1         1.33                          0.00      77.82 r
  init_mask_in0_seed6_reg_84_/si (d04fyj03wd0b0)                   43.78                0.30 *    78.12 r
  data arrival time                                                                               78.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_84_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.09     237.91
  data required time                                                                             237.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.91
  data arrival time                                                                              -78.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.79


  Startpoint: fifo2/data_mem_reg_2__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__84_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__84_/o (d04fyj03wd0b0)                      43.88               77.91      77.91 r
  fifo2/data_mem[4057] (net)                    2         1.33                          0.00      77.91 r
  fifo2/data_mem_reg_2__85_/si (d04fyj03wd0b0)                     43.88                0.09 *    78.00 r
  data arrival time                                                                               78.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__85_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.17     237.83
  data required time                                                                             237.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.83
  data arrival time                                                                              -78.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.83


  Startpoint: fifo2/data_mem_reg_18__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_18__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_18__121_/o (d04fyj03ld0b0)                   104.96              117.86     117.86 r
  fifo2/data_mem[1902] (net)                    2         6.35                          0.00     117.86 r
  fifo2/data_mem_reg_18__122_/si (d04fyj03ld0b0)                  104.96                5.73 *   123.59 r
  data arrival time                                                                              123.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.55     283.45
  data required time                                                                             283.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.45
  data arrival time                                                                             -123.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.86


  Startpoint: fifo0/data_mem_reg_17__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_17__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_17__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_17__25_/o (d04fyj03ld0b0)                    104.34              117.40     117.40 r
  fifo0/data_mem_17__25_ (net)                  2         6.31                          0.00     117.40 r
  fifo0/data_mem_reg_17__26_/si (d04fyj03ld0b0)                   104.34                6.28 *   123.67 r
  data arrival time                                                                              123.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_17__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.44     283.56
  data required time                                                                             283.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.56
  data arrival time                                                                             -123.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.89


  Startpoint: fifo2/data_mem_reg_23__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__84_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__84_/o (d04fyj03wd0b0)                     43.80               77.84      77.84 r
  fifo2/data_mem[1180] (net)                    2         1.33                          0.00      77.84 r
  fifo2/data_mem_reg_23__85_/si (d04fyj03wd0b0)                    43.80                0.06 *    77.90 r
  data arrival time                                                                               77.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__85_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.13     237.87
  data required time                                                                             237.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.87
  data arrival time                                                                              -77.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    159.97


  Startpoint: fifo2/data_mem_reg_12__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__121_/o (d04fyj03ld0b0)                   104.93              117.84     117.84 r
  fifo2/data_mem[2724] (net)                    2         6.35                          0.00     117.84 r
  fifo2/data_mem_reg_12__122_/si (d04fyj03ld0b0)                  104.93                5.59 *   123.43 r
  data arrival time                                                                              123.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.55     283.45
  data required time                                                                             283.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.45
  data arrival time                                                                             -123.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.02


  Startpoint: fifo2/data_mem_reg_12__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__24_/o (d04fyj03ld0b0)                    110.78              122.27     122.27 r
  fifo2/data_mem[2627] (net)                    2         6.77                          0.00     122.27 r
  fifo2/data_mem_reg_12__25_/si (d04fyj03ld0b0)                   110.78                0.07 *   122.33 r
  data arrival time                                                                              122.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -167.64     282.36
  data required time                                                                             282.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.36
  data arrival time                                                                             -122.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.03


  Startpoint: fifo0/data_mem_reg_27__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_27__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_27__25_/o (d04fyj03ld0b0)                    104.10              117.21     117.21 r
  fifo0/data_mem_27__25_ (net)                  2         6.29                          0.00     117.21 r
  fifo0/data_mem_reg_27__26_/si (d04fyj03ld0b0)                   104.10                6.34 *   123.56 r
  data arrival time                                                                              123.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.39     283.61
  data required time                                                                             283.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.61
  data arrival time                                                                             -123.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.05


  Startpoint: fifo0/data_mem_reg_4__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_4__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_4__43_/o (d04fyj03ld0b0)                     104.09              117.20     117.20 r
  fifo0/data_mem_4__43_ (net)                   2         6.29                          0.00     117.20 r
  fifo0/data_mem_reg_4__44_/si (d04fyj03ld0b0)                    104.09                6.35 *   123.55 r
  data arrival time                                                                              123.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_4__44_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.39     283.61
  data required time                                                                             283.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.61
  data arrival time                                                                             -123.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.06


  Startpoint: fifo2/data_mem_reg_21__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__75_/o (d04fyj03ld0b0)                     50.68               73.31      73.31 r
  fifo2/data_mem[1445] (net)                    2         2.39                          0.00      73.31 r
  fifo2/data_mem_reg_21__76_/si (d04fyj03wd0b0)                    50.68                0.60 *    73.91 r
  data arrival time                                                                               73.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.80     234.20
  data required time                                                                             234.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.20
  data arrival time                                                                              -73.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.29


  Startpoint: fifo2/data_mem_reg_18__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_18__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_18__87_/o (d04fyj03ld0b0)                     50.78               73.40      73.40 r
  fifo2/data_mem[1868] (net)                    2         2.40                          0.00      73.40 r
  fifo2/data_mem_reg_18__88_/si (d04fyj03wd0b0)                    50.78                0.47 *    73.87 r
  data arrival time                                                                               73.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.83     234.17
  data required time                                                                             234.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.17
  data arrival time                                                                              -73.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.30


  Startpoint: fifo2/data_mem_reg_10__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_10__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_10__136_/o (d04fyj03ld0b0)                   104.19              117.28     117.28 r
  fifo2/data_mem[3013] (net)                    2         6.30                          0.00     117.28 r
  fifo2/data_mem_reg_11__0_/si (d04fyj03ld0b0)                    104.19                6.00 *   123.28 r
  data arrival time                                                                              123.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.41     283.59
  data required time                                                                             283.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.59
  data arrival time                                                                             -123.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.31


  Startpoint: init_mask_alu0_seed7_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_1_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_1_/o (d04fyj03wd0b0)                    43.44               77.48      77.48 r
  n22442 (net)                                  1         1.31                          0.00      77.48 r
  init_mask_alu0_seed7_reg_2_/si (d04fyj03wd0b0)                   43.44                0.27 *    77.75 r
  data arrival time                                                                               77.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_2_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.90     238.10
  data required time                                                                             238.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.10
  data arrival time                                                                              -77.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.35


  Startpoint: fifo1/data_mem_reg_29__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_29__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_29__29_/o (d04fyj03ld0b0)                    104.30              117.36     117.36 r
  fifo1/data_mem[173] (net)                     2         6.30                          0.00     117.36 r
  fifo1/data_mem_reg_29__30_/si (d04fyj03ld0b0)                   104.30                5.72 *   123.09 r
  data arrival time                                                                              123.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_29__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.43     283.57
  data required time                                                                             283.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.57
  data arrival time                                                                             -123.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.48


  Startpoint: init_mask_in0_seed6_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_89_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_89_/o (d04fyj03wd0b0)                    43.26               77.31      77.31 r
  n22150 (net)                                  1         1.30                          0.00      77.31 r
  init_mask_in0_seed6_reg_90_/si (d04fyj03wd0b0)                   43.26                0.29 *    77.60 r
  data arrival time                                                                               77.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_90_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.80     238.20
  data required time                                                                             238.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.20
  data arrival time                                                                              -77.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.60


  Startpoint: fifo0/data_mem_reg_25__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_25__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_25__25_/o (d04fyj03ld0b0)                    103.61              116.84     116.84 r
  fifo0/data_mem_25__25_ (net)                  2         6.25                          0.00     116.84 r
  fifo0/data_mem_reg_25__26_/si (d04fyj03ld0b0)                   103.61                6.23 *   123.07 r
  data arrival time                                                                              123.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.30     283.70
  data required time                                                                             283.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.70
  data arrival time                                                                             -123.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.63


  Startpoint: init_mask_alu0_seed7_reg_143_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_143_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_143_/o (d04fyj03wd0b0)                  43.21               77.26      77.26 r
  n22428 (net)                                  1         1.30                          0.00      77.26 r
  init_mask_alu0_seed7_reg_144_/si (d04fyj03wd0b0)                 43.21                0.27 *    77.53 r
  data arrival time                                                                               77.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_144_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.77     238.23
  data required time                                                                             238.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.23
  data arrival time                                                                              -77.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.70


  Startpoint: fifo2/data_mem_reg_29__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__50_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__50_/o (d04fyj03wd0b0)                     43.32               77.36      77.36 r
  fifo2/data_mem[324] (net)                     2         1.30                          0.00      77.36 r
  fifo2/data_mem_reg_29__51_/si (d04fyj03wd0b0)                    43.32                0.04 *    77.41 r
  data arrival time                                                                               77.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__51_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.86     238.14
  data required time                                                                             238.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.14
  data arrival time                                                                              -77.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.73


  Startpoint: init_mask_in0_mask_reg_0__55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__55_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__55_/o (d04fyj03nd0c0)                  45.49               65.02      65.02 r
  mask_in[439] (net)                            3         7.27                          0.00      65.02 r
  U20503/a (d04bfn00lnud5)                                         45.49                0.35 *    65.38 r
  U20503/o (d04bfn00lnud5)                                         47.08               64.16     129.54 r
  n21878 (net)                                  3        13.57                          0.00     129.54 r
  init_mask_in0_mask_reg_0__56_/si (d04fyj03ld0c0)                 47.08                1.22 *   130.75 r
  data arrival time                                                                              130.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__56_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -158.51     291.49
  data required time                                                                             291.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             291.49
  data arrival time                                                                             -130.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.74


  Startpoint: fifo0/data_mem_reg_21__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_21__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_21__43_/o (d04fyj03ld0b0)                    103.47              116.74     116.74 r
  fifo0/data_mem_21__43_ (net)                  2         6.24                          0.00     116.74 r
  fifo0/data_mem_reg_21__44_/si (d04fyj03ld0b0)                   103.47                6.21 *   122.95 r
  data arrival time                                                                              122.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_21__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.28     283.72
  data required time                                                                             283.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.72
  data arrival time                                                                             -122.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.78


  Startpoint: fifo1/data_mem_reg_14__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__43_/o (d04fyj03ld0b0)                    103.50              116.75     116.75 r
  fifo1/data_mem[1267] (net)                    2         6.25                          0.00     116.75 r
  fifo1/data_mem_reg_14__44_/si (d04fyj03ld0b0)                   103.50                6.15 *   122.90 r
  data arrival time                                                                              122.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.28     283.72
  data required time                                                                             283.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.72
  data arrival time                                                                             -122.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.82


  Startpoint: fifo2/data_mem_reg_27__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__136_/o (d04fyj03ld0b0)                   103.78              116.97     116.97 r
  fifo2/data_mem[684] (net)                     2         6.27                          0.00     116.97 r
  fifo2/data_mem_reg_28__0_/si (d04fyj03ld0b0)                    103.78                5.87 *   122.83 r
  data arrival time                                                                              122.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.33     283.67
  data required time                                                                             283.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.67
  data arrival time                                                                             -122.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.83


  Startpoint: fifo2/data_mem_reg_8__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__91_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__91_/o (d04fyj03ld0b0)                      50.23               72.91      72.91 r
  fifo2/data_mem[3242] (net)                    2         2.36                          0.00      72.91 r
  fifo2/data_mem_reg_8__92_/si (d04fyj03wd0b0)                     50.23                0.61 *    73.52 r
  data arrival time                                                                               73.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__92_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -215.64     234.36
  data required time                                                                             234.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.36
  data arrival time                                                                              -73.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.84


  Startpoint: init_mask_alu0_seed3_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_71_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_71_/o (d04fyj03ld0b0)                   50.27               72.95      72.95 r
  init_mask_alu0_seed3[71] (net)                2         2.36                          0.00      72.95 r
  init_mask_alu0_seed3_reg_72_/si (d04fyj03wd0b0)                  50.27                0.53 *    73.48 r
  data arrival time                                                                               73.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_72_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -215.66     234.34
  data required time                                                                             234.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.34
  data arrival time                                                                              -73.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.87


  Startpoint: fifo2/data_mem_reg_17__58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__58_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__58_/o (d04fyj03wd0b0)                     43.22               77.27      77.27 r
  fifo2/data_mem[1976] (net)                    2         1.30                          0.00      77.27 r
  fifo2/data_mem_reg_17__59_/si (d04fyj03wd0b0)                    43.22                0.02 *    77.29 r
  data arrival time                                                                               77.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__59_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.80     238.20
  data required time                                                                             238.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.20
  data arrival time                                                                              -77.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.91


  Startpoint: fifo2/data_mem_reg_24__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__106_/o (d04fyj03ld0b0)                   103.85              117.02     117.02 r
  fifo2/data_mem[1065] (net)                    2         6.27                          0.00     117.02 r
  fifo2/data_mem_reg_24__107_/si (d04fyj03ld0b0)                  103.85                5.65 *   122.67 r
  data arrival time                                                                              122.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.35     283.65
  data required time                                                                             283.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.65
  data arrival time                                                                             -122.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    160.98


  Startpoint: fifo2/data_mem_reg_14__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_14__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_14__121_/o (d04fyj03ld0b0)                   103.80              116.99     116.99 r
  fifo2/data_mem[2450] (net)                    2         6.27                          0.00     116.99 r
  fifo2/data_mem_reg_14__122_/si (d04fyj03ld0b0)                  103.80                5.62 *   122.61 r
  data arrival time                                                                              122.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_14__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.34     283.66
  data required time                                                                             283.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.66
  data arrival time                                                                             -122.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.06


  Startpoint: fifo1/data_mem_reg_8__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__29_/o (d04fyj03ld0b0)                     103.68              116.89     116.89 r
  fifo1/data_mem[1685] (net)                    2         6.26                          0.00     116.89 r
  fifo1/data_mem_reg_8__30_/si (d04fyj03ld0b0)                    103.68                5.70 *   122.59 r
  data arrival time                                                                              122.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.32     283.68
  data required time                                                                             283.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.68
  data arrival time                                                                             -122.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.09


  Startpoint: init_mask_alu0_seed3_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_68_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_68_/o (d04fyj03wd0b0)                   43.07               77.13      77.13 r
  init_mask_alu0_seed3[68] (net)                2         1.29                          0.00      77.13 r
  init_mask_alu0_seed3_reg_69_/si (d04fyj03wd0b0)                  43.07                0.07 *    77.19 r
  data arrival time                                                                               77.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_69_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.69     238.31
  data required time                                                                             238.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.31
  data arrival time                                                                              -77.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.12


  Startpoint: init_mask_alu0_seed4_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_6_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_6_/o (d04fyj03ld0b0)                    50.03               72.73      72.73 r
  init_mask_alu0_seed4_6 (net)                  2         2.34                          0.00      72.73 r
  init_mask_alu0_seed4_reg_7_/si (d04fyj03wd0b0)                   50.03                0.54 *    73.27 r
  data arrival time                                                                               73.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_7_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -215.57     234.43
  data required time                                                                             234.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.43
  data arrival time                                                                              -73.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.15


  Startpoint: fifo2/data_mem_reg_9__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_9__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_9__121_/o (d04fyj03ld0b0)                    103.66              116.88     116.88 r
  fifo2/data_mem[3135] (net)                    2         6.26                          0.00     116.88 r
  fifo2/data_mem_reg_9__122_/si (d04fyj03ld0b0)                   103.66                5.61 *   122.49 r
  data arrival time                                                                              122.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_9__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.31     283.69
  data required time                                                                             283.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.69
  data arrival time                                                                             -122.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.20


  Startpoint: fifo0/data_mem_reg_28__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_28__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_28__71_/o (d04fyj03ld0b0)                    102.87              116.28     116.28 r
  fifo0/data_mem_28__71_ (net)                  2         6.20                          0.00     116.28 r
  fifo0/data_mem_reg_29__0_/si (d04fyj03ld0b0)                    102.87                6.28 *   122.56 r
  data arrival time                                                                              122.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_29__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.16     283.84
  data required time                                                                             283.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.84
  data arrival time                                                                             -122.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.27


  Startpoint: fifo2/data_mem_reg_30__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__62_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__62_/o (d04fyj03ld0b0)                     49.87               72.59      72.59 r
  fifo2/data_mem[199] (net)                     2         2.33                          0.00      72.59 r
  fifo2/data_mem_reg_30__63_/si (d04fyj03wd0b0)                    49.87                0.61 *    73.20 r
  data arrival time                                                                               73.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.49     234.51
  data required time                                                                             234.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.51
  data arrival time                                                                              -73.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.31


  Startpoint: init_mask_alu0_mask_reg_0__127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_0__127_/clk (d04fyj03ld0c0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_0__127_/o (d04fyj03ld0c0)                33.79               61.38      61.38 r
  mask_alu[1023] (net)                          2         2.67                          0.00      61.38 r
  U21984/a (d04bfn00lnud5)                                         33.79                0.11 *    61.49 r
  U21984/o (d04bfn00lnud5)                                         38.59               54.23     115.72 r
  n23585 (net)                                  2        10.91                          0.00     115.72 r
  init_mask_alu0_mask_reg_1__0_/si (d04fyj03ld0c0)                 42.09               16.38 *   132.10 r
  data arrival time                                                                              132.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_1__0_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -156.59     293.41
  data required time                                                                             293.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             293.41
  data arrival time                                                                             -132.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.31


  Startpoint: fifo2/data_mem_reg_26__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__106_/o (d04fyj03ld0b0)                   103.42              116.70     116.70 r
  fifo2/data_mem[791] (net)                     2         6.24                          0.00     116.70 r
  fifo2/data_mem_reg_26__107_/si (d04fyj03ld0b0)                  103.42                5.61 *   122.31 r
  data arrival time                                                                              122.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.27     283.73
  data required time                                                                             283.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.73
  data arrival time                                                                             -122.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.43


  Startpoint: fifo0/data_mem_reg_11__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_11__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_11__43_/o (d04fyj03ld0b0)                    102.93              116.33     116.33 r
  fifo0/data_mem_11__43_ (net)                  2         6.20                          0.00     116.33 r
  fifo0/data_mem_reg_11__44_/si (d04fyj03ld0b0)                   102.93                6.06 *   122.38 r
  data arrival time                                                                              122.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_11__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.18     283.82
  data required time                                                                             283.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.82
  data arrival time                                                                             -122.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.44


  Startpoint: init_mask_in0_seed6_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_108_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_108_/o (d04fyj03wd0b0)                   42.68               76.74      76.74 r
  n22131 (net)                                  1         1.27                          0.00      76.74 r
  init_mask_in0_seed6_reg_109_/si (d04fyj03wd0b0)                  42.68                0.26 *    77.00 r
  data arrival time                                                                               77.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_109_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.47     238.53
  data required time                                                                             238.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.53
  data arrival time                                                                              -77.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.53


  Startpoint: fifo2/data_mem_reg_11__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__121_/o (d04fyj03ld0b0)                   103.19              116.52     116.52 r
  fifo2/data_mem[2861] (net)                    2         6.22                          0.00     116.52 r
  fifo2/data_mem_reg_11__122_/si (d04fyj03ld0b0)                  103.19                5.64 *   122.16 r
  data arrival time                                                                              122.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -166.22     283.78
  data required time                                                                             283.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.78
  data arrival time                                                                             -122.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.62


  Startpoint: fifo2/data_mem_reg_23__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__136_/o (d04fyj03ld0b0)                   102.89              116.29     116.29 r
  fifo2/data_mem[1232] (net)                    2         6.20                          0.00     116.29 r
  fifo2/data_mem_reg_24__0_/si (d04fyj03ld0b0)                    102.89                5.91 *   122.21 r
  data arrival time                                                                              122.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.17     283.83
  data required time                                                                             283.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.83
  data arrival time                                                                             -122.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.62


  Startpoint: init_mask_alu0_seed2_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_118_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_118_/o (d04fyj03ld0b0)                  49.70               72.44      72.44 r
  init_mask_alu0_seed2[118] (net)               2         2.32                          0.00      72.44 r
  init_mask_alu0_seed2_reg_119_/si (d04fyj03wd0b0)                 49.70                0.52 *    72.96 r
  data arrival time                                                                               72.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_119_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -215.39     234.61
  data required time                                                                             234.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.61
  data arrival time                                                                              -72.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.65


  Startpoint: fifo2/data_mem_reg_16__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__136_/o (d04fyj03ld0b0)                   102.79              116.22     116.22 r
  fifo2/data_mem[2191] (net)                    2         6.19                          0.00     116.22 r
  fifo2/data_mem_reg_17__0_/si (d04fyj03ld0b0)                    102.79                5.90 *   122.11 r
  data arrival time                                                                              122.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.15     283.85
  data required time                                                                             283.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.85
  data arrival time                                                                             -122.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.74


  Startpoint: fifo1/data_mem_reg_13__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_13__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_13__29_/o (d04fyj03ld0b0)                    103.21              116.54     116.54 r
  fifo1/data_mem[1325] (net)                    2         6.22                          0.00     116.54 r
  fifo1/data_mem_reg_13__30_/si (d04fyj03ld0b0)                   103.21                5.50 *   122.03 r
  data arrival time                                                                              122.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_13__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.23     283.77
  data required time                                                                             283.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.77
  data arrival time                                                                             -122.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.74


  Startpoint: fifo1/data_mem_reg_12__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_12__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_12__29_/o (d04fyj03ld0b0)                    102.94              116.33     116.33 r
  fifo1/data_mem[1397] (net)                    2         6.21                          0.00     116.33 r
  fifo1/data_mem_reg_12__30_/si (d04fyj03ld0b0)                   102.94                5.59 *   121.92 r
  data arrival time                                                                              121.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_12__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.18     283.82
  data required time                                                                             283.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.82
  data arrival time                                                                             -121.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.90


  Startpoint: init_mask_in0_seed6_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_110_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_110_/o (d04fyj03wd0b0)                   42.42               76.49      76.49 r
  n22129 (net)                                  1         1.26                          0.00      76.49 r
  init_mask_in0_seed6_reg_111_/si (d04fyj03wd0b0)                  42.42                0.25 *    76.74 r
  data arrival time                                                                               76.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_111_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.33     238.67
  data required time                                                                             238.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.67
  data arrival time                                                                              -76.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.93


  Startpoint: fifo2/data_mem_reg_19__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__77_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__77_/o (d04fyj03wd0b0)                     42.54               76.60      76.60 r
  fifo2/data_mem[1721] (net)                    2         1.26                          0.00      76.60 r
  fifo2/data_mem_reg_19__78_/si (d04fyj03wd0b0)                    42.54                0.03 *    76.64 r
  data arrival time                                                                               76.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.43     238.57
  data required time                                                                             238.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.57
  data arrival time                                                                              -76.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.94


  Startpoint: init_mask_in0_seed4_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_91_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_91_/o (d04fyj03wd0b0)                    42.40               76.47      76.47 r
  n22244 (net)                                  1         1.26                          0.00      76.47 r
  init_mask_in0_seed4_reg_92_/si (d04fyj03wd0b0)                   42.40                0.24 *    76.71 r
  data arrival time                                                                               76.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_92_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.31     238.69
  data required time                                                                             238.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.69
  data arrival time                                                                              -76.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.98


  Startpoint: init_mask_alu0_seed7_reg_239_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_240_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_239_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_239_/o (d04fyj03wd0b0)                  42.40               76.47      76.47 r
  n22330 (net)                                  1         1.26                          0.00      76.47 r
  init_mask_alu0_seed7_reg_240_/si (d04fyj03wd0b0)                 42.40                0.24 *    76.71 r
  data arrival time                                                                               76.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_240_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.31     238.69
  data required time                                                                             238.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.69
  data arrival time                                                                              -76.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    161.98


  Startpoint: init_mask_in0_mask_reg_6__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__29_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__29_/o (d04fyj03nd0c0)                  53.89               72.61      72.61 r
  mask_in[29] (net)                             3         9.24                          0.00      72.61 r
  U21416/a (d04bfn00wd0c7)                                         53.89                3.48 *    76.09 r
  U21416/o (d04bfn00wd0c7)                                         57.62               94.38     170.47 r
  n21882 (net)                                  3         9.24                          0.00     170.47 r
  init_mask_in0_mask_reg_6__30_/si (d04fyj03nd0c0)                 57.62                3.52 *   173.99 r
  data arrival time                                                                              173.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__30_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.83     336.17
  data required time                                                                             336.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.17
  data arrival time                                                                             -173.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.18


  Startpoint: fifo2/data_mem_reg_23__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__62_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__62_/o (d04fyj03wd0b0)                     42.32               76.39      76.39 r
  fifo2/data_mem[1158] (net)                    2         1.25                          0.00      76.39 r
  fifo2/data_mem_reg_23__63_/si (d04fyj03wd0b0)                    42.32                0.04 *    76.42 r
  data arrival time                                                                               76.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.31     238.69
  data required time                                                                             238.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.69
  data arrival time                                                                              -76.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.27


  Startpoint: init_mask_in0_seed6_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_103_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_103_/o (d04fyj03wd0b0)                   42.19               76.26      76.26 r
  n22136 (net)                                  1         1.25                          0.00      76.26 r
  init_mask_in0_seed6_reg_104_/si (d04fyj03wd0b0)                  42.19                0.25 *    76.51 r
  data arrival time                                                                               76.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_104_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.20     238.80
  data required time                                                                             238.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.80
  data arrival time                                                                              -76.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.29


  Startpoint: fifo2/data_mem_reg_19__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__71_/o (d04fyj03ld0b0)                     49.15               71.96      71.96 r
  fifo2/data_mem[1715] (net)                    2         2.28                          0.00      71.96 r
  fifo2/data_mem_reg_19__72_/si (d04fyj03wd0b0)                    49.15                0.66 *    72.61 r
  data arrival time                                                                               72.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.09     234.91
  data required time                                                                             234.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.91
  data arrival time                                                                              -72.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.30


  Startpoint: fifo2/data_mem_reg_1__95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__95_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__95_/o (d04fyj03ld0b0)                      49.16               71.96      71.96 r
  fifo2/data_mem[4205] (net)                    2         2.28                          0.00      71.96 r
  fifo2/data_mem_reg_1__96_/si (d04fyj03wd0b0)                     49.16                0.58 *    72.54 r
  data arrival time                                                                               72.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__96_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -215.09     234.91
  data required time                                                                             234.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.91
  data arrival time                                                                              -72.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.37


  Startpoint: fifo2/data_mem_reg_22__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__87_/o (d04fyj03ld0b0)                     49.18               71.98      71.98 r
  fifo2/data_mem[1320] (net)                    2         2.28                          0.00      71.98 r
  fifo2/data_mem_reg_22__88_/si (d04fyj03wd0b0)                    49.18                0.52 *    72.50 r
  data arrival time                                                                               72.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -215.11     234.89
  data required time                                                                             234.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.89
  data arrival time                                                                              -72.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.40


  Startpoint: fifo1/data_mem_reg_30__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_30__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_30__57_/o (d04fyj03ld0b0)                    155.02              154.67     154.67 r
  fifo1/data_mem[129] (net)                     2         9.87                          0.00     154.67 r
  fifo1/data_mem_reg_30__58_/si (d04fyj03nd0b0)                   155.02               13.89 *   168.55 r
  data arrival time                                                                              168.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_30__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -119.05     330.95
  data required time                                                                             330.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             330.95
  data arrival time                                                                             -168.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.40


  Startpoint: init_mask_in0_seed6_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_92_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_92_/o (d04fyj03wd0b0)                    42.07               76.15      76.15 r
  n22147 (net)                                  1         1.24                          0.00      76.15 r
  init_mask_in0_seed6_reg_93_/si (d04fyj03wd0b0)                   42.07                0.25 *    76.40 r
  data arrival time                                                                               76.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_93_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.13     238.87
  data required time                                                                             238.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.87
  data arrival time                                                                              -76.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.47


  Startpoint: init_mask_in0_seed6_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_86_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_86_/o (d04fyj03wd0b0)                    42.06               76.14      76.14 r
  n22153 (net)                                  1         1.24                          0.00      76.14 r
  init_mask_in0_seed6_reg_87_/si (d04fyj03wd0b0)                   42.06                0.25 *    76.39 r
  data arrival time                                                                               76.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_87_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.13     238.87
  data required time                                                                             238.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.87
  data arrival time                                                                              -76.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.49


  Startpoint: fifo2/data_mem_reg_7__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__136_/clk (d04fyj03ld0c0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__136_/o (d04fyj03ld0c0)                     83.60              106.73     106.73 r
  fifo2/data_mem[3424] (net)                    2        10.56                          0.00     106.73 r
  fifo2/data_mem_reg_8__0_/si (d04fyj03ld0b0)                      85.10               17.91 *   124.64 r
  data arrival time                                                                              124.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -162.85     287.15
  data required time                                                                             287.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.15
  data arrival time                                                                             -124.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.51


  Startpoint: fifo1/data_mem_reg_30__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_30__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_30__29_/o (d04fyj03ld0b0)                    102.32              115.86     115.86 r
  fifo1/data_mem[101] (net)                     2         6.16                          0.00     115.86 r
  fifo1/data_mem_reg_30__30_/si (d04fyj03ld0b0)                   102.32                5.56 *   121.42 r
  data arrival time                                                                              121.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_30__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.06     283.94
  data required time                                                                             283.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.94
  data arrival time                                                                             -121.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.52


  Startpoint: fifo0/data_mem_reg_24__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_24__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_24__71_/o (d04fyj03ld0b0)                    101.77              115.44     115.44 r
  fifo0/data_mem_24__71_ (net)                  2         6.12                          0.00     115.44 r
  fifo0/data_mem_reg_25__0_/si (d04fyj03ld0b0)                    101.77                6.04 *   121.49 r
  data arrival time                                                                              121.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.96     284.04
  data required time                                                                             284.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.04
  data arrival time                                                                             -121.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.55


  Startpoint: fifo0/data_mem_reg_7__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_7__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_7__57_/o (d04fyj03ld0b0)                     102.32              115.87     115.87 r
  fifo0/data_mem_7__57_ (net)                   2         6.16                          0.00     115.87 r
  fifo0/data_mem_reg_7__58_/si (d04fyj03ld0b0)                    102.32                5.43 *   121.30 r
  data arrival time                                                                              121.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_7__58_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.06     283.94
  data required time                                                                             283.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.94
  data arrival time                                                                             -121.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.64


  Startpoint: init_mask_in0_mask_reg_6__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__5_/clk (d04fyj03nd0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__5_/o (d04fyj03nd0c0)                   50.43               69.49      69.49 r
  mask_in[5] (net)                              3         8.43                          0.00      69.49 r
  U20805/a (d04bfn00wn0d0)                                         50.43                2.34 *    71.83 r
  U20805/o (d04bfn00wn0d0)                                         60.89              101.51     173.34 r
  n21832 (net)                                  3        10.02                          0.00     173.34 r
  init_mask_in0_mask_reg_6__6_/si (d04fyj03nd0b0)                  60.89                2.45 *   175.79 r
  data arrival time                                                                              175.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__6_/clk (d04fyj03nd0b0)                                      0.00     450.00 r
  library setup time                                                                 -111.52     338.48
  data required time                                                                             338.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             338.48
  data arrival time                                                                             -175.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.69


  Startpoint: fifo0/data_mem_reg_14__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_14__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_14__14_/o (d04fyj03ld0b0)                    101.98              115.60     115.60 r
  fifo0/data_mem_14__14_ (net)                  2         6.14                          0.00     115.60 r
  fifo0/data_mem_reg_14__15_/si (d04fyj03ld0b0)                   101.98                5.68 *   121.28 r
  data arrival time                                                                              121.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_14__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.00     284.00
  data required time                                                                             284.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.00
  data arrival time                                                                             -121.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.72


  Startpoint: init_mask_in0_mask_reg_1__11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_1__11_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_1__11_/o (d04fyj03ld0c0)                  65.11               91.08      91.08 r
  mask_in[331] (net)                            3         7.53                          0.00      91.08 r
  U20817/a (d04bfn00nnub5)                                         65.11                2.97 *    94.05 r
  U20817/o (d04bfn00nnub5)                                         67.29               73.12     167.17 r
  n21992 (net)                                  3        14.04                          0.00     167.17 r
  init_mask_in0_mask_reg_1__12_/si (d04fyj03nd0c0)                 67.29                5.31 *   172.48 r
  data arrival time                                                                              172.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_1__12_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.78     335.22
  data required time                                                                             335.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.22
  data arrival time                                                                             -172.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.74


  Startpoint: init_mask_in0_seed6_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_96_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_96_/o (d04fyj03wd0b0)                    41.88               75.96      75.96 r
  n22143 (net)                                  1         1.23                          0.00      75.96 r
  init_mask_in0_seed6_reg_97_/si (d04fyj03wd0b0)                   41.88                0.26 *    76.21 r
  data arrival time                                                                               76.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_97_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.02     238.98
  data required time                                                                             238.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.98
  data arrival time                                                                              -76.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.77


  Startpoint: fifo2/data_mem_reg_5__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__106_/o (d04fyj03ld0b0)                    102.26              115.82     115.82 r
  fifo2/data_mem[3668] (net)                    2         6.16                          0.00     115.82 r
  fifo2/data_mem_reg_5__107_/si (d04fyj03ld0b0)                   102.26                5.34 *   121.16 r
  data arrival time                                                                              121.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -166.05     283.95
  data required time                                                                             283.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.95
  data arrival time                                                                             -121.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.79


  Startpoint: fifo2/data_mem_reg_21__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__61_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__61_/o (d04fyj03ld0b0)                     48.83               71.67      71.67 r
  fifo2/data_mem[1431] (net)                    2         2.26                          0.00      71.67 r
  fifo2/data_mem_reg_21__62_/si (d04fyj03wd0b0)                    48.83                0.61 *    72.28 r
  data arrival time                                                                               72.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__62_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.91     235.09
  data required time                                                                             235.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.09
  data arrival time                                                                              -72.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.80


  Startpoint: fifo1/data_mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_1__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_1__29_/o (d04fyj03ld0b0)                     102.13              115.72     115.72 r
  fifo1/data_mem[2189] (net)                    2         6.15                          0.00     115.72 r
  fifo1/data_mem_reg_1__30_/si (d04fyj03ld0b0)                    102.13                5.39 *   121.12 r
  data arrival time                                                                              121.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_1__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.03     283.97
  data required time                                                                             283.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.97
  data arrival time                                                                             -121.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.86


  Startpoint: fifo1/data_mem_reg_8__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__36_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__36_/o (d04fyj03ld0b0)                     101.80              115.47     115.47 r
  fifo1/data_mem[1692] (net)                    2         6.12                          0.00     115.47 r
  fifo1/data_mem_reg_8__37_/si (d04fyj03ld0b0)                    101.80                5.69 *   121.16 r
  data arrival time                                                                              121.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__37_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.96     284.04
  data required time                                                                             284.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.04
  data arrival time                                                                             -121.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.87


  Startpoint: fifo2/data_mem_reg_7__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__87_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__87_/o (d04fyj03ld0b0)                      48.95               71.77      71.77 r
  fifo2/data_mem[3375] (net)                    2         2.26                          0.00      71.77 r
  fifo2/data_mem_reg_7__88_/si (d04fyj03wd0b0)                     48.95                0.38 *    72.15 r
  data arrival time                                                                               72.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__88_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -214.97     235.03
  data required time                                                                             235.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.03
  data arrival time                                                                              -72.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    162.87


  Startpoint: fifo2/data_mem_reg_8__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__106_/o (d04fyj03ld0b0)                    101.88              115.53     115.53 r
  fifo2/data_mem[3257] (net)                    2         6.13                          0.00     115.53 r
  fifo2/data_mem_reg_8__107_/si (d04fyj03ld0b0)                   101.88                5.39 *   120.92 r
  data arrival time                                                                              120.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.98     284.02
  data required time                                                                             284.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.02
  data arrival time                                                                             -120.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.10


  Startpoint: fifo2/data_mem_reg_22__28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__28_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__28_/o (d04fyj03ld0b0)                     48.59               71.46      71.46 r
  fifo2/data_mem[1261] (net)                    2         2.24                          0.00      71.46 r
  fifo2/data_mem_reg_22__29_/si (d04fyj03wd0b0)                    48.59                0.63 *    72.09 r
  data arrival time                                                                               72.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__29_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.78     235.22
  data required time                                                                             235.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.22
  data arrival time                                                                              -72.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.13


  Startpoint: fifo2/data_mem_reg_16__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__106_/o (d04fyj03ld0b0)                   101.83              115.50     115.50 r
  fifo2/data_mem[2161] (net)                    2         6.13                          0.00     115.50 r
  fifo2/data_mem_reg_16__107_/si (d04fyj03ld0b0)                  101.83                5.37 *   120.87 r
  data arrival time                                                                              120.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -165.97     284.03
  data required time                                                                             284.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.03
  data arrival time                                                                             -120.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.16


  Startpoint: init_mask_in0_seed4_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_70_/clk (d04fyj03ld0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_70_/o (d04fyj03ld0c0)                    83.93              107.00     107.00 r
  init_mask_in0_seed4_70 (net)                  2        10.61                          0.00     107.00 r
  init_mask_in0_seed4_reg_71_/si (d04fyj03ld0b0)                   85.19               16.85 *   123.85 r
  data arrival time                                                                              123.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_71_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -162.86     287.14
  data required time                                                                             287.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.14
  data arrival time                                                                             -123.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.28


  Startpoint: fifo2/data_mem_reg_21__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__83_/o (d04fyj03ld0b0)                     48.59               71.46      71.46 r
  fifo2/data_mem[1453] (net)                    2         2.24                          0.00      71.46 r
  fifo2/data_mem_reg_21__84_/si (d04fyj03wd0b0)                    48.59                0.46 *    71.92 r
  data arrival time                                                                               71.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.78     235.22
  data required time                                                                             235.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.22
  data arrival time                                                                              -71.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.30


  Startpoint: init_mask_alu0_seed2_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_99_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_99_/o (d04fyj03ld0b0)                   48.51               71.38      71.38 r
  init_mask_alu0_seed2[99] (net)                2         2.23                          0.00      71.38 r
  init_mask_alu0_seed2_reg_100_/si (d04fyj03wd0b0)                 48.51                0.55 *    71.94 r
  data arrival time                                                                               71.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_100_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -214.73     235.27
  data required time                                                                             235.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.27
  data arrival time                                                                              -71.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.34


  Startpoint: init_mask_in0_mask_reg_1__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_1__29_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_1__29_/o (d04fyj03ld0c0)                  96.44              117.17     117.17 r
  mask_in[349] (net)                            5        12.66                          0.00     117.17 r
  init_mask_in0_mask_reg_1__30_/si (d04fyj03ld0c0)                 96.44                0.65 *   117.82 r
  data arrival time                                                                              117.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_1__30_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -168.76     281.24
  data required time                                                                             281.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.24
  data arrival time                                                                             -117.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.42


  Startpoint: init_mask_in0_seed6_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_75_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_75_/o (d04fyj03wd0b0)                    41.46               75.55      75.55 r
  n22164 (net)                                  1         1.21                          0.00      75.55 r
  init_mask_in0_seed6_reg_76_/si (d04fyj03wd0b0)                   41.46                0.23 *    75.78 r
  data arrival time                                                                               75.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_76_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.79     239.21
  data required time                                                                             239.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.21
  data arrival time                                                                              -75.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.43


  Startpoint: init_mask_alu0_seed7_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_120_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_120_/o (d04fyj03wd0b0)                  41.54               75.63      75.63 r
  init_mask_alu0_seed7[120] (net)               2         1.21                          0.00      75.63 r
  init_mask_alu0_seed7_reg_121_/si (d04fyj03wd0b0)                 41.54                0.04 *    75.67 r
  data arrival time                                                                               75.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_121_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.83     239.17
  data required time                                                                             239.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.17
  data arrival time                                                                              -75.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.50


  Startpoint: init_mask_in0_seed6_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_88_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_88_/o (d04fyj03wd0b0)                    41.41               75.50      75.50 r
  n22151 (net)                                  1         1.20                          0.00      75.50 r
  init_mask_in0_seed6_reg_89_/si (d04fyj03wd0b0)                   41.41                0.24 *    75.74 r
  data arrival time                                                                               75.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_89_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.76     239.24
  data required time                                                                             239.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.24
  data arrival time                                                                              -75.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.51


  Startpoint: fifo2/data_mem_reg_29__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__121_/o (d04fyj03ld0b0)                   101.43              115.19     115.19 r
  fifo2/data_mem[395] (net)                     2         6.10                          0.00     115.19 r
  fifo2/data_mem_reg_29__122_/si (d04fyj03ld0b0)                  101.43                5.41 *   120.60 r
  data arrival time                                                                              120.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -165.89     284.11
  data required time                                                                             284.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.11
  data arrival time                                                                             -120.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.51


  Startpoint: fifo0/data_mem_reg_12__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_12__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_12__14_/o (d04fyj03ld0b0)                    101.15              114.98     114.98 r
  fifo0/data_mem_12__14_ (net)                  2         6.08                          0.00     114.98 r
  fifo0/data_mem_reg_12__15_/si (d04fyj03ld0b0)                   101.15                5.59 *   120.57 r
  data arrival time                                                                              120.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_12__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.84     284.16
  data required time                                                                             284.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.16
  data arrival time                                                                             -120.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.59


  Startpoint: fifo2/data_mem_reg_7__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__24_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__24_/o (d04fyj03ld0b0)                     106.05              118.68     118.68 r
  fifo2/data_mem[3312] (net)                    2         6.43                          0.00     118.68 r
  fifo2/data_mem_reg_7__25_/si (d04fyj03ld0b0)                    106.05                0.95 *   119.64 r
  data arrival time                                                                              119.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__25_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.76     283.24
  data required time                                                                             283.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.24
  data arrival time                                                                             -119.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.61


  Startpoint: fifo2/data_mem_reg_11__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__73_/o (d04fyj03ld0b0)                     48.29               71.19      71.19 r
  fifo2/data_mem[2813] (net)                    2         2.22                          0.00      71.19 r
  fifo2/data_mem_reg_11__74_/si (d04fyj03wd0b0)                    48.29                0.59 *    71.78 r
  data arrival time                                                                               71.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.61     235.39
  data required time                                                                             235.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.39
  data arrival time                                                                              -71.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.61


  Startpoint: init_mask_in0_seed4_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_88_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_88_/o (d04fyj03wd0b0)                    41.27               75.36      75.36 r
  n22247 (net)                                  1         1.20                          0.00      75.36 r
  init_mask_in0_seed4_reg_89_/si (d04fyj03wd0b0)                   41.27                0.23 *    75.59 r
  data arrival time                                                                               75.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_89_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.68     239.32
  data required time                                                                             239.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.32
  data arrival time                                                                              -75.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.73


  Startpoint: init_mask_in0_seed5_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_20_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_20_/o (d04fyj03ld0b0)                    48.19               71.10      71.10 r
  init_mask_in0_seed5_20 (net)                  2         2.21                          0.00      71.10 r
  init_mask_in0_seed5_reg_21_/si (d04fyj03wd0b0)                   48.19                0.53 *    71.63 r
  data arrival time                                                                               71.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_21_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.55     235.45
  data required time                                                                             235.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.45
  data arrival time                                                                              -71.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.81


  Startpoint: fifo2/data_mem_reg_24__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__90_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__90_/o (d04fyj03ld0b0)                     48.17               71.09      71.09 r
  fifo2/data_mem[1049] (net)                    2         2.21                          0.00      71.09 r
  fifo2/data_mem_reg_24__91_/si (d04fyj03wd0b0)                    48.17                0.53 *    71.62 r
  data arrival time                                                                               71.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__91_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.55     235.45
  data required time                                                                             235.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.45
  data arrival time                                                                              -71.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.83


  Startpoint: fifo0/data_mem_reg_12__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_12__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_12__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_12__43_/o (d04fyj03ld0b0)                    100.46              114.46     114.46 r
  fifo0/data_mem_12__43_ (net)                  2         6.03                          0.00     114.46 r
  fifo0/data_mem_reg_12__44_/si (d04fyj03ld0b0)                   100.46                5.91 *   120.37 r
  data arrival time                                                                              120.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_12__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.71     284.29
  data required time                                                                             284.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.29
  data arrival time                                                                             -120.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.91


  Startpoint: init_mask_in0_mask_reg_1__13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_1__13_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_1__13_/o (d04fyj03ld0c0)                  34.65               62.24      62.24 r
  mask_in[333] (net)                            2         2.79                          0.00      62.24 r
  U20537/a (d04bfn00wn0d0)                                         34.65                0.96 *    63.20 r
  U20537/o (d04bfn00wn0d0)                                         74.41              101.96     165.15 r
  n21848 (net)                                  3        12.70                          0.00     165.15 r
  init_mask_in0_mask_reg_1__14_/si (d04fyj03nd0c0)                 74.41                5.43 *   170.59 r
  data arrival time                                                                              170.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_1__14_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -115.48     334.52
  data required time                                                                             334.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             334.52
  data arrival time                                                                             -170.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.93


  Startpoint: fifo2/data_mem_reg_8__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__75_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__75_/o (d04fyj03ld0b0)                      48.10               71.02      71.02 r
  fifo2/data_mem[3226] (net)                    2         2.20                          0.00      71.02 r
  fifo2/data_mem_reg_8__76_/si (d04fyj03wd0b0)                     48.10                0.49 *    71.51 r
  data arrival time                                                                               71.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__76_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -214.51     235.49
  data required time                                                                             235.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.49
  data arrival time                                                                              -71.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    163.98


  Startpoint: fifo1/data_mem_reg_3__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_3__36_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_3__36_/o (d04fyj03ld0b0)                     100.61              114.57     114.57 r
  fifo1/data_mem[2052] (net)                    2         6.04                          0.00     114.57 r
  fifo1/data_mem_reg_3__37_/si (d04fyj03ld0b0)                    100.61                5.53 *   120.10 r
  data arrival time                                                                              120.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_3__37_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.74     284.26
  data required time                                                                             284.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.26
  data arrival time                                                                             -120.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.16


  Startpoint: fifo2/data_mem_reg_28__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__67_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__67_/o (d04fyj03ld0b0)                     47.84               70.79      70.79 r
  fifo2/data_mem[478] (net)                     2         2.18                          0.00      70.79 r
  fifo2/data_mem_reg_28__68_/si (d04fyj03wd0b0)                    47.84                0.57 *    71.36 r
  data arrival time                                                                               71.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.36     235.64
  data required time                                                                             235.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.64
  data arrival time                                                                              -71.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.28


  Startpoint: init_mask_alu0_seed1_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_86_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_86_/o (d04fyj03ld0b0)                   47.85               70.80      70.80 r
  init_mask_alu0_seed1[86] (net)                2         2.18                          0.00      70.80 r
  init_mask_alu0_seed1_reg_87_/si (d04fyj03wd0b0)                  47.85                0.54 *    71.34 r
  data arrival time                                                                               71.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_87_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.36     235.64
  data required time                                                                             235.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.64
  data arrival time                                                                              -71.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.30


  Startpoint: fifo1/data_mem_reg_29__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_29__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_29__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_29__57_/o (d04fyj03ld0b0)                    152.80              153.06     153.06 r
  fifo1/data_mem[201] (net)                     2         9.71                          0.00     153.06 r
  fifo1/data_mem_reg_29__58_/si (d04fyj03nd0b0)                   152.80               13.68 *   166.74 r
  data arrival time                                                                              166.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_29__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.93     331.07
  data required time                                                                             331.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.07
  data arrival time                                                                             -166.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.33


  Startpoint: fifo0/data_mem_reg_29__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_29__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_29__14_/o (d04fyj03ld0b0)                    100.56              114.53     114.53 r
  fifo0/data_mem_29__14_ (net)                  2         6.03                          0.00     114.53 r
  fifo0/data_mem_reg_29__15_/si (d04fyj03ld0b0)                   100.56                5.38 *   119.91 r
  data arrival time                                                                              119.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_29__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.73     284.27
  data required time                                                                             284.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.27
  data arrival time                                                                             -119.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.36


  Startpoint: fifo2/data_mem_reg_17__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__75_/o (d04fyj03ld0b0)                     47.83               70.78      70.78 r
  fifo2/data_mem[1993] (net)                    2         2.18                          0.00      70.78 r
  fifo2/data_mem_reg_17__76_/si (d04fyj03wd0b0)                    47.83                0.49 *    71.27 r
  data arrival time                                                                               71.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.36     235.64
  data required time                                                                             235.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.64
  data arrival time                                                                              -71.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.37


  Startpoint: fifo0/data_mem_reg_6__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_6__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_6__71_/o (d04fyj03ld0b0)                     100.08              114.17     114.17 r
  fifo0/data_mem_6__71_ (net)                   2         6.00                          0.00     114.17 r
  fifo0/data_mem_reg_7__0_/si (d04fyj03ld0b0)                     100.08                5.80 *   119.97 r
  data arrival time                                                                              119.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_7__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.64     284.36
  data required time                                                                             284.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.36
  data arrival time                                                                             -119.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.39


  Startpoint: init_mask_alu0_seed0_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_60_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_60_/o (d04fyj03ld0b0)                   47.79               70.75      70.75 r
  init_mask_alu0_seed0_60 (net)                 2         2.18                          0.00      70.75 r
  init_mask_alu0_seed0_reg_61_/si (d04fyj03wd0b0)                  47.79                0.50 *    71.25 r
  data arrival time                                                                               71.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_61_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.33     235.67
  data required time                                                                             235.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.67
  data arrival time                                                                              -71.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.42


  Startpoint: init_mask_in0_seed6_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_98_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_98_/o (d04fyj03wd0b0)                    40.82               74.93      74.93 r
  n22141 (net)                                  1         1.17                          0.00      74.93 r
  init_mask_in0_seed6_reg_99_/si (d04fyj03wd0b0)                   40.82                0.22 *    75.15 r
  data arrival time                                                                               75.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_99_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.43     239.57
  data required time                                                                             239.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.57
  data arrival time                                                                              -75.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.42


  Startpoint: init_mask_in0_seed1_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_70_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_70_/o (d04fyj03ld0b0)                    45.19               68.43      68.43 r
  init_mask_in0_seed1_70 (net)                  2         1.99                          0.00      68.43 r
  init_mask_in0_seed1_reg_71_/si (d04fyj03wd0c0)                   45.19                0.39 *    68.83 r
  data arrival time                                                                               68.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_71_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -216.72     233.28
  data required time                                                                             233.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.28
  data arrival time                                                                              -68.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.45


  Startpoint: init_mask_in0_seed1_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_34_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_34_/o (d04fyj03ld0b0)                    47.66               70.63      70.63 r
  init_mask_in0_seed1[34] (net)                 2         2.17                          0.00      70.63 r
  init_mask_in0_seed1_reg_35_/si (d04fyj03wd0b0)                   47.66                0.53 *    71.16 r
  data arrival time                                                                               71.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_35_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.25     235.75
  data required time                                                                             235.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.75
  data arrival time                                                                              -71.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.59


  Startpoint: init_mask_in0_seed6_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_64_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_64_/o (d04fyj03ld0b0)                    45.30               68.52      68.52 r
  init_mask_in0_seed6_64 (net)                  2         2.00                          0.00      68.52 r
  init_mask_in0_seed6_reg_65_/si (d04fyj03wd0c0)                   45.30                0.11 *    68.63 r
  data arrival time                                                                               68.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_65_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -216.78     233.22
  data required time                                                                             233.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.22
  data arrival time                                                                              -68.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.59


  Startpoint: init_mask_in0_seed6_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_20_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_20_/o (d04fyj03wd0c0)                    34.73               74.06      74.06 r
  init_mask_in0_seed6_20 (net)                  2         1.85                          0.00      74.06 r
  init_mask_in0_seed6_reg_21_/si (d04fyj03wd0c0)                   34.73                0.29 *    74.35 r
  data arrival time                                                                               74.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_21_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -211.03     238.97
  data required time                                                                             238.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.97
  data arrival time                                                                              -74.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.62


  Startpoint: init_mask_alu0_seed6_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_98_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_98_/o (d04fyj03ld0b0)                   47.63               70.60      70.60 r
  init_mask_alu0_seed6[98] (net)                2         2.17                          0.00      70.60 r
  init_mask_alu0_seed6_reg_99_/si (d04fyj03wd0b0)                  47.63                0.47 *    71.07 r
  data arrival time                                                                               71.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_99_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -214.24     235.76
  data required time                                                                             235.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.76
  data arrival time                                                                              -71.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.69


  Startpoint: fifo2/data_mem_reg_26__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__136_/o (d04fyj03ld0b0)                   100.25              114.29     114.29 r
  fifo2/data_mem[821] (net)                     2         6.01                          0.00     114.29 r
  fifo2/data_mem_reg_27__0_/si (d04fyj03ld0b0)                    100.25                5.34 *   119.63 r
  data arrival time                                                                              119.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.67     284.33
  data required time                                                                             284.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.33
  data arrival time                                                                             -119.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.69


  Startpoint: fifo1/data_mem_reg_15__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_15__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_15__29_/o (d04fyj03ld0b0)                    100.18              114.24     114.24 r
  fifo1/data_mem[1181] (net)                    2         6.01                          0.00     114.24 r
  fifo1/data_mem_reg_15__30_/si (d04fyj03ld0b0)                   100.18                5.39 *   119.63 r
  data arrival time                                                                              119.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_15__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.66     284.34
  data required time                                                                             284.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.34
  data arrival time                                                                             -119.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.71


  Startpoint: init_mask_in0_seed6_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_81_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_81_/o (d04fyj03wd0b0)                    40.53               74.64      74.64 r
  n22158 (net)                                  1         1.16                          0.00      74.64 r
  init_mask_in0_seed6_reg_82_/si (d04fyj03wd0b0)                   40.53                0.21 *    74.86 r
  data arrival time                                                                               74.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_82_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.27     239.73
  data required time                                                                             239.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.73
  data arrival time                                                                              -74.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.87


  Startpoint: fifo0/data_mem_reg_12__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_12__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_12__71_/o (d04fyj03ld0b0)                     99.50              113.73     113.73 r
  fifo0/data_mem_12__71_ (net)                  2         5.96                          0.00     113.73 r
  fifo0/data_mem_reg_13__0_/si (d04fyj03ld0b0)                     99.50                5.85 *   119.58 r
  data arrival time                                                                              119.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.53     284.47
  data required time                                                                             284.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.47
  data arrival time                                                                             -119.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.89


  Startpoint: init_mask_in0_seed3_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_69_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_69_/o (d04fyj03wd0c0)                    34.58               73.91      73.91 r
  init_mask_in0_seed3_69 (net)                  2         1.83                          0.00      73.91 r
  init_mask_in0_seed3_reg_70_/si (d04fyj03wd0c0)                   34.58                0.21 *    74.12 r
  data arrival time                                                                               74.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed3_reg_70_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.95     239.05
  data required time                                                                             239.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.05
  data arrival time                                                                              -74.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    164.93


  Startpoint: fifo0/data_mem_reg_7__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_7__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_7__71_/o (d04fyj03ld0b0)                      99.72              113.90     113.90 r
  fifo0/data_mem_7__71_ (net)                   2         5.97                          0.00     113.90 r
  fifo0/data_mem_reg_8__0_/si (d04fyj03ld0b0)                      99.72                5.52 *   119.42 r
  data arrival time                                                                              119.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_8__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.58     284.42
  data required time                                                                             284.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.42
  data arrival time                                                                             -119.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.01


  Startpoint: fifo2/data_mem_reg_28__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__121_/o (d04fyj03ld0b0)                    99.98              114.09     114.09 r
  fifo2/data_mem[532] (net)                     2         5.99                          0.00     114.09 r
  fifo2/data_mem_reg_28__122_/si (d04fyj03ld0b0)                   99.98                5.24 *   119.34 r
  data arrival time                                                                              119.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -165.62     284.38
  data required time                                                                             284.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.38
  data arrival time                                                                             -119.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.04


  Startpoint: init_mask_in0_seed1_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_18_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_18_/o (d04fyj03ld0b0)                    47.34               70.35      70.35 r
  init_mask_in0_seed1_18 (net)                  2         2.15                          0.00      70.35 r
  init_mask_in0_seed1_reg_19_/si (d04fyj03wd0b0)                   47.34                0.50 *    70.85 r
  data arrival time                                                                               70.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_19_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -214.08     235.92
  data required time                                                                             235.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.92
  data arrival time                                                                              -70.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.07


  Startpoint: fifo2/data_mem_reg_20__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__83_/o (d04fyj03ld0b0)                     47.32               70.33      70.33 r
  fifo2/data_mem[1590] (net)                    2         2.14                          0.00      70.33 r
  fifo2/data_mem_reg_20__84_/si (d04fyj03wd0b0)                    47.32                0.52 *    70.85 r
  data arrival time                                                                               70.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.08     235.92
  data required time                                                                             235.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.92
  data arrival time                                                                              -70.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.08


  Startpoint: fifo1/data_mem_reg_14__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__57_/o (d04fyj03ld0b0)                    152.12              152.56     152.56 r
  fifo1/data_mem[1281] (net)                    2         9.66                          0.00     152.56 r
  fifo1/data_mem_reg_14__58_/si (d04fyj03nd0b0)                   152.12               13.46 *   166.02 r
  data arrival time                                                                              166.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.89     331.11
  data required time                                                                             331.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.11
  data arrival time                                                                             -166.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.09


  Startpoint: fifo2/data_mem_reg_27__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__71_/o (d04fyj03ld0b0)                     47.37               70.38      70.38 r
  fifo2/data_mem[619] (net)                     2         2.15                          0.00      70.38 r
  fifo2/data_mem_reg_27__72_/si (d04fyj03wd0b0)                    47.37                0.37 *    70.74 r
  data arrival time                                                                               70.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.10     235.90
  data required time                                                                             235.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.90
  data arrival time                                                                              -70.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.15


  Startpoint: init_mask_in0_mask_reg_1__33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_1__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_1__33_/clk (d04fyj03nd0g0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_1__33_/o (d04fyj03nd0g0)                  29.30               60.65      60.65 r
  mask_in[353] (net)                            3         6.35                          0.00      60.65 r
  U21666/a (d04bfn00wn0d0)                                         29.30                1.78 *    62.42 r
  U21666/o (d04bfn00wn0d0)                                         73.73               98.25     160.67 r
  n21709 (net)                                  3        12.57                          0.00     160.67 r
  init_mask_in0_mask_reg_1__34_/si (d04fyj03nd0g0)                 73.73                6.31 *   166.98 r
  data arrival time                                                                              166.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_1__34_/clk (d04fyj03nd0g0)                                     0.00     450.00 r
  library setup time                                                                 -117.86     332.14
  data required time                                                                             332.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             332.14
  data arrival time                                                                             -166.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.16


  Startpoint: init_mask_in0_seed4_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_53_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_53_/o (d04fyj03wd0c0)                    34.36               73.69      73.69 r
  init_mask_in0_seed4[53] (net)                 2         1.81                          0.00      73.69 r
  init_mask_in0_seed4_reg_54_/si (d04fyj03wd0c0)                   34.36                0.32 *    74.00 r
  data arrival time                                                                               74.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_54_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.83     239.17
  data required time                                                                             239.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.17
  data arrival time                                                                              -74.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.17


  Startpoint: fifo2/data_mem_reg_25__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__71_/o (d04fyj03ld0b0)                     47.32               70.33      70.33 r
  fifo2/data_mem[893] (net)                     2         2.15                          0.00      70.33 r
  fifo2/data_mem_reg_25__72_/si (d04fyj03wd0b0)                    47.32                0.39 *    70.72 r
  data arrival time                                                                               70.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.08     235.92
  data required time                                                                             235.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.92
  data arrival time                                                                              -70.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.20


  Startpoint: fifo2/data_mem_reg_2__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__71_/o (d04fyj03ld0b0)                      47.26               70.28      70.28 r
  fifo2/data_mem[4044] (net)                    2         2.14                          0.00      70.28 r
  fifo2/data_mem_reg_2__72_/si (d04fyj03wd0b0)                     47.26                0.48 *    70.75 r
  data arrival time                                                                               70.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__72_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -214.04     235.96
  data required time                                                                             235.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.96
  data arrival time                                                                              -70.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.21


  Startpoint: init_mask_alu0_seed7_reg_231_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_231_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_231_/o (d04fyj03wd0b0)                  40.26               74.38      74.38 r
  n22338 (net)                                  1         1.14                          0.00      74.38 r
  init_mask_alu0_seed7_reg_232_/si (d04fyj03wd0b0)                 40.26                0.22 *    74.59 r
  data arrival time                                                                               74.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_232_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.12     239.88
  data required time                                                                             239.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.88
  data arrival time                                                                              -74.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.29


  Startpoint: fifo2/data_mem_reg_23__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__83_/o (d04fyj03ld0b0)                     47.20               70.22      70.22 r
  fifo2/data_mem[1179] (net)                    2         2.14                          0.00      70.22 r
  fifo2/data_mem_reg_23__84_/si (d04fyj03wd0b0)                    47.20                0.46 *    70.68 r
  data arrival time                                                                               70.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.01     235.99
  data required time                                                                             235.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.99
  data arrival time                                                                              -70.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.31


  Startpoint: fifo2/data_mem_reg_16__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__87_/o (d04fyj03ld0b0)                     47.18               70.20      70.20 r
  fifo2/data_mem[2142] (net)                    2         2.13                          0.00      70.20 r
  fifo2/data_mem_reg_16__88_/si (d04fyj03wd0b0)                    47.18                0.48 *    70.68 r
  data arrival time                                                                               70.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -214.00     236.00
  data required time                                                                             236.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.00
  data arrival time                                                                              -70.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.32


  Startpoint: fifo2/data_mem_reg_24__74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__74_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__74_/o (d04fyj03ld0b0)                     47.14               70.17      70.17 r
  fifo2/data_mem[1033] (net)                    2         2.13                          0.00      70.17 r
  fifo2/data_mem_reg_24__75_/si (d04fyj03wd0b0)                    47.14                0.53 *    70.70 r
  data arrival time                                                                               70.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__75_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.98     236.02
  data required time                                                                             236.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.02
  data arrival time                                                                              -70.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.33


  Startpoint: fifo1/data_mem_reg_28__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_28__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_28__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_28__57_/o (d04fyj03ld0b0)                    151.55              152.15     152.15 r
  fifo1/data_mem[273] (net)                     2         9.62                          0.00     152.15 r
  fifo1/data_mem_reg_28__58_/si (d04fyj03nd0b0)                   151.55               13.60 *   165.75 r
  data arrival time                                                                              165.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_28__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.86     331.14
  data required time                                                                             331.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.14
  data arrival time                                                                             -165.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.39


  Startpoint: init_mask_alu0_mask_reg_3__37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_3__38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_3__37_/clk (d04fyj03ld0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_3__37_/o (d04fyj03ld0b0)                100.20              114.26     114.26 r
  mask_alu[549] (net)                           3         6.01                          0.00     114.26 r
  init_mask_alu0_mask_reg_3__38_/si (d04fyj03ld0c0)               100.20                0.79 *   115.04 r
  data arrival time                                                                              115.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_3__38_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -169.51     280.49
  data required time                                                                             280.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             280.49
  data arrival time                                                                             -115.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.44


  Startpoint: fifo2/data_mem_reg_21__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__87_/o (d04fyj03ld0b0)                     47.07               70.11      70.11 r
  fifo2/data_mem[1457] (net)                    2         2.13                          0.00      70.11 r
  fifo2/data_mem_reg_21__88_/si (d04fyj03wd0b0)                    47.07                0.49 *    70.60 r
  data arrival time                                                                               70.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.94     236.06
  data required time                                                                             236.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.06
  data arrival time                                                                              -70.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.46


  Startpoint: fifo2/data_mem_reg_16__52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__52_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__52_/o (d04fyj03ld0b0)                     47.08               70.12      70.12 r
  fifo2/data_mem[2107] (net)                    2         2.13                          0.00      70.12 r
  fifo2/data_mem_reg_16__53_/si (d04fyj03wd0b0)                    47.08                0.43 *    70.55 r
  data arrival time                                                                               70.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__53_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.94     236.06
  data required time                                                                             236.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.06
  data arrival time                                                                              -70.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.51


  Startpoint: fifo1/data_mem_reg_11__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_11__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_11__57_/o (d04fyj03ld0b0)                    151.41              152.05     152.05 r
  fifo1/data_mem[1497] (net)                    2         9.61                          0.00     152.05 r
  fifo1/data_mem_reg_11__58_/si (d04fyj03nd0b0)                   151.41               13.55 *   165.60 r
  data arrival time                                                                              165.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_11__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.85     331.15
  data required time                                                                             331.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.15
  data arrival time                                                                             -165.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.55


  Startpoint: fifo2/data_rd_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_rd_reg_121_/clk (d04fyj03yd0c0)                        0.00                0.00       0.00 r
  fifo2/data_rd_reg_121_/o (d04fyj03yd0c0)                         23.36               38.88      38.88 r
  fifo2/data_rd[121] (net)                      2         3.44                          0.00      38.88 r
  fifo2/U382/a (d04bfn00wn0a5)                                     23.36                0.12 *    39.00 r
  fifo2/U382/o (d04bfn00wn0a5)                                    125.20              117.55     156.55 r
  fifo2/n4228 (net)                             1         6.70                          0.00     156.55 r
  fifo2/data_rd_reg_122_/si (d04fyj03nd0c0)                       125.20                7.69 *   164.24 r
  data arrival time                                                                              164.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_rd_reg_122_/clk (d04fyj03nd0c0)                                            0.00     450.00 r
  library setup time                                                                 -120.21     329.79
  data required time                                                                             329.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             329.79
  data arrival time                                                                             -164.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.55


  Startpoint: fifo2/data_mem_reg_27__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__83_/o (d04fyj03ld0b0)                     46.98               70.03      70.03 r
  fifo2/data_mem[631] (net)                     2         2.12                          0.00      70.03 r
  fifo2/data_mem_reg_27__84_/si (d04fyj03wd0b0)                    46.98                0.52 *    70.54 r
  data arrival time                                                                               70.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.89     236.11
  data required time                                                                             236.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.11
  data arrival time                                                                              -70.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.57


  Startpoint: fifo1/data_mem_reg_6__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_6__6_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo1/data_mem_reg_6__6_/o (d04fyj03ld0b0)                       99.10              113.42     113.42 r
  fifo1/data_mem[1806] (net)                    2         5.93                          0.00     113.42 r
  fifo1/data_mem_reg_6__7_/si (d04fyj03ld0b0)                      99.10                5.50 *   118.92 r
  data arrival time                                                                              118.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_6__7_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.46     284.54
  data required time                                                                             284.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.54
  data arrival time                                                                             -118.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.62


  Startpoint: fifo0/data_mem_reg_20__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_20__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_20__25_/o (d04fyj03ld0b0)                     98.99              113.35     113.35 r
  fifo0/data_mem_20__25_ (net)                  2         5.92                          0.00     113.35 r
  fifo0/data_mem_reg_20__26_/si (d04fyj03ld0b0)                    98.99                5.56 *   118.90 r
  data arrival time                                                                              118.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_20__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.44     284.56
  data required time                                                                             284.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.56
  data arrival time                                                                             -118.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.66


  Startpoint: fifo0/data_mem_reg_22__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_22__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_22__71_/o (d04fyj03ld0b0)                     98.89              113.27     113.27 r
  fifo0/data_mem_22__71_ (net)                  2         5.92                          0.00     113.27 r
  fifo0/data_mem_reg_23__0_/si (d04fyj03ld0b0)                     98.89                5.63 *   118.90 r
  data arrival time                                                                              118.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_23__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.42     284.58
  data required time                                                                             284.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.58
  data arrival time                                                                             -118.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.68


  Startpoint: fifo1/data_rd_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_rd_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_rd_reg_48_/clk (d04fyj03yd0c0)                         0.00                0.00       0.00 r
  fifo1/data_rd_reg_48_/o (d04fyj03yd0c0)                          36.50               50.87      50.87 r
  fifo1/data_rd[48] (net)                       5         6.92                          0.00      50.87 r
  fifo1/U36/a (d04bfn00wn0a5)                                      36.50                0.18 *    51.05 r
  fifo1/U36/o (d04bfn00wn0a5)                                     104.93              109.17     160.22 r
  fifo1/n2344 (net)                             1         5.55                          0.00     160.22 r
  fifo1/data_rd_reg_49_/si (d04fyj03nd0c0)                        104.93                5.56 *   165.78 r
  data arrival time                                                                              165.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_rd_reg_49_/clk (d04fyj03nd0c0)                                             0.00     450.00 r
  library setup time                                                                 -118.49     331.51
  data required time                                                                             331.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.51
  data arrival time                                                                             -165.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.73


  Startpoint: fifo2/data_mem_reg_30__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__67_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__67_/o (d04fyj03ld0b0)                     46.82               69.88      69.88 r
  fifo2/data_mem[204] (net)                     2         2.11                          0.00      69.88 r
  fifo2/data_mem_reg_30__68_/si (d04fyj03wd0b0)                    46.82                0.48 *    70.37 r
  data arrival time                                                                               70.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.80     236.20
  data required time                                                                             236.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.20
  data arrival time                                                                              -70.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.84


  Startpoint: fifo1/data_mem_reg_2__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_2__6_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo1/data_mem_reg_2__6_/o (d04fyj03ld0b0)                       98.87              113.26     113.26 r
  fifo1/data_mem[2094] (net)                    2         5.91                          0.00     113.26 r
  fifo1/data_mem_reg_2__7_/si (d04fyj03ld0b0)                      98.87                5.42 *   118.68 r
  data arrival time                                                                              118.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__7_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.42     284.58
  data required time                                                                             284.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.58
  data arrival time                                                                             -118.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.91


  Startpoint: fifo2/data_mem_reg_6__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__24_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__24_/o (d04fyj03ld0b0)                     102.53              116.02     116.02 r
  fifo2/data_mem[3449] (net)                    2         6.18                          0.00     116.02 r
  fifo2/data_mem_reg_6__25_/si (d04fyj03ld0b0)                    102.53                1.94 *   117.96 r
  data arrival time                                                                              117.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__25_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -166.10     283.90
  data required time                                                                             283.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.90
  data arrival time                                                                             -117.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    165.94


  Startpoint: init_mask_in0_seed6_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_100_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_100_/o (d04fyj03wd0b0)                   39.76               73.89      73.89 r
  n22139 (net)                                  1         1.12                          0.00      73.89 r
  init_mask_in0_seed6_reg_101_/si (d04fyj03wd0b0)                  39.76                0.21 *    74.09 r
  data arrival time                                                                               74.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_101_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.84     240.16
  data required time                                                                             240.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.16
  data arrival time                                                                              -74.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.07


  Startpoint: fifo0/data_mem_reg_13__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__43_/o (d04fyj03ld0b0)                     98.46              112.94     112.94 r
  fifo0/data_mem_13__43_ (net)                  2         5.88                          0.00     112.94 r
  fifo0/data_mem_reg_13__44_/si (d04fyj03ld0b0)                    98.46                5.62 *   118.56 r
  data arrival time                                                                              118.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.34     284.66
  data required time                                                                             284.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.66
  data arrival time                                                                             -118.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.10


  Startpoint: init_mask_in0_seed6_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_65_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_65_/o (d04fyj03wd0c0)                    33.86               73.17      73.17 r
  init_mask_in0_seed6_65 (net)                  2         1.75                          0.00      73.17 r
  init_mask_in0_seed6_reg_66_/si (d04fyj03wd0c0)                   33.86                0.16 *    73.34 r
  data arrival time                                                                               73.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_66_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.56     239.44
  data required time                                                                             239.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.44
  data arrival time                                                                              -73.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.10


  Startpoint: init_mask_in0_mask_reg_3__54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__54_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__54_/o (d04fyj03nd0c0)                  55.56               74.12      74.12 r
  mask_in[246] (net)                            3         9.63                          0.00      74.12 r
  U20818/a (d04bfn00wd0c7)                                         55.56                1.12 *    75.23 r
  U20818/o (d04bfn00wd0c7)                                         54.63               92.86     168.09 r
  n21644 (net)                                  3         8.69                          0.00     168.09 r
  init_mask_in0_mask_reg_3__55_/si (d04fyj03nd0c0)                 54.63                2.26 *   170.36 r
  data arrival time                                                                              170.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__55_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.53     336.47
  data required time                                                                             336.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.47
  data arrival time                                                                             -170.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.11


  Startpoint: fifo1/data_mem_reg_22__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_22__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_22__57_/o (d04fyj03ld0b0)                    150.70              151.53     151.53 r
  fifo1/data_mem[705] (net)                     2         9.56                          0.00     151.53 r
  fifo1/data_mem_reg_22__58_/si (d04fyj03nd0b0)                   150.70               13.51 *   165.05 r
  data arrival time                                                                              165.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_22__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.81     331.19
  data required time                                                                             331.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.19
  data arrival time                                                                             -165.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.14


  Startpoint: init_mask_in0_seed6_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_109_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_109_/o (d04fyj03wd0b0)                   39.70               73.83      73.83 r
  n22130 (net)                                  1         1.11                          0.00      73.83 r
  init_mask_in0_seed6_reg_110_/si (d04fyj03wd0b0)                  39.70                0.18 *    74.02 r
  data arrival time                                                                               74.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_110_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.81     240.19
  data required time                                                                             240.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.19
  data arrival time                                                                              -74.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.18


  Startpoint: fifo2/data_mem_reg_31__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_31__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_31__106_/clk (d04fky00wd0a5)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_31__106_/o (d04fky00wd0a5)                   103.19              146.00     146.00 r
  fifo2/data_mem[106] (net)                     2         5.41                          0.00     146.00 r
  fifo2/data_mem_reg_31__107_/si (d04fky00wd0a5)                  103.19                3.52 *   149.52 r
  data arrival time                                                                              149.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_31__107_/clk (d04fky00wd0a5)                                       0.00     450.00 r
  library setup time                                                                 -134.28     315.72
  data required time                                                                             315.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             315.72
  data arrival time                                                                             -149.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.20


  Startpoint: init_mask_in0_seed1_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_2_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_2_/o (d04fyj03ld0b0)                     46.56               69.66      69.66 r
  init_mask_in0_seed1_2 (net)                   2         2.09                          0.00      69.66 r
  init_mask_in0_seed1_reg_3_/si (d04fyj03wd0b0)                    46.56                0.42 *    70.08 r
  data arrival time                                                                               70.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_3_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.64     236.36
  data required time                                                                             236.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.36
  data arrival time                                                                              -70.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.28


  Startpoint: fifo2/data_mem_reg_8__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__61_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__61_/o (d04fyj03wd0b0)                      88.41              118.33     118.33 r
  fifo2/data_mem[3212] (net)                    2         4.03                          0.00     118.33 r
  fifo2/data_mem_reg_8__62_/si (d04fyj03ld0b0)                     88.41                1.91 *   120.24 r
  data arrival time                                                                              120.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__62_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.47     286.53
  data required time                                                                             286.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.53
  data arrival time                                                                             -120.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.29


  Startpoint: fifo0/data_mem_reg_13__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__14_/o (d04fyj03ld0b0)                     99.17              113.48     113.48 r
  fifo0/data_mem_13__14_ (net)                  2         5.94                          0.00     113.48 r
  fifo0/data_mem_reg_13__15_/si (d04fyj03ld0b0)                    99.17                4.73 *   118.21 r
  data arrival time                                                                              118.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.47     284.53
  data required time                                                                             284.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.53
  data arrival time                                                                             -118.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.32


  Startpoint: fifo0/data_mem_reg_2__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_2__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_2__71_/o (d04fyj03ld0b0)                      98.26              112.79     112.79 r
  fifo0/data_mem_2__71_ (net)                   2         5.87                          0.00     112.79 r
  fifo0/data_mem_reg_3__0_/si (d04fyj03ld0b0)                      98.26                5.59 *   118.38 r
  data arrival time                                                                              118.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_3__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.30     284.70
  data required time                                                                             284.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.70
  data arrival time                                                                             -118.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.32


  Startpoint: init_mask_in0_seed6_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_17_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_17_/o (d04fyj03wd0c0)                    33.63               72.94      72.94 r
  init_mask_in0_seed6_17 (net)                  2         1.73                          0.00      72.94 r
  init_mask_in0_seed6_reg_18_/si (d04fyj03wd0c0)                   33.63                0.29 *    73.23 r
  data arrival time                                                                               73.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_18_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.43     239.57
  data required time                                                                             239.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.57
  data arrival time                                                                              -73.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.34


  Startpoint: init_mask_in0_seed2_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_33_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_33_/o (d04fyj03ld0b0)                    43.89               67.27      67.27 r
  init_mask_in0_seed2[33] (net)                 2         1.89                          0.00      67.27 r
  init_mask_in0_seed2_reg_34_/si (d04fyj03wd0c0)                   43.89                0.33 *    67.60 r
  data arrival time                                                                               67.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_34_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -216.01     233.99
  data required time                                                                             233.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             233.99
  data arrival time                                                                              -67.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.38


  Startpoint: fifo0/data_mem_reg_15__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_15__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_15__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_15__43_/o (d04fyj03ld0b0)                     98.13              112.69     112.69 r
  fifo0/data_mem_15__43_ (net)                  2         5.86                          0.00     112.69 r
  fifo0/data_mem_reg_15__44_/si (d04fyj03ld0b0)                    98.13                5.63 *   118.32 r
  data arrival time                                                                              118.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_15__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.28     284.72
  data required time                                                                             284.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.72
  data arrival time                                                                             -118.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.40


  Startpoint: fifo1/data_mem_reg_12__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_12__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_12__57_/o (d04fyj03ld0b0)                    150.64              151.49     151.49 r
  fifo1/data_mem[1425] (net)                    2         9.56                          0.00     151.49 r
  fifo1/data_mem_reg_12__58_/si (d04fyj03nd0b0)                   150.64               13.25 *   164.74 r
  data arrival time                                                                              164.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_12__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.81     331.19
  data required time                                                                             331.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.19
  data arrival time                                                                             -164.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.45


  Startpoint: init_mask_alu0_seed5_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_135_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_135_/o (d04fyj03ld0b0)                 103.73              116.92     116.92 r
  init_mask_alu0_seed5_135 (net)                2         6.26                          0.00     116.92 r
  init_mask_alu0_seed5_reg_136_/si (d04fyj03ld0b0)                103.73                0.24 *   117.16 r
  data arrival time                                                                              117.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_136_/clk (d04fyj03ld0b0)                                     0.00     450.00 r
  library setup time                                                                 -166.32     283.68
  data required time                                                                             283.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.68
  data arrival time                                                                             -117.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.52


  Startpoint: fifo1/data_mem_reg_20__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_20__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_20__57_/o (d04fyj03ld0b0)                    150.37              151.29     151.29 r
  fifo1/data_mem[849] (net)                     2         9.54                          0.00     151.29 r
  fifo1/data_mem_reg_20__58_/si (d04fyj03nd0b0)                   150.37               13.39 *   164.68 r
  data arrival time                                                                              164.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_20__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.79     331.21
  data required time                                                                             331.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.21
  data arrival time                                                                             -164.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.52


  Startpoint: init_mask_in0_seed6_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_19_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_19_/o (d04fyj03wd0c0)                    33.50               72.81      72.81 r
  init_mask_in0_seed6_19 (net)                  2         1.71                          0.00      72.81 r
  init_mask_in0_seed6_reg_20_/si (d04fyj03wd0c0)                   33.50                0.30 *    73.11 r
  data arrival time                                                                               73.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_20_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.36     239.64
  data required time                                                                             239.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.64
  data arrival time                                                                              -73.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.53


  Startpoint: fifo2/data_mem_reg_17__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__121_/o (d04fyj03ld0b0)                    98.62              113.07     113.07 r
  fifo2/data_mem[2039] (net)                    2         5.90                          0.00     113.07 r
  fifo2/data_mem_reg_17__122_/si (d04fyj03ld0b0)                   98.62                4.99 *   118.06 r
  data arrival time                                                                              118.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -165.37     284.63
  data required time                                                                             284.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.63
  data arrival time                                                                             -118.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.57


  Startpoint: fifo2/data_mem_reg_4__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__106_/o (d04fyj03ld0b0)                     98.54              113.00     113.00 r
  fifo2/data_mem[3805] (net)                    2         5.89                          0.00     113.00 r
  fifo2/data_mem_reg_4__107_/si (d04fyj03ld0b0)                    98.54                5.06 *   118.06 r
  data arrival time                                                                              118.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.36     284.64
  data required time                                                                             284.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.64
  data arrival time                                                                             -118.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.58


  Startpoint: init_mask_in0_mask_reg_0__40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__40_/clk (d04fyj03nd0b0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__40_/o (d04fyj03nd0b0)                  69.22               80.96      80.96 r
  mask_in[424] (net)                            3         5.95                          0.00      80.96 r
  U20913/a (d04bfn00nnud5)                                         69.22                1.09 *    82.05 r
  U20913/o (d04bfn00nnud5)                                         29.55               46.73     128.77 r
  n21806 (net)                                  3        11.91                          0.00     128.77 r
  init_mask_in0_mask_reg_0__41_/si (d04fyj03ld0c0)                 29.55                2.85 *   131.63 r
  data arrival time                                                                              131.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__41_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -151.76     298.24
  data required time                                                                             298.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             298.24
  data arrival time                                                                             -131.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.62


  Startpoint: fifo2/data_mem_reg_5__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__71_/o (d04fyj03ld0b0)                      46.44               69.55      69.55 r
  fifo2/data_mem[3633] (net)                    2         2.08                          0.00      69.55 r
  fifo2/data_mem_reg_5__72_/si (d04fyj03wd0b0)                     46.44                0.19 *    69.73 r
  data arrival time                                                                               69.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__72_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.59     236.41
  data required time                                                                             236.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.41
  data arrival time                                                                              -69.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.68


  Startpoint: init_mask_in0_seed6_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_104_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_104_/o (d04fyj03wd0b0)                   39.37               73.51      73.51 r
  n22135 (net)                                  1         1.10                          0.00      73.51 r
  init_mask_in0_seed6_reg_105_/si (d04fyj03wd0b0)                  39.37                0.19 *    73.70 r
  data arrival time                                                                               73.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_105_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.62     240.38
  data required time                                                                             240.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.38
  data arrival time                                                                              -73.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.68


  Startpoint: fifo2/data_mem_reg_4__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__76_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__76_/o (d04fyj03ld0b0)                      46.21               69.35      69.35 r
  fifo2/data_mem[3775] (net)                    2         2.06                          0.00      69.35 r
  fifo2/data_mem_reg_4__77_/si (d04fyj03wd0b0)                     46.21                0.42 *    69.77 r
  data arrival time                                                                               69.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__77_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.46     236.54
  data required time                                                                             236.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.54
  data arrival time                                                                              -69.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.77


  Startpoint: fifo0/data_mem_reg_1__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_1__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_1__71_/o (d04fyj03ld0b0)                      98.09              112.66     112.66 r
  fifo0/data_mem_1__71_ (net)                   2         5.86                          0.00     112.66 r
  fifo0/data_mem_reg_2__0_/si (d04fyj03ld0b0)                      98.09                5.28 *   117.94 r
  data arrival time                                                                              117.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_2__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -165.27     284.73
  data required time                                                                             284.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.73
  data arrival time                                                                             -117.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.79


  Startpoint: init_mask_in0_seed4_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_83_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_83_/o (d04fyj03wd0b0)                    39.29               73.43      73.43 r
  n22252 (net)                                  1         1.09                          0.00      73.43 r
  init_mask_in0_seed4_reg_84_/si (d04fyj03wd0b0)                   39.29                0.18 *    73.60 r
  data arrival time                                                                               73.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_84_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.57     240.43
  data required time                                                                             240.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.43
  data arrival time                                                                              -73.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.82


  Startpoint: fifo1/data_mem_reg_25__20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_25__20_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_25__20_/o (d04fyj03ld0b0)                     99.23              113.52     113.52 r
  fifo1/data_mem[452] (net)                     2         5.94                          0.00     113.52 r
  fifo1/data_mem_reg_25__21_/si (d04fyj03ld0b0)                    99.23                4.16 *   117.68 r
  data arrival time                                                                              117.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_25__21_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.48     284.52
  data required time                                                                             284.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.52
  data arrival time                                                                             -117.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.83


  Startpoint: init_mask_in0_seed4_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_84_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_84_/o (d04fyj03wd0b0)                    39.27               73.42      73.42 r
  n22251 (net)                                  1         1.09                          0.00      73.42 r
  init_mask_in0_seed4_reg_85_/si (d04fyj03wd0b0)                   39.27                0.18 *    73.60 r
  data arrival time                                                                               73.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_85_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.57     240.43
  data required time                                                                             240.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.43
  data arrival time                                                                              -73.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.84


  Startpoint: fifo2/data_mem_reg_16__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__83_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__83_/o (d04fyj03ld0b0)                     46.16               69.30      69.30 r
  fifo2/data_mem[2138] (net)                    2         2.06                          0.00      69.30 r
  fifo2/data_mem_reg_16__84_/si (d04fyj03wd0b0)                    46.16                0.43 *    69.73 r
  data arrival time                                                                               69.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__84_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.43     236.57
  data required time                                                                             236.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.57
  data arrival time                                                                              -69.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.84


  Startpoint: init_mask_alu0_seed5_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_87_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_87_/o (d04fyj03ld0b0)                   46.19               69.32      69.32 r
  init_mask_alu0_seed5[87] (net)                2         2.06                          0.00      69.32 r
  init_mask_alu0_seed5_reg_88_/si (d04fyj03wd0b0)                  46.19                0.39 *    69.71 r
  data arrival time                                                                               69.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_88_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.44     236.56
  data required time                                                                             236.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.56
  data arrival time                                                                              -69.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.85


  Startpoint: fifo1/data_mem_reg_0__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_0__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_0__29_/o (d04fyj03ld0b0)                      98.35              112.86     112.86 r
  fifo1/data_mem[2261] (net)                    2         5.88                          0.00     112.86 r
  fifo1/data_mem_reg_0__30_/si (d04fyj03ld0b0)                     98.35                4.96 *   117.82 r
  data arrival time                                                                              117.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_0__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.32     284.68
  data required time                                                                             284.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.68
  data arrival time                                                                             -117.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.86


  Startpoint: init_mask_in0_mask_reg_0__42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__42_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__42_/o (d04fyj03nd0c0)                  45.75               65.26      65.26 r
  mask_in[426] (net)                            3         7.33                          0.00      65.26 r
  U21692/a (d04bfn00wd0c7)                                         45.75                2.00 *    67.26 r
  U21692/o (d04bfn00wd0c7)                                         68.43               98.26     165.52 r
  n21556 (net)                                  3        11.24                          0.00     165.52 r
  init_mask_in0_mask_reg_0__43_/si (d04fyj03nd0c0)                 68.43                2.72 *   168.23 r
  data arrival time                                                                              168.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__43_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.89     335.11
  data required time                                                                             335.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.11
  data arrival time                                                                             -168.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.87


  Startpoint: init_mask_in0_seed4_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_52_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_52_/o (d04fyj03wd0c0)                    33.31               72.61      72.61 r
  init_mask_in0_seed4[52] (net)                 2         1.69                          0.00      72.61 r
  init_mask_in0_seed4_reg_53_/si (d04fyj03wd0c0)                   33.31                0.25 *    72.86 r
  data arrival time                                                                               72.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_53_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.26     239.74
  data required time                                                                             239.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.74
  data arrival time                                                                              -72.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.88


  Startpoint: fifo0/data_mem_reg_29__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_29__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_29__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_29__43_/o (d04fyj03ld0b0)                     97.84              112.47     112.47 r
  fifo0/data_mem_29__43_ (net)                  2         5.84                          0.00     112.47 r
  fifo0/data_mem_reg_29__44_/si (d04fyj03ld0b0)                    97.84                5.42 *   117.89 r
  data arrival time                                                                              117.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_29__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.22     284.78
  data required time                                                                             284.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.78
  data arrival time                                                                             -117.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.89


  Startpoint: fifo2/data_mem_reg_19__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__106_/o (d04fyj03ld0b0)                    98.30              112.82     112.82 r
  fifo2/data_mem[1750] (net)                    2         5.87                          0.00     112.82 r
  fifo2/data_mem_reg_19__107_/si (d04fyj03ld0b0)                   98.30                4.90 *   117.72 r
  data arrival time                                                                              117.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -165.31     284.69
  data required time                                                                             284.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.69
  data arrival time                                                                             -117.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    166.97


  Startpoint: init_mask_in0_seed0_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_36_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_36_/o (d04fyj03ld0b0)                    46.05               69.20      69.20 r
  init_mask_in0_seed0[36] (net)                 2         2.05                          0.00      69.20 r
  init_mask_in0_seed0_reg_37_/si (d04fyj03wd0b0)                   46.05                0.43 *    69.63 r
  data arrival time                                                                               69.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_37_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.36     236.64
  data required time                                                                             236.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.64
  data arrival time                                                                              -69.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.01


  Startpoint: init_mask_in0_seed6_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_18_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_18_/o (d04fyj03wd0c0)                    33.21               72.52      72.52 r
  init_mask_in0_seed6_18 (net)                  2         1.68                          0.00      72.52 r
  init_mask_in0_seed6_reg_19_/si (d04fyj03wd0c0)                   33.21                0.23 *    72.75 r
  data arrival time                                                                               72.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_19_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -210.21     239.79
  data required time                                                                             239.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.79
  data arrival time                                                                              -72.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.04


  Startpoint: init_mask_in0_seed6_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_93_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_93_/o (d04fyj03wd0b0)                    39.11               73.26      73.26 r
  n22146 (net)                                  1         1.08                          0.00      73.26 r
  init_mask_in0_seed6_reg_94_/si (d04fyj03wd0b0)                   39.11                0.18 *    73.44 r
  data arrival time                                                                               73.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_94_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.47     240.53
  data required time                                                                             240.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.53
  data arrival time                                                                              -73.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.09


  Startpoint: fifo2/data_mem_reg_17__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__90_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__90_/o (d04fyj03ld0b0)                     46.14               69.28      69.28 r
  fifo2/data_mem[2008] (net)                    2         2.06                          0.00      69.28 r
  fifo2/data_mem_reg_17__91_/si (d04fyj03wd0b0)                    46.14                0.12 *    69.40 r
  data arrival time                                                                               69.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__91_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.42     236.58
  data required time                                                                             236.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.58
  data arrival time                                                                              -69.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.18


  Startpoint: check_ecc_in1_secded_in0_data_rxc_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_tmp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in1_secded_in0_data_rxc_reg_63_/clk (d04fyj03nd0c0)     0.00                0.00 #     0.00 r
  check_ecc_in1_secded_in0_data_rxc_reg_63_/o (d04fyj03nd0c0)      46.81               66.22      66.22 r
  din_rxc1[63] (net)                            4         7.58                          0.00      66.22 r
  U20600/a (d04bfn00wn0d0)                                         46.81                3.15 *    69.37 r
  U20600/o (d04bfn00wn0d0)                                         81.16              114.14     183.51 r
  n21702 (net)                                  5        14.01                          0.00     183.51 r
  check_ecc_in1_secded_in0_data_tmp_reg_0_/si (d04fyj03yd0b0)      81.16               12.25 *   195.76 r
  data arrival time                                                                              195.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in1_secded_in0_data_tmp_reg_0_/clk (d04fyj03yd0b0)                          0.00     450.00 r
  library setup time                                                                  -86.94     363.06
  data required time                                                                             363.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             363.06
  data arrival time                                                                             -195.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.30


  Startpoint: init_mask_in0_mask_reg_4__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_4__10_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_4__10_/o (d04fyj03nd0c0)                  44.45               64.08      64.08 r
  mask_in[138] (net)                            3         7.03                          0.00      64.08 r
  U14640/a (d04bfn00wn0d0)                                         44.45                1.86 *    65.94 r
  U14640/o (d04bfn00wn0d0)                                         60.73               97.88     163.82 r
  n21571 (net)                                  3        10.00                          0.00     163.82 r
  init_mask_in0_mask_reg_4__11_/si (d04fyj03nd0g0)                 60.73                2.42 *   166.24 r
  data arrival time                                                                              166.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_4__11_/clk (d04fyj03nd0g0)                                     0.00     450.00 r
  library setup time                                                                 -116.44     333.56
  data required time                                                                             333.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             333.56
  data arrival time                                                                             -166.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.32


  Startpoint: fifo2/data_mem_reg_11__63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__63_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__63_/o (d04fyj03ld0b0)                     45.91               69.07      69.07 r
  fifo2/data_mem[2803] (net)                    2         2.04                          0.00      69.07 r
  fifo2/data_mem_reg_11__64_/si (d04fyj03wd0b0)                    45.91                0.28 *    69.35 r
  data arrival time                                                                               69.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__64_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.29     236.71
  data required time                                                                             236.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.71
  data arrival time                                                                              -69.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.35


  Startpoint: init_mask_in0_mask_reg_0__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__50_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__50_/o (d04fyj03nd0c0)                  40.52               60.54      60.54 r
  mask_in[434] (net)                            3         6.10                          0.00      60.54 r
  U20792/a (d04bfn00lnud5)                                         40.52                0.73 *    61.27 r
  U20792/o (d04bfn00lnud5)                                         46.49               62.08     123.35 r
  n22005 (net)                                  3        13.40                          0.00     123.35 r
  init_mask_in0_mask_reg_0__51_/si (d04fyj03ld0c0)                 46.49                0.96 *   124.31 r
  data arrival time                                                                              124.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__51_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -158.28     291.72
  data required time                                                                             291.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             291.72
  data arrival time                                                                             -124.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.41


  Startpoint: fifo2/data_mem_reg_5__83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__83_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__83_/o (d04fyj03ld0b0)                      45.75               68.93      68.93 r
  fifo2/data_mem[3645] (net)                    2         2.03                          0.00      68.93 r
  fifo2/data_mem_reg_5__84_/si (d04fyj03wd0b0)                     45.75                0.41 *    69.34 r
  data arrival time                                                                               69.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__84_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.20     236.80
  data required time                                                                             236.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.80
  data arrival time                                                                              -69.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.46


  Startpoint: fifo0/data_mem_reg_24__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_24__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_24__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_24__25_/o (d04fyj03ld0b0)                     97.66              112.34     112.34 r
  fifo0/data_mem_24__25_ (net)                  2         5.83                          0.00     112.34 r
  fifo0/data_mem_reg_24__26_/si (d04fyj03ld0b0)                    97.66                4.99 *   117.33 r
  data arrival time                                                                              117.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_24__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.19     284.81
  data required time                                                                             284.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.81
  data arrival time                                                                             -117.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.48


  Startpoint: fifo1/data_mem_reg_4__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_4__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_4__29_/o (d04fyj03ld0b0)                      97.56              112.26     112.26 r
  fifo1/data_mem[1973] (net)                    2         5.82                          0.00     112.26 r
  fifo1/data_mem_reg_4__30_/si (d04fyj03ld0b0)                     97.56                5.08 *   117.34 r
  data arrival time                                                                              117.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_4__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.17     284.83
  data required time                                                                             284.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.83
  data arrival time                                                                             -117.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.49


  Startpoint: check_ecc_in0_secded_in0_data_encoded_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_encoded_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in0_secded_in0_data_encoded_reg_6_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_in0_secded_in0_data_encoded_reg_6_/o (d04fyj03nd0b0)    50.63              65.93      65.93 r
  check_ecc_in0_secded_in0_data_encoded_6_ (net)     3     3.96                         0.00      65.93 r
  check_ecc_in0_secded_in0_data_encoded_reg_7_/si (d04fyj03wd0b0)    50.63              0.79 *    66.71 r
  data arrival time                                                                               66.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in0_secded_in0_data_encoded_reg_7_/clk (d04fyj03wd0b0)                      0.00     450.00 r
  library setup time                                                                 -215.78     234.22
  data required time                                                                             234.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.22
  data arrival time                                                                              -66.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.51


  Startpoint: gen_ecc_in1_ecc_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  gen_ecc_in1_ecc_reg_7_/clk (d04fyj03yd0c0)                        0.00                0.00 #     0.00 r
  gen_ecc_in1_ecc_reg_7_/o (d04fyj03yd0c0)                        105.93              103.56     103.56 r
  ecc1[7] (net)                                 2        26.38                          0.00     103.56 r
  init_mask_alu0_mask_reg_0__0_/si (d04fyj03yd0b0)                152.52               88.87 *   192.43 r
  data arrival time                                                                              192.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_0__0_/clk (d04fyj03yd0b0)                                     0.00     450.00 r
  library setup time                                                                  -90.05     359.95
  data required time                                                                             359.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             359.95
  data arrival time                                                                             -192.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.52


  Startpoint: fifo2/data_mem_reg_15__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__136_/clk (d04fyj03ld0c0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__136_/o (d04fyj03ld0c0)                    80.41              104.13     104.13 r
  fifo2/data_mem[2328] (net)                    2        10.04                          0.00     104.13 r
  fifo2/data_mem_reg_16__0_/si (d04fyj03ld0b0)                     81.61               16.10 *   120.23 r
  data arrival time                                                                              120.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -162.20     287.80
  data required time                                                                             287.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.80
  data arrival time                                                                             -120.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.58


  Startpoint: init_mask_in0_seed5_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_33_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_33_/o (d04fyj03ld0b0)                    43.06               66.50      66.50 r
  init_mask_in0_seed5[33] (net)                 2         1.84                          0.00      66.50 r
  init_mask_in0_seed5_reg_34_/si (d04fyj03wd0c0)                   43.06                0.30 *    66.80 r
  data arrival time                                                                               66.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_34_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -215.56     234.44
  data required time                                                                             234.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             234.44
  data arrival time                                                                              -66.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.64


  Startpoint: fifo1/data_mem_reg_11__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_11__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_11__6_/o (d04fyj03ld0b0)                      97.14              111.94     111.94 r
  fifo1/data_mem[1446] (net)                    2         5.79                          0.00     111.94 r
  fifo1/data_mem_reg_11__7_/si (d04fyj03ld0b0)                     97.14                5.30 *   117.24 r
  data arrival time                                                                              117.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_11__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.09     284.91
  data required time                                                                             284.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.91
  data arrival time                                                                             -117.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.66


  Startpoint: fifo2/data_mem_reg_23__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__61_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__61_/o (d04fyj03ld0b0)                     45.57               68.77      68.77 r
  fifo2/data_mem[1157] (net)                    2         2.02                          0.00      68.77 r
  fifo2/data_mem_reg_23__62_/si (d04fyj03wd0b0)                    45.57                0.43 *    69.20 r
  data arrival time                                                                               69.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__62_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.11     236.89
  data required time                                                                             236.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.89
  data arrival time                                                                              -69.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.69


  Startpoint: init_mask_in0_seed2_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_9_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_9_/o (d04fyj03ld0b0)                     45.61               68.80      68.80 r
  init_mask_in0_seed2_9 (net)                   2         2.02                          0.00      68.80 r
  init_mask_in0_seed2_reg_10_/si (d04fyj03wd0b0)                   45.61                0.32 *    69.12 r
  data arrival time                                                                               69.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_10_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.11     236.89
  data required time                                                                             236.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.89
  data arrival time                                                                              -69.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.77


  Startpoint: fifo2/data_mem_reg_25__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__49_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__49_/o (d04fyj03ld0b0)                     45.52               68.73      68.73 r
  fifo2/data_mem[871] (net)                     2         2.01                          0.00      68.73 r
  fifo2/data_mem_reg_25__50_/si (d04fyj03wd0b0)                    45.52                0.42 *    69.15 r
  data arrival time                                                                               69.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__50_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -213.08     236.92
  data required time                                                                             236.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.92
  data arrival time                                                                              -69.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.77


  Startpoint: init_mask_alu0_seed1_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_98_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_98_/o (d04fyj03ld0b0)                   45.53               68.74      68.74 r
  init_mask_alu0_seed1[98] (net)                2         2.01                          0.00      68.74 r
  init_mask_alu0_seed1_reg_99_/si (d04fyj03wd0b0)                  45.53                0.36 *    69.10 r
  data arrival time                                                                               69.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_99_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -213.07     236.93
  data required time                                                                             236.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.93
  data arrival time                                                                              -69.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.83


  Startpoint: init_mask_in0_seed5_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_14_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_14_/o (d04fyj03ld0b0)                    45.48               68.68      68.68 r
  init_mask_in0_seed5_14 (net)                  2         2.01                          0.00      68.68 r
  init_mask_in0_seed5_reg_15_/si (d04fyj03wd0b0)                   45.48                0.42 *    69.10 r
  data arrival time                                                                               69.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_15_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -213.04     236.96
  data required time                                                                             236.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.96
  data arrival time                                                                              -69.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.86


  Startpoint: fifo1/data_mem_reg_3__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_3__29_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_3__29_/o (d04fyj03ld0b0)                      97.26              112.04     112.04 r
  fifo1/data_mem[2045] (net)                    2         5.80                          0.00     112.04 r
  fifo1/data_mem_reg_3__30_/si (d04fyj03ld0b0)                     97.26                4.95 *   116.99 r
  data arrival time                                                                              116.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_3__30_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.12     284.88
  data required time                                                                             284.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.88
  data arrival time                                                                             -116.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.89


  Startpoint: init_mask_in0_seed6_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_16_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_16_/o (d04fyj03wd0c0)                    32.72               72.02      72.02 r
  init_mask_in0_seed6_16 (net)                  2         1.63                          0.00      72.02 r
  init_mask_in0_seed6_reg_17_/si (d04fyj03wd0c0)                   32.72                0.06 *    72.09 r
  data arrival time                                                                               72.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_17_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -209.94     240.06
  data required time                                                                             240.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.06
  data arrival time                                                                              -72.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    167.97


  Startpoint: fifo2/data_mem_reg_6__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__87_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__87_/o (d04fyj03ld0b0)                      45.40               68.62      68.62 r
  fifo2/data_mem[3512] (net)                    2         2.00                          0.00      68.62 r
  fifo2/data_mem_reg_6__88_/si (d04fyj03wd0b0)                     45.40                0.36 *    68.98 r
  data arrival time                                                                               68.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__88_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -213.01     236.99
  data required time                                                                             236.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.99
  data arrival time                                                                              -68.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.01


  Startpoint: init_mask_alu0_seed7_reg_232_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_232_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_232_/o (d04fyj03wd0b0)                  38.49               72.65      72.65 r
  n22337 (net)                                  1         1.05                          0.00      72.65 r
  init_mask_alu0_seed7_reg_233_/si (d04fyj03wd0b0)                 38.49                0.18 *    72.83 r
  data arrival time                                                                               72.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_233_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.13     240.87
  data required time                                                                             240.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.87
  data arrival time                                                                              -72.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.04


  Startpoint: fifo1/data_mem_reg_17__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_17__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_17__57_/o (d04fyj03ld0b0)                    148.73              150.11     150.11 r
  fifo1/data_mem[1065] (net)                    2         9.43                          0.00     150.11 r
  fifo1/data_mem_reg_17__58_/si (d04fyj03nd0b0)                   148.73               13.08 *   163.19 r
  data arrival time                                                                              163.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_17__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.70     331.30
  data required time                                                                             331.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.30
  data arrival time                                                                             -163.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.11


  Startpoint: fifo1/data_mem_reg_13__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_13__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_13__57_/o (d04fyj03ld0b0)                    148.78              150.14     150.14 r
  fifo1/data_mem[1353] (net)                    2         9.43                          0.00     150.14 r
  fifo1/data_mem_reg_13__58_/si (d04fyj03nd0b0)                   148.78               13.03 *   163.17 r
  data arrival time                                                                              163.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_13__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.70     331.30
  data required time                                                                             331.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.30
  data arrival time                                                                             -163.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.13


  Startpoint: init_mask_in0_seed1_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_57_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_57_/o (d04fyj03ld0b0)                    45.33               68.56      68.56 r
  init_mask_in0_seed1[57] (net)                 2         2.00                          0.00      68.56 r
  init_mask_in0_seed1_reg_58_/si (d04fyj03wd0b0)                   45.33                0.34 *    68.90 r
  data arrival time                                                                               68.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_58_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.97     237.03
  data required time                                                                             237.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.03
  data arrival time                                                                              -68.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.13


  Startpoint: init_mask_in0_mask_reg_3__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__61_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__61_/o (d04fyj03ld0c0)                  92.22              113.76     113.76 r
  mask_in[253] (net)                            5        11.97                          0.00     113.76 r
  init_mask_in0_mask_reg_3__62_/si (d04fyj03ld0c0)                 92.22                0.17 *   113.93 r
  data arrival time                                                                              113.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__62_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -167.92     282.08
  data required time                                                                             282.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.08
  data arrival time                                                                             -113.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.15


  Startpoint: init_mask_in0_mask_reg_6__48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_6__49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_6__48_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_6__48_/o (d04fyj03nd0c0)                  43.21               62.96      62.96 r
  mask_in[48] (net)                             3         6.73                          0.00      62.96 r
  U12760/a (d04bfn00wd0c7)                                         43.21                0.23 *    63.20 r
  U12760/o (d04bfn00wd0c7)                                         72.91              100.08     163.28 r
  n23590 (net)                                  3        12.06                          0.00     163.28 r
  init_mask_in0_mask_reg_6__49_/si (d04fyj03nd0c0)                 72.91                3.21 *   166.49 r
  data arrival time                                                                              166.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_6__49_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -115.33     334.67
  data required time                                                                             334.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             334.67
  data arrival time                                                                             -166.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.18


  Startpoint: fifo2/data_mem_reg_0__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__91_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__91_/o (d04fyj03wd0b0)                      86.29              116.54     116.54 r
  fifo2/data_mem[4338] (net)                    2         3.90                          0.00     116.54 r
  fifo2/data_mem_reg_0__92_/si (d04fyj03ld0b0)                     86.29                2.16 *   118.71 r
  data arrival time                                                                              118.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__92_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.07     286.93
  data required time                                                                             286.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.93
  data arrival time                                                                             -118.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.22


  Startpoint: fifo1/data_mem_reg_10__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_10__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_10__36_/o (d04fyj03ld0b0)                     97.00              111.84     111.84 r
  fifo1/data_mem[1548] (net)                    2         5.78                          0.00     111.84 r
  fifo1/data_mem_reg_10__37_/si (d04fyj03ld0b0)                    97.00                4.87 *   116.71 r
  data arrival time                                                                              116.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_10__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.07     284.93
  data required time                                                                             284.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.93
  data arrival time                                                                             -116.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.23


  Startpoint: init_mask_in0_seed6_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_73_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_73_/o (d04fyj03wd0b0)                    38.38               72.54      72.54 r
  n22166 (net)                                  1         1.05                          0.00      72.54 r
  init_mask_in0_seed6_reg_74_/si (d04fyj03wd0b0)                   38.38                0.15 *    72.70 r
  data arrival time                                                                               72.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_74_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.07     240.93
  data required time                                                                             240.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.93
  data arrival time                                                                              -72.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.24


  Startpoint: init_mask_in0_mask_reg_2__55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__55_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__55_/o (d04fyj03nd0c0)                  41.32               61.25      61.25 r
  mask_in[311] (net)                            3         6.29                          0.00      61.25 r
  U11706/a (d04bfn00wd0c7)                                         41.32                1.33 *    62.58 r
  U11706/o (d04bfn00wd0c7)                                         75.46              100.86     163.44 r
  n21569 (net)                                  3        12.53                          0.00     163.44 r
  init_mask_in0_mask_reg_2__56_/si (d04fyj03nd0c0)                 75.46                2.72 *   166.16 r
  data arrival time                                                                              166.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__56_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -115.58     334.42
  data required time                                                                             334.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             334.42
  data arrival time                                                                             -166.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.25


  Startpoint: init_mask_in0_seed4_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_50_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_50_/o (d04fyj03wd0c0)                    32.47               71.76      71.76 r
  init_mask_in0_seed4[50] (net)                 2         1.60                          0.00      71.76 r
  init_mask_in0_seed4_reg_51_/si (d04fyj03wd0c0)                   32.47                0.19 *    71.95 r
  data arrival time                                                                               71.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_51_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -209.80     240.20
  data required time                                                                             240.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.20
  data arrival time                                                                              -71.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.25


  Startpoint: fifo1/data_mem_reg_9__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__57_/o (d04fyj03ld0b0)                     148.65              150.04     150.04 r
  fifo1/data_mem[1641] (net)                    2         9.42                          0.00     150.04 r
  fifo1/data_mem_reg_9__58_/si (d04fyj03nd0b0)                    148.65               12.98 *   163.02 r
  data arrival time                                                                              163.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_9__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.70     331.30
  data required time                                                                             331.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.30
  data arrival time                                                                             -163.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.28


  Startpoint: init_mask_in0_seed6_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_90_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_90_/o (d04fyj03wd0b0)                    38.32               72.48      72.48 r
  n22149 (net)                                  1         1.04                          0.00      72.48 r
  init_mask_in0_seed6_reg_91_/si (d04fyj03wd0b0)                   38.32                0.16 *    72.64 r
  data arrival time                                                                               72.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_91_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.03     240.97
  data required time                                                                             240.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.97
  data arrival time                                                                              -72.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.32


  Startpoint: fifo2/data_mem_reg_2__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__106_/o (d04fyj03ld0b0)                     96.93              111.79     111.79 r
  fifo2/data_mem[4079] (net)                    2         5.77                          0.00     111.79 r
  fifo2/data_mem_reg_2__107_/si (d04fyj03ld0b0)                    96.93                4.83 *   116.62 r
  data arrival time                                                                              116.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.06     284.94
  data required time                                                                             284.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.94
  data arrival time                                                                             -116.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.33


  Startpoint: init_mask_in0_mask_reg_5__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_5__36_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_5__36_/o (d04fyj03ld0c0)                  49.55               76.66      76.66 r
  mask_in[100] (net)                            3         5.00                          0.00      76.66 r
  U20525/a (d04bfn00wn0d0)                                         49.55                0.27 *    76.93 r
  U20525/o (d04bfn00wn0d0)                                         47.49               91.02     167.95 r
  n21803 (net)                                  3         7.36                          0.00     167.95 r
  init_mask_in0_mask_reg_5__37_/si (d04fyj03nd0c0)                 47.49                1.26 *   169.21 r
  data arrival time                                                                              169.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_5__37_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -112.43     337.57
  data required time                                                                             337.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             337.57
  data arrival time                                                                             -169.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.36


  Startpoint: init_mask_alu0_seed1_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_114_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_114_/o (d04fyj03ld0b0)                  45.12               68.37      68.37 r
  init_mask_alu0_seed1[114] (net)               2         1.98                          0.00      68.37 r
  init_mask_alu0_seed1_reg_115_/si (d04fyj03wd0b0)                 45.12                0.37 *    68.74 r
  data arrival time                                                                               68.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_115_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.83     237.17
  data required time                                                                             237.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.17
  data arrival time                                                                              -68.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.42


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/clk (d04fyj03ld0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/o (d04fyj03ld0c0)    94.76             115.84     115.84 r
  check_ecc_alu0/data_rxc[113] (net)            2        12.39                          0.00     115.84 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/si (d04fyj03ld0b0)    94.76              1.07 *   116.91 r
  data arrival time                                                                              116.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/clk (d04fyj03ld0b0)                      0.00     450.00 r
  library setup time                                                                 -164.65     285.35
  data required time                                                                             285.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.35
  data arrival time                                                                             -116.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.44


  Startpoint: init_mask_in0_mask_reg_5__16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_5__16_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_5__16_/o (d04fyj03nd0c0)                  50.77               69.80      69.80 r
  mask_in[80] (net)                             3         8.51                          0.00      69.80 r
  U20779/a (d04bfn00wn0d0)                                         50.77                2.16 *    71.95 r
  U20779/o (d04bfn00wn0d0)                                         50.47               93.86     165.82 r
  n21881 (net)                                  3         7.95                          0.00     165.82 r
  init_mask_in0_mask_reg_5__17_/si (d04fyj03nd0c0)                 50.47                2.52 *   168.34 r
  data arrival time                                                                              168.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_5__17_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.13     336.87
  data required time                                                                             336.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.87
  data arrival time                                                                             -168.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.53


  Startpoint: fifo0/data_mem_reg_10__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_10__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_10__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_10__25_/o (d04fyj03ld0b0)                     96.31              111.31     111.31 r
  fifo0/data_mem_10__25_ (net)                  2         5.73                          0.00     111.31 r
  fifo0/data_mem_reg_10__26_/si (d04fyj03ld0b0)                    96.31                5.16 *   116.48 r
  data arrival time                                                                              116.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_10__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.94     285.06
  data required time                                                                             285.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.06
  data arrival time                                                                             -116.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.58


  Startpoint: fifo2/data_mem_reg_16__61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__61_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__61_/o (d04fyj03ld0b0)                     45.00               68.27      68.27 r
  fifo2/data_mem[2116] (net)                    2         1.98                          0.00      68.27 r
  fifo2/data_mem_reg_16__62_/si (d04fyj03wd0b0)                    45.00                0.32 *    68.59 r
  data arrival time                                                                               68.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__62_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.79     237.21
  data required time                                                                             237.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.21
  data arrival time                                                                              -68.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.62


  Startpoint: fifo2/data_mem_reg_24__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__71_/o (d04fyj03ld0b0)                     45.12               68.37      68.37 r
  fifo2/data_mem[1030] (net)                    2         1.98                          0.00      68.37 r
  fifo2/data_mem_reg_24__72_/si (d04fyj03wd0b0)                    45.12                0.15 *    68.52 r
  data arrival time                                                                               68.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.86     237.14
  data required time                                                                             237.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.14
  data arrival time                                                                              -68.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.62


  Startpoint: init_mask_alu0_seed6_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_86_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_86_/o (d04fyj03ld0b0)                   44.87               68.14      68.14 r
  init_mask_alu0_seed6[86] (net)                2         1.97                          0.00      68.14 r
  init_mask_alu0_seed6_reg_87_/si (d04fyj03wd0b0)                  44.87                0.44 *    68.58 r
  data arrival time                                                                               68.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_87_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.69     237.31
  data required time                                                                             237.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.31
  data arrival time                                                                              -68.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.73


  Startpoint: fifo2/data_mem_reg_5__56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__56_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__56_/o (d04fyj03ld0b0)                      44.84               68.13      68.13 r
  fifo2/data_mem[3618] (net)                    2         1.96                          0.00      68.13 r
  fifo2/data_mem_reg_5__57_/si (d04fyj03wd0b0)                     44.84                0.44 *    68.57 r
  data arrival time                                                                               68.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__57_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.70     237.30
  data required time                                                                             237.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.30
  data arrival time                                                                              -68.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.73


  Startpoint: init_mask_in0_seed4_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_82_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_82_/o (d04fyj03wd0b0)                    38.06               72.23      72.23 r
  n22253 (net)                                  1         1.03                          0.00      72.23 r
  init_mask_in0_seed4_reg_83_/si (d04fyj03wd0b0)                   38.06                0.15 *    72.37 r
  data arrival time                                                                               72.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_83_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -208.89     241.11
  data required time                                                                             241.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.11
  data arrival time                                                                              -72.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.74


  Startpoint: init_mask_in0_mask_reg_2__53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__53_/clk (d04fyj03nd0g0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__53_/o (d04fyj03nd0g0)                  31.25               62.77      62.77 r
  mask_in[309] (net)                            3         7.49                          0.00      62.77 r
  U21500/a (d04bfn00wd0c7)                                         31.25                4.44 *    67.21 r
  U21500/o (d04bfn00wd0c7)                                         74.16               94.25     161.46 r
  n22013 (net)                                  3        12.31                          0.00     161.46 r
  init_mask_in0_mask_reg_2__54_/si (d04fyj03nd0c0)                 74.16                4.32 *   165.78 r
  data arrival time                                                                              165.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__54_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -115.46     334.54
  data required time                                                                             334.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             334.54
  data arrival time                                                                             -165.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.77


  Startpoint: init_mask_alu0_seed6_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_91_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_91_/o (d04fyj03ld0b0)                   44.96               68.22      68.22 r
  init_mask_alu0_seed6[91] (net)                2         1.97                          0.00      68.22 r
  init_mask_alu0_seed6_reg_92_/si (d04fyj03wd0b0)                  44.96                0.26 *    68.48 r
  data arrival time                                                                               68.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_92_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.75     237.25
  data required time                                                                             237.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.25
  data arrival time                                                                              -68.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.77


  Startpoint: init_mask_alu0_seed7_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_140_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_140_/o (d04fyj03wd0b0)                  38.02               72.19      72.19 r
  n22431 (net)                                  1         1.03                          0.00      72.19 r
  init_mask_alu0_seed7_reg_141_/si (d04fyj03wd0b0)                 38.02                0.16 *    72.35 r
  data arrival time                                                                               72.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_141_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -208.86     241.14
  data required time                                                                             241.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.14
  data arrival time                                                                              -72.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.78


  Startpoint: init_mask_alu0_seed7_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_64_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_64_/o (d04fyj03ld0b0)                   44.78               68.07      68.07 r
  init_mask_alu0_seed7[64] (net)                2         1.96                          0.00      68.07 r
  init_mask_alu0_seed7_reg_65_/si (d04fyj03wd0b0)                  44.78                0.40 *    68.46 r
  data arrival time                                                                               68.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_65_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.65     237.35
  data required time                                                                             237.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.35
  data arrival time                                                                              -68.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.89


  Startpoint: fifo2/data_mem_reg_27__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__106_/o (d04fyj03ld0b0)                    96.41              111.39     111.39 r
  fifo2/data_mem[654] (net)                     2         5.74                          0.00     111.39 r
  fifo2/data_mem_reg_27__107_/si (d04fyj03ld0b0)                   96.41                4.76 *   116.14 r
  data arrival time                                                                              116.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.96     285.04
  data required time                                                                             285.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.04
  data arrival time                                                                             -116.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.90


  Startpoint: fifo0/data_mem_reg_0__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_0__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_0__71_/o (d04fyj03ld0b0)                      96.00              111.08     111.08 r
  fifo0/data_mem_0__71_ (net)                   2         5.71                          0.00     111.08 r
  fifo0/data_mem_reg_1__0_/si (d04fyj03ld0b0)                      96.00                5.07 *   116.14 r
  data arrival time                                                                              116.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_1__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.88     285.12
  data required time                                                                             285.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.12
  data arrival time                                                                             -116.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    168.98


  Startpoint: fifo1/data_mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_0__19_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_0__19_/o (d04fyj03ld0b0)                      97.15              111.95     111.95 r
  fifo1/data_mem[2251] (net)                    2         5.79                          0.00     111.95 r
  fifo1/data_mem_reg_0__20_/si (d04fyj03ld0b0)                     97.15                3.95 *   115.90 r
  data arrival time                                                                              115.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_0__20_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -165.10     284.90
  data required time                                                                             284.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.90
  data arrival time                                                                             -115.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.01


  Startpoint: init_mask_alu0_seed7_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_6_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_6_/o (d04fyj03ld0b0)                    44.66               67.96      67.96 r
  init_mask_alu0_seed7_6 (net)                  2         1.95                          0.00      67.96 r
  init_mask_alu0_seed7_reg_7_/si (d04fyj03wd0b0)                   44.66                0.42 *    68.38 r
  data arrival time                                                                               68.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_7_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.58     237.42
  data required time                                                                             237.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.42
  data arrival time                                                                              -68.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.04


  Startpoint: fifo2/data_mem_reg_22__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__75_/o (d04fyj03ld0b0)                     44.70               68.00      68.00 r
  fifo2/data_mem[1308] (net)                    2         1.95                          0.00      68.00 r
  fifo2/data_mem_reg_22__76_/si (d04fyj03wd0b0)                    44.70                0.32 *    68.32 r
  data arrival time                                                                               68.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.63     237.37
  data required time                                                                             237.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.37
  data arrival time                                                                              -68.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.05


  Startpoint: init_mask_alu0_seed5_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_29_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_29_/o (d04fyj03ld0b0)                   44.62               67.92      67.92 r
  init_mask_alu0_seed5_29 (net)                 2         1.95                          0.00      67.92 r
  init_mask_alu0_seed5_reg_30_/si (d04fyj03wd0b0)                  44.62                0.42 *    68.34 r
  data arrival time                                                                               68.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_30_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.56     237.44
  data required time                                                                             237.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.44
  data arrival time                                                                              -68.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.10


  Startpoint: fifo2/data_mem_reg_19__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__76_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__76_/o (d04fyj03ld0b0)                     44.69               68.00      68.00 r
  fifo2/data_mem[1720] (net)                    2         1.95                          0.00      68.00 r
  fifo2/data_mem_reg_19__77_/si (d04fyj03wd0b0)                    44.69                0.27 *    68.27 r
  data arrival time                                                                               68.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__77_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.62     237.38
  data required time                                                                             237.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.38
  data arrival time                                                                              -68.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.11


  Startpoint: fifo2/data_mem_reg_26__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__75_/o (d04fyj03ld0b0)                     44.62               67.93      67.93 r
  fifo2/data_mem[760] (net)                     2         1.95                          0.00      67.93 r
  fifo2/data_mem_reg_26__76_/si (d04fyj03wd0b0)                    44.62                0.29 *    68.22 r
  data arrival time                                                                               68.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.58     237.42
  data required time                                                                             237.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.42
  data arrival time                                                                              -68.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.20


  Startpoint: fifo0/data_mem_reg_14__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_14__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_14__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_14__43_/o (d04fyj03ld0b0)                     95.51              110.71     110.71 r
  fifo0/data_mem_14__43_ (net)                  2         5.67                          0.00     110.71 r
  fifo0/data_mem_reg_14__44_/si (d04fyj03ld0b0)                    95.51                5.27 *   115.98 r
  data arrival time                                                                              115.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_14__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.79     285.21
  data required time                                                                             285.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.21
  data arrival time                                                                             -115.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.23


  Startpoint: init_mask_in0_seed6_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_76_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_76_/o (d04fyj03wd0b0)                    37.71               71.89      71.89 r
  n22163 (net)                                  1         1.01                          0.00      71.89 r
  init_mask_in0_seed6_reg_77_/si (d04fyj03wd0b0)                   37.71                0.15 *    72.03 r
  data arrival time                                                                               72.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_77_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -208.69     241.31
  data required time                                                                             241.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.31
  data arrival time                                                                              -72.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.27


  Startpoint: fifo2/data_mem_reg_21__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__43_/o (d04fyj03ld0b0)                     44.54               67.86      67.86 r
  fifo2/data_mem[1413] (net)                    2         1.94                          0.00      67.86 r
  fifo2/data_mem_reg_21__44_/si (d04fyj03wd0b0)                    44.54                0.33 *    68.18 r
  data arrival time                                                                               68.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__44_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.53     237.47
  data required time                                                                             237.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.47
  data arrival time                                                                              -68.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.29


  Startpoint: fifo1/data_mem_reg_5__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__57_/o (d04fyj03ld0b0)                     147.59              149.28     149.28 r
  fifo1/data_mem[1929] (net)                    2         9.35                          0.00     149.28 r
  fifo1/data_mem_reg_5__58_/si (d04fyj03nd0b0)                    147.59               12.79 *   162.07 r
  data arrival time                                                                              162.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.64     331.36
  data required time                                                                             331.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.36
  data arrival time                                                                             -162.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.29


  Startpoint: init_mask_in0_seed4_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_92_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_92_/o (d04fyj03wd0b0)                    37.68               71.86      71.86 r
  n22243 (net)                                  1         1.01                          0.00      71.86 r
  init_mask_in0_seed4_reg_93_/si (d04fyj03wd0b0)                   37.68                0.15 *    72.01 r
  data arrival time                                                                               72.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_93_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -208.68     241.32
  data required time                                                                             241.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.32
  data arrival time                                                                              -72.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.31


  Startpoint: fifo2/data_mem_reg_6__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__106_/o (d04fyj03ld0b0)                     96.08              111.14     111.14 r
  fifo2/data_mem[3531] (net)                    2         5.71                          0.00     111.14 r
  fifo2/data_mem_reg_6__107_/si (d04fyj03ld0b0)                    96.08                4.60 *   115.75 r
  data arrival time                                                                              115.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.90     285.10
  data required time                                                                             285.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.10
  data arrival time                                                                             -115.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.36


  Startpoint: init_mask_alu0_seed1_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_42_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_42_/o (d04fyj03ld0b0)                   44.47               67.79      67.79 r
  init_mask_alu0_seed1_42 (net)                 2         1.94                          0.00      67.79 r
  init_mask_alu0_seed1_reg_43_/si (d04fyj03wd0b0)                  44.47                0.34 *    68.13 r
  data arrival time                                                                               68.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_43_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.47     237.53
  data required time                                                                             237.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.53
  data arrival time                                                                              -68.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.40


  Startpoint: fifo2/data_mem_reg_27__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__98_/o (d04fyj03ld0b0)                     44.41               67.75      67.75 r
  fifo2/data_mem[646] (net)                     2         1.93                          0.00      67.75 r
  fifo2/data_mem_reg_27__99_/si (d04fyj03wd0b0)                    44.41                0.38 *    68.12 r
  data arrival time                                                                               68.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.47     237.53
  data required time                                                                             237.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.53
  data arrival time                                                                              -68.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.41


  Startpoint: fifo2/data_mem_reg_15__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__67_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__67_/o (d04fyj03ld0b0)                     44.38               67.72      67.72 r
  fifo2/data_mem[2259] (net)                    2         1.93                          0.00      67.72 r
  fifo2/data_mem_reg_15__68_/si (d04fyj03wd0b0)                    44.38                0.41 *    68.13 r
  data arrival time                                                                               68.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.45     237.55
  data required time                                                                             237.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.55
  data arrival time                                                                              -68.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.42


  Startpoint: fifo2/data_mem_reg_18__30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_18__30_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_18__30_/o (d04fyj03ld0b0)                     44.39               67.73      67.73 r
  fifo2/data_mem[1811] (net)                    2         1.93                          0.00      67.73 r
  fifo2/data_mem_reg_18__31_/si (d04fyj03wd0b0)                    44.39                0.36 *    68.09 r
  data arrival time                                                                               68.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__31_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.45     237.55
  data required time                                                                             237.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.55
  data arrival time                                                                              -68.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.46


  Startpoint: init_mask_in0_seed0_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_70_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_70_/o (d04fyj03ld0b0)                    41.92               65.43      65.43 r
  init_mask_in0_seed0_70 (net)                  2         1.76                          0.00      65.43 r
  init_mask_in0_seed0_reg_71_/si (d04fyj03wd0c0)                   41.92                0.12 *    65.55 r
  data arrival time                                                                               65.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_71_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -214.95     235.05
  data required time                                                                             235.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.05
  data arrival time                                                                              -65.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.50


  Startpoint: init_mask_alu0_seed0_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_72_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_72_/o (d04fyj03ld0b0)                   44.39               67.72      67.72 r
  init_mask_alu0_seed0[72] (net)                2         1.93                          0.00      67.72 r
  init_mask_alu0_seed0_reg_73_/si (d04fyj03wd0b0)                  44.39                0.35 *    68.07 r
  data arrival time                                                                               68.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_73_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.42     237.58
  data required time                                                                             237.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.58
  data arrival time                                                                              -68.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.51


  Startpoint: init_mask_alu0_seed2_reg_135_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_135_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_135_/o (d04fyj03ld0b0)                  44.39               67.72      67.72 r
  init_mask_alu0_seed2_135 (net)                2         1.93                          0.00      67.72 r
  init_mask_alu0_seed2_reg_136_/si (d04fyj03wd0b0)                 44.39                0.31 *    68.03 r
  data arrival time                                                                               68.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_136_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.43     237.57
  data required time                                                                             237.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.57
  data arrival time                                                                              -68.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.54


  Startpoint: init_mask_alu0_seed7_reg_240_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_240_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_240_/o (d04fyj03wd0b0)                  37.52               71.70      71.70 r
  n22329 (net)                                  1         1.00                          0.00      71.70 r
  init_mask_alu0_seed7_reg_241_/si (d04fyj03wd0b0)                 37.52                0.15 *    71.85 r
  data arrival time                                                                               71.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_241_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -208.59     241.41
  data required time                                                                             241.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.41
  data arrival time                                                                              -71.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.56


  Startpoint: init_mask_in0_seed3_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_79_/clk (d04fyj03ld0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_79_/o (d04fyj03ld0c0)                    79.01              102.98     102.98 r
  n22272 (net)                                  1         9.81                          0.00     102.98 r
  init_mask_in0_seed4_reg_0_/si (d04fyj03ld0b0)                    80.13               15.54 *   118.51 r
  data arrival time                                                                              118.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_0_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -161.92     288.08
  data required time                                                                             288.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.08
  data arrival time                                                                             -118.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.57


  Startpoint: init_mask_in0_seed4_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_51_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_51_/o (d04fyj03wd0c0)                    31.62               70.91      70.91 r
  init_mask_in0_seed4[51] (net)                 2         1.51                          0.00      70.91 r
  init_mask_in0_seed4_reg_52_/si (d04fyj03wd0c0)                   31.62                0.14 *    71.05 r
  data arrival time                                                                               71.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_52_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -209.34     240.66
  data required time                                                                             240.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.66
  data arrival time                                                                              -71.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.61


  Startpoint: init_mask_alu0_seed3_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_62_/clk (d04fyj03wd0c0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_62_/o (d04fyj03wd0c0)                   31.62               70.90      70.90 r
  init_mask_alu0_seed3_62 (net)                 2         1.51                          0.00      70.90 r
  init_mask_alu0_seed3_reg_63_/si (d04fyj03wd0c0)                  31.62                0.14 *    71.04 r
  data arrival time                                                                               71.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_63_/clk (d04fyj03wd0c0)                                      0.00     450.00 r
  library setup time                                                                 -209.34     240.66
  data required time                                                                             240.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.66
  data arrival time                                                                              -71.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.62


  Startpoint: init_mask_alu0_seed5_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_95_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_95_/o (d04fyj03ld0b0)                   44.31               67.66      67.66 r
  init_mask_alu0_seed5[95] (net)                2         1.92                          0.00      67.66 r
  init_mask_alu0_seed5_reg_96_/si (d04fyj03wd0b0)                  44.31                0.25 *    67.91 r
  data arrival time                                                                               67.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_96_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.38     237.62
  data required time                                                                             237.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.62
  data arrival time                                                                              -67.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.71


  Startpoint: init_mask_in0_seed0_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_58_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_58_/o (d04fyj03ld0b0)                    44.26               67.61      67.61 r
  init_mask_in0_seed0[58] (net)                 2         1.92                          0.00      67.61 r
  init_mask_in0_seed0_reg_59_/si (d04fyj03wd0b0)                   44.26                0.28 *    67.90 r
  data arrival time                                                                               67.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_59_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.36     237.64
  data required time                                                                             237.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.64
  data arrival time                                                                              -67.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.75


  Startpoint: init_mask_in0_seed5_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_96_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_96_/o (d04fyj03ld0b0)                   144.48              147.01     147.01 r
  n22207 (net)                                  1         9.14                          0.00     147.01 r
  init_mask_in0_seed5_reg_97_/si (d04fyj03nd0b0)                  144.48               14.77 *   161.78 r
  data arrival time                                                                              161.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_97_/clk (d04fyj03nd0b0)                                       0.00     450.00 r
  library setup time                                                                 -118.47     331.53
  data required time                                                                             331.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.53
  data arrival time                                                                             -161.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.75


  Startpoint: init_mask_in0_mask_reg_2__44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__44_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__44_/o (d04fyj03nd0c0)                  50.19               69.27      69.27 r
  mask_in[300] (net)                            4         8.37                          0.00      69.27 r
  U17352/a (d04bfn00nnub5)                                         50.19                0.97 *    70.23 r
  U17352/o (d04bfn00nnub5)                                         40.38               52.77     123.01 r
  n21065 (net)                                  2         8.13                          0.00     123.01 r
  init_mask_in0_mask_reg_2__45_/si (d04fyj03ld0c0)                 40.38                1.29 *   124.30 r
  data arrival time                                                                              124.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__45_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -155.93     294.07
  data required time                                                                             294.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             294.07
  data arrival time                                                                             -124.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.77


  Startpoint: fifo2/data_mem_reg_3__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_3__50_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_3__50_/o (d04fyj03ld0b0)                      44.14               67.50      67.50 r
  fifo2/data_mem[3886] (net)                    2         1.91                          0.00      67.50 r
  fifo2/data_mem_reg_3__51_/si (d04fyj03wd0b0)                     44.14                0.35 *    67.86 r
  data arrival time                                                                               67.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_3__51_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.31     237.69
  data required time                                                                             237.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.69
  data arrival time                                                                              -67.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.83


  Startpoint: fifo2/data_mem_reg_20__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__106_/o (d04fyj03ld0b0)                    95.57              110.76     110.76 r
  fifo2/data_mem[1613] (net)                    2         5.68                          0.00     110.76 r
  fifo2/data_mem_reg_20__107_/si (d04fyj03ld0b0)                   95.57                4.60 *   115.36 r
  data arrival time                                                                              115.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.80     285.20
  data required time                                                                             285.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.20
  data arrival time                                                                             -115.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.84


  Startpoint: init_mask_in0_seed0_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_62_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_62_/o (d04fyj03ld0b0)                    44.12               67.49      67.49 r
  init_mask_in0_seed0[62] (net)                 2         1.91                          0.00      67.49 r
  init_mask_in0_seed0_reg_63_/si (d04fyj03wd0b0)                   44.12                0.37 *    67.85 r
  data arrival time                                                                               67.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_63_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -212.28     237.72
  data required time                                                                             237.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.72
  data arrival time                                                                              -67.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.87


  Startpoint: init_mask_alu0_seed2_reg_131_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_132_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_131_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_131_/o (d04fyj03ld0b0)                  44.13               67.49      67.49 r
  init_mask_alu0_seed2_131 (net)                2         1.91                          0.00      67.49 r
  init_mask_alu0_seed2_reg_132_/si (d04fyj03wd0b0)                 44.13                0.29 *    67.78 r
  data arrival time                                                                               67.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_132_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.28     237.72
  data required time                                                                             237.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.72
  data arrival time                                                                              -67.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.94


  Startpoint: fifo1/data_mem_reg_6__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_6__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_6__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_6__57_/o (d04fyj03ld0b0)                     147.01              148.86     148.86 r
  fifo1/data_mem[1857] (net)                    2         9.31                          0.00     148.86 r
  fifo1/data_mem_reg_6__58_/si (d04fyj03nd0b0)                    147.01               12.58 *   161.44 r
  data arrival time                                                                              161.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_6__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.61     331.39
  data required time                                                                             331.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.39
  data arrival time                                                                             -161.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.95


  Startpoint: fifo2/data_mem_reg_19__80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__80_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__80_/o (d04fyj03ld0b0)                     44.06               67.43      67.43 r
  fifo2/data_mem[1724] (net)                    2         1.91                          0.00      67.43 r
  fifo2/data_mem_reg_19__81_/si (d04fyj03wd0b0)                    44.06                0.32 *    67.75 r
  data arrival time                                                                               67.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__81_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.27     237.73
  data required time                                                                             237.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.73
  data arrival time                                                                              -67.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.98


  Startpoint: fifo2/data_mem_reg_19__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__67_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__67_/o (d04fyj03ld0b0)                     44.07               67.44      67.44 r
  fifo2/data_mem[1711] (net)                    2         1.91                          0.00      67.44 r
  fifo2/data_mem_reg_19__68_/si (d04fyj03wd0b0)                    44.07                0.30 *    67.74 r
  data arrival time                                                                               67.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.27     237.73
  data required time                                                                             237.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.73
  data arrival time                                                                              -67.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    169.99


  Startpoint: fifo0/data_mem_reg_13__32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_13__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_13__32_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_13__32_/o (d04fyj03wd0b0)                     84.68              115.19     115.19 r
  fifo0/data_mem_13__32_ (net)                  2         3.80                          0.00     115.19 r
  fifo0/data_mem_reg_13__33_/si (d04fyj03ld0b0)                    84.68                2.04 *   117.23 r
  data arrival time                                                                              117.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_13__33_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -162.77     287.23
  data required time                                                                             287.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.23
  data arrival time                                                                             -117.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.00


  Startpoint: fifo2/data_mem_reg_25__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__98_/o (d04fyj03ld0b0)                     44.11               67.48      67.48 r
  fifo2/data_mem[920] (net)                     2         1.91                          0.00      67.48 r
  fifo2/data_mem_reg_25__99_/si (d04fyj03wd0b0)                    44.11                0.22 *    67.69 r
  data arrival time                                                                               67.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.30     237.70
  data required time                                                                             237.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.70
  data arrival time                                                                              -67.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.01


  Startpoint: init_mask_in0_mask_reg_3__56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__56_/clk (d04fyj63yd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__56_/o (d04fyj63yd0c0)                  26.30               48.26      48.26 r
  mask_in[248] (net)                            2         2.71                          0.00      48.26 r
  U17353/a (d04bfn00nnub5)                                         26.30                0.59 *    48.85 r
  U17353/o (d04bfn00nnub5)                                         63.28               63.52     112.37 r
  n21807 (net)                                  4        13.22                          0.00     112.37 r
  init_mask_in0_mask_reg_3__57_/si (d04fyj03ld0c0)                 63.28                5.37 *   117.74 r
  data arrival time                                                                              117.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__57_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -162.24     287.76
  data required time                                                                             287.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.76
  data arrival time                                                                             -117.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.02


  Startpoint: init_mask_alu0_seed7_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_59_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_59_/o (d04fyj03ld0b0)                   44.09               67.45      67.45 r
  init_mask_alu0_seed7_59 (net)                 2         1.91                          0.00      67.45 r
  init_mask_alu0_seed7_reg_60_/si (d04fyj03wd0b0)                  44.09                0.28 *    67.72 r
  data arrival time                                                                               67.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_60_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.26     237.74
  data required time                                                                             237.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.74
  data arrival time                                                                              -67.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.02


  Startpoint: fifo2/data_mem_reg_22__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__106_/o (d04fyj03ld0b0)                    95.47              110.68     110.68 r
  fifo2/data_mem[1339] (net)                    2         5.67                          0.00     110.68 r
  fifo2/data_mem_reg_22__107_/si (d04fyj03ld0b0)                   95.47                4.52 *   115.20 r
  data arrival time                                                                              115.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.78     285.22
  data required time                                                                             285.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.22
  data arrival time                                                                             -115.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.02


  Startpoint: fifo1/data_mem_reg_2__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_2__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_2__57_/o (d04fyj03ld0b0)                     146.79              148.69     148.69 r
  fifo1/data_mem[2145] (net)                    2         9.29                          0.00     148.69 r
  fifo1/data_mem_reg_2__58_/si (d04fyj03nd0b0)                    146.79               12.64 *   161.33 r
  data arrival time                                                                              161.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.59     331.41
  data required time                                                                             331.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.41
  data arrival time                                                                             -161.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.07


  Startpoint: init_mask_in0_seed4_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_79_/clk (d04fyj03ld0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_79_/o (d04fyj03ld0c0)                    78.84              102.85     102.85 r
  n22256 (net)                                  1         9.78                          0.00     102.85 r
  init_mask_in0_seed4_reg_80_/si (d04fyj03ld0b0)                   79.90               15.20 *   118.05 r
  data arrival time                                                                              118.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_80_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -161.88     288.12
  data required time                                                                             288.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.12
  data arrival time                                                                             -118.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.08


  Startpoint: fifo1/data_mem_reg_5__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__6_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__6_/o (d04fyj03ld0b0)                       94.80              110.17     110.17 r
  fifo1/data_mem[1878] (net)                    2         5.62                          0.00     110.17 r
  fifo1/data_mem_reg_5__7_/si (d04fyj03ld0b0)                      94.80                5.07 *   115.24 r
  data arrival time                                                                              115.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__7_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.66     285.34
  data required time                                                                             285.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.34
  data arrival time                                                                             -115.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.10


  Startpoint: fifo1/data_mem_reg_22__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_22__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_22__36_/o (d04fyj03ld0b0)                     95.19              110.47     110.47 r
  fifo1/data_mem[684] (net)                     2         5.65                          0.00     110.47 r
  fifo1/data_mem_reg_22__37_/si (d04fyj03ld0b0)                    95.19                4.64 *   115.11 r
  data arrival time                                                                              115.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_22__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.73     285.27
  data required time                                                                             285.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.27
  data arrival time                                                                             -115.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.16


  Startpoint: fifo1/data_mem_reg_13__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_13__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_13__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_13__36_/o (d04fyj03ld0b0)                     95.01              110.33     110.33 r
  fifo1/data_mem[1332] (net)                    2         5.64                          0.00     110.33 r
  fifo1/data_mem_reg_13__37_/si (d04fyj03ld0b0)                    95.01                4.79 *   115.12 r
  data arrival time                                                                              115.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_13__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.70     285.30
  data required time                                                                             285.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.30
  data arrival time                                                                             -115.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.19


  Startpoint: fifo2/data_mem_reg_25__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__76_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__76_/o (d04fyj03ld0b0)                     43.81               67.22      67.22 r
  fifo2/data_mem[898] (net)                     2         1.89                          0.00      67.22 r
  fifo2/data_mem_reg_25__77_/si (d04fyj03wd0b0)                    43.81                0.36 *    67.57 r
  data arrival time                                                                               67.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__77_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.13     237.87
  data required time                                                                             237.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.87
  data arrival time                                                                              -67.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.29


  Startpoint: fifo2/data_mem_reg_25__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__106_/o (d04fyj03ld0b0)                    95.16              110.45     110.45 r
  fifo2/data_mem[928] (net)                     2         5.65                          0.00     110.45 r
  fifo2/data_mem_reg_25__107_/si (d04fyj03ld0b0)                   95.16                4.54 *   114.98 r
  data arrival time                                                                              114.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.73     285.27
  data required time                                                                             285.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.27
  data arrival time                                                                             -114.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.29


  Startpoint: test_si7 (input port clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  input external delay                                                                100.00     100.00 f
  test_si7 (in)                                                     0.00                0.00     100.00 f
  test_si7 (net)                                1        10.79                          0.00     100.00 f
  fifo1/test_si3 (fifo_width_data72_0)                                                  0.00     100.00 f
  fifo1/test_si3 (net)                                   10.79                          0.00     100.00 f
  fifo1/data_mem_reg_14__51_/si (d04fyj03ld0b0)                    28.76               20.75 *   120.75 f
  data arrival time                                                                              120.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__51_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -158.95     291.05
  data required time                                                                             291.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             291.05
  data arrival time                                                                             -120.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.30


  Startpoint: fifo1/data_mem_reg_7__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__36_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__36_/o (d04fyj03ld0b0)                      94.89              110.24     110.24 r
  fifo1/data_mem[1764] (net)                    2         5.63                          0.00     110.24 r
  fifo1/data_mem_reg_7__37_/si (d04fyj03ld0b0)                     94.89                4.78 *   115.02 r
  data arrival time                                                                              115.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__37_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.67     285.33
  data required time                                                                             285.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.33
  data arrival time                                                                             -115.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.31


  Startpoint: fifo1/data_mem_reg_8__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__6_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__6_/o (d04fyj03ld0b0)                       94.86              110.22     110.22 r
  fifo1/data_mem[1662] (net)                    2         5.63                          0.00     110.22 r
  fifo1/data_mem_reg_8__7_/si (d04fyj03ld0b0)                      94.86                4.80 *   115.02 r
  data arrival time                                                                              115.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__7_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.67     285.33
  data required time                                                                             285.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.33
  data arrival time                                                                             -115.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.32


  Startpoint: fifo0/data_mem_reg_30__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_30__68_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_30__68_/o (d04fyj03ld0b0)                     43.90               67.29      67.29 r
  fifo0/data_mem_30__68_ (net)                  2         1.89                          0.00      67.29 r
  fifo0/data_mem_reg_30__69_/si (d04fyj03wd0b0)                    43.90                0.19 *    67.48 r
  data arrival time                                                                               67.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_30__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.18     237.82
  data required time                                                                             237.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.82
  data arrival time                                                                              -67.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.34


  Startpoint: fifo0/data_mem_reg_30__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_30__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_30__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_30__43_/o (d04fyj03ld0b0)                     94.57              110.00     110.00 r
  fifo0/data_mem_30__43_ (net)                  2         5.61                          0.00     110.00 r
  fifo0/data_mem_reg_30__44_/si (d04fyj03ld0b0)                    94.57                5.03 *   115.02 r
  data arrival time                                                                              115.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_30__44_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.61     285.39
  data required time                                                                             285.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.39
  data arrival time                                                                             -115.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.36


  Startpoint: fifo1/data_mem_reg_14__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__6_/o (d04fyj03ld0b0)                      94.50              109.94     109.94 r
  fifo1/data_mem[1230] (net)                    2         5.60                          0.00     109.94 r
  fifo1/data_mem_reg_14__7_/si (d04fyj03ld0b0)                     94.50                5.01 *   114.95 r
  data arrival time                                                                              114.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.60     285.40
  data required time                                                                             285.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.40
  data arrival time                                                                             -114.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.45


  Startpoint: fifo2/data_mem_reg_1__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__121_/o (d04fyj03ld0b0)                     94.95              110.29     110.29 r
  fifo2/data_mem[4231] (net)                    2         5.63                          0.00     110.29 r
  fifo2/data_mem_reg_1__122_/si (d04fyj03ld0b0)                    94.95                4.56 *   114.85 r
  data arrival time                                                                              114.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.69     285.31
  data required time                                                                             285.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.31
  data arrival time                                                                             -114.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.46


  Startpoint: init_mask_alu0_seed7_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_51_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_51_/o (d04fyj03ld0b0)                   43.73               67.13      67.13 r
  init_mask_alu0_seed7_51 (net)                 2         1.88                          0.00      67.13 r
  init_mask_alu0_seed7_reg_52_/si (d04fyj03wd0b0)                  43.73                0.31 *    67.45 r
  data arrival time                                                                               67.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_52_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.06     237.94
  data required time                                                                             237.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.94
  data arrival time                                                                              -67.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.49


  Startpoint: fifo2/data_mem_reg_0__86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__86_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__86_/o (d04fyj03ld0b0)                      43.72               67.13      67.13 r
  fifo2/data_mem[4333] (net)                    2         1.88                          0.00      67.13 r
  fifo2/data_mem_reg_0__87_/si (d04fyj03wd0b0)                     43.72                0.28 *    67.42 r
  data arrival time                                                                               67.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__87_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.08     237.92
  data required time                                                                             237.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.92
  data arrival time                                                                              -67.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.50


  Startpoint: fifo0/data_mem_reg_5__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_5__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_5__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_5__25_/o (d04fyj03ld0b0)                      94.80              110.17     110.17 r
  fifo0/data_mem_5__25_ (net)                   2         5.62                          0.00     110.17 r
  fifo0/data_mem_reg_5__26_/si (d04fyj03ld0b0)                     94.80                4.64 *   114.82 r
  data arrival time                                                                              114.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_5__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.66     285.34
  data required time                                                                             285.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.34
  data arrival time                                                                             -114.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.53


  Startpoint: init_mask_alu0_seed7_reg_174_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_175_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_174_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_174_/o (d04fyj03wd0b0)                  36.90               71.09      71.09 r
  n22395 (net)                                  1         0.97                          0.00      71.09 r
  init_mask_alu0_seed7_reg_175_/si (d04fyj03wd0b0)                 36.90                0.13 *    71.23 r
  data arrival time                                                                               71.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_175_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -208.24     241.76
  data required time                                                                             241.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.76
  data arrival time                                                                              -71.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.53


  Startpoint: check_ecc_in1_secded_in0_data_encoded_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_encoded_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in1_secded_in0_data_encoded_reg_1_/clk (d04fyj03wd0b0)     0.00             0.00 #     0.00 r
  check_ecc_in1_secded_in0_data_encoded_reg_1_/o (d04fyj03wd0b0)    85.49             115.87     115.87 r
  check_ecc_in1_secded_in0_data_encoded_1_ (net)     3     3.85                         0.00     115.87 r
  check_ecc_in1_secded_in0_data_encoded_reg_2_/si (d04fyj03ld0b0)    85.49              0.67 *   116.54 r
  data arrival time                                                                              116.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in1_secded_in0_data_encoded_reg_2_/clk (d04fyj03ld0b0)                      0.00     450.00 r
  library setup time                                                                 -162.92     287.08
  data required time                                                                             287.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.08
  data arrival time                                                                             -116.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.54


  Startpoint: init_mask_alu0_seed7_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_122_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_122_/o (d04fyj03ld0b0)                  43.66               67.07      67.07 r
  init_mask_alu0_seed7[122] (net)               2         1.88                          0.00      67.07 r
  init_mask_alu0_seed7_reg_123_/si (d04fyj03wd0b0)                 43.66                0.36 *    67.43 r
  data arrival time                                                                               67.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_123_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -212.02     237.98
  data required time                                                                             237.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.98
  data arrival time                                                                              -67.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.56


  Startpoint: init_mask_alu0_seed2_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_37_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_37_/o (d04fyj03ld0b0)                   43.63               67.04      67.04 r
  init_mask_alu0_seed2_37 (net)                 2         1.87                          0.00      67.04 r
  init_mask_alu0_seed2_reg_38_/si (d04fyj03wd0b0)                  43.63                0.39 *    67.42 r
  data arrival time                                                                               67.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_38_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.00     238.00
  data required time                                                                             238.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.00
  data arrival time                                                                              -67.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.58


  Startpoint: fifo0/data_mem_reg_3__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_3__71_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_3__71_/o (d04fyj03ld0b0)                      94.44              109.90     109.90 r
  fifo0/data_mem_3__71_ (net)                   2         5.60                          0.00     109.90 r
  fifo0/data_mem_reg_4__0_/si (d04fyj03ld0b0)                      94.44                4.93 *   114.83 r
  data arrival time                                                                              114.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_4__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.59     285.41
  data required time                                                                             285.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.41
  data arrival time                                                                             -114.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.58


  Startpoint: fifo2/data_mem_reg_21__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__106_/o (d04fyj03ld0b0)                    94.99              110.32     110.32 r
  fifo2/data_mem[1476] (net)                    2         5.64                          0.00     110.32 r
  fifo2/data_mem_reg_21__107_/si (d04fyj03ld0b0)                   94.99                4.40 *   114.72 r
  data arrival time                                                                              114.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.69     285.31
  data required time                                                                             285.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.31
  data arrival time                                                                             -114.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.59


  Startpoint: init_mask_alu0_seed5_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_53_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_53_/o (d04fyj03ld0b0)                   43.78               67.18      67.18 r
  init_mask_alu0_seed5_53 (net)                 2         1.89                          0.00      67.18 r
  init_mask_alu0_seed5_reg_54_/si (d04fyj03wd0b0)                  43.78                0.14 *    67.32 r
  data arrival time                                                                               67.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_54_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -212.09     237.91
  data required time                                                                             237.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.91
  data arrival time                                                                              -67.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.59


  Startpoint: fifo2/data_mem_reg_1__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__14_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__14_/o (d04fyj03ld0b0)                      43.70               67.12      67.12 r
  fifo2/data_mem[4124] (net)                    2         1.88                          0.00      67.12 r
  fifo2/data_mem_reg_1__15_/si (d04fyj03wd0b0)                     43.70                0.18 *    67.30 r
  data arrival time                                                                               67.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__15_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -212.07     237.93
  data required time                                                                             237.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.93
  data arrival time                                                                              -67.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.63


  Startpoint: fifo2/data_mem_reg_27__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__94_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__94_/o (d04fyj03ld0b0)                     43.57               66.99      66.99 r
  fifo2/data_mem[642] (net)                     2         1.87                          0.00      66.99 r
  fifo2/data_mem_reg_27__95_/si (d04fyj03wd0b0)                    43.57                0.35 *    67.34 r
  data arrival time                                                                               67.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__95_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -212.00     238.00
  data required time                                                                             238.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.00
  data arrival time                                                                              -67.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.66


  Startpoint: fifo2/data_mem_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__4_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__4_/o (d04fyj03ld0b0)                       94.37              109.83     109.83 r
  fifo2/data_mem[3566] (net)                    2         5.59                          0.00     109.83 r
  fifo2/data_mem_reg_5__5_/si (d04fyj03ld0b0)                      94.37                4.90 *   114.74 r
  data arrival time                                                                              114.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__5_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.58     285.42
  data required time                                                                             285.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.42
  data arrival time                                                                             -114.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.69


  Startpoint: fifo2/data_mem_reg_19__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__94_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__94_/o (d04fyj03ld0b0)                     43.52               66.96      66.96 r
  fifo2/data_mem[1738] (net)                    2         1.87                          0.00      66.96 r
  fifo2/data_mem_reg_19__95_/si (d04fyj03wd0b0)                    43.52                0.35 *    67.31 r
  data arrival time                                                                               67.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__95_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.97     238.03
  data required time                                                                             238.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.03
  data arrival time                                                                              -67.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.72


  Startpoint: fifo2/data_mem_reg_8__81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__81_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__81_/o (d04fyj03ld0b0)                      43.52               66.95      66.95 r
  fifo2/data_mem[3232] (net)                    2         1.87                          0.00      66.95 r
  fifo2/data_mem_reg_8__82_/si (d04fyj03wd0b0)                     43.52                0.33 *    67.28 r
  data arrival time                                                                               67.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__82_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.97     238.03
  data required time                                                                             238.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.03
  data arrival time                                                                              -67.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.75


  Startpoint: fifo2/data_mem_reg_17__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__106_/o (d04fyj03ld0b0)                    94.83              110.20     110.20 r
  fifo2/data_mem[2024] (net)                    2         5.62                          0.00     110.20 r
  fifo2/data_mem_reg_17__107_/si (d04fyj03ld0b0)                   94.83                4.38 *   114.58 r
  data arrival time                                                                              114.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.66     285.34
  data required time                                                                             285.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.34
  data arrival time                                                                             -114.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.76


  Startpoint: init_mask_in0_seed6_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_83_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_82_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_82_/o (d04fyj03wd0b0)                    36.74               70.94      70.94 r
  n22157 (net)                                  1         0.96                          0.00      70.94 r
  init_mask_in0_seed6_reg_83_/si (d04fyj03wd0b0)                   36.74                0.13 *    71.07 r
  data arrival time                                                                               71.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_83_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -208.15     241.85
  data required time                                                                             241.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.85
  data arrival time                                                                              -71.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.78


  Startpoint: fifo2/data_mem_reg_18__32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_18__32_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_18__32_/o (d04fyj03ld0b0)                     41.00               64.55      64.55 r
  fifo2/data_mem[1813] (net)                    2         1.70                          0.00      64.55 r
  fifo2/data_mem_reg_18__33_/si (d04fyj03wd0c0)                    41.00                0.20 *    64.75 r
  data arrival time                                                                               64.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__33_/clk (d04fyj03wd0c0)                                        0.00     450.00 r
  library setup time                                                                 -214.44     235.56
  data required time                                                                             235.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.56
  data arrival time                                                                              -64.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.81


  Startpoint: init_mask_alu0_seed0_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_64_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_64_/o (d04fyj03ld0b0)                   43.50               66.93      66.93 r
  init_mask_alu0_seed0[64] (net)                2         1.87                          0.00      66.93 r
  init_mask_alu0_seed0_reg_65_/si (d04fyj03wd0b0)                  43.50                0.26 *    67.19 r
  data arrival time                                                                               67.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_65_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.93     238.07
  data required time                                                                             238.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.07
  data arrival time                                                                              -67.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.89


  Startpoint: init_mask_in0_seed5_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_99_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_99_/o (d04fyj03wd0b0)                    36.66               70.87      70.87 r
  n22204 (net)                                  1         0.96                          0.00      70.87 r
  init_mask_in0_seed5_reg_100_/si (d04fyj03wd0b0)                  36.66                0.12 *    70.99 r
  data arrival time                                                                               70.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_100_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -208.11     241.89
  data required time                                                                             241.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.89
  data arrival time                                                                              -70.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.90


  Startpoint: init_mask_in0_seed1_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_14_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_14_/o (d04fyj03ld0b0)                    43.47               66.90      66.90 r
  init_mask_in0_seed1_14 (net)                  2         1.86                          0.00      66.90 r
  init_mask_in0_seed1_reg_15_/si (d04fyj03wd0b0)                   43.47                0.28 *    67.19 r
  data arrival time                                                                               67.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_15_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.91     238.09
  data required time                                                                             238.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.09
  data arrival time                                                                              -67.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.90


  Startpoint: init_mask_alu0_seed5_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_56_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_56_/o (d04fyj03ld0b0)                   43.41               66.84      66.84 r
  init_mask_alu0_seed5_56 (net)                 2         1.86                          0.00      66.84 r
  init_mask_alu0_seed5_reg_57_/si (d04fyj03wd0b0)                  43.41                0.37 *    67.21 r
  data arrival time                                                                               67.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_57_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.88     238.12
  data required time                                                                             238.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.12
  data arrival time                                                                              -67.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.92


  Startpoint: init_mask_alu0_seed0_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_108_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_108_/o (d04fyj03ld0b0)                  43.44               66.87      66.87 r
  init_mask_alu0_seed0[108] (net)               2         1.86                          0.00      66.87 r
  init_mask_alu0_seed0_reg_109_/si (d04fyj03wd0b0)                 43.44                0.29 *    67.17 r
  data arrival time                                                                               67.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_109_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.89     238.11
  data required time                                                                             238.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.11
  data arrival time                                                                              -67.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.94


  Startpoint: fifo2/data_mem_reg_24__58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__58_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__58_/o (d04fyj03ld0b0)                     43.35               66.79      66.79 r
  fifo2/data_mem[1017] (net)                    2         1.86                          0.00      66.79 r
  fifo2/data_mem_reg_24__59_/si (d04fyj03wd0b0)                    43.35                0.36 *    67.15 r
  data arrival time                                                                               67.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__59_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.88     238.12
  data required time                                                                             238.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.12
  data arrival time                                                                              -67.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.97


  Startpoint: init_mask_in0_seed3_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_76_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_76_/o (d04fyj03wd0b0)                    36.62               70.82      70.82 r
  n22275 (net)                                  1         0.95                          0.00      70.82 r
  init_mask_in0_seed3_reg_77_/si (d04fyj03wd0b0)                   36.62                0.13 *    70.95 r
  data arrival time                                                                               70.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed3_reg_77_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -208.08     241.92
  data required time                                                                             241.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.92
  data arrival time                                                                              -70.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    170.97


  Startpoint: init_mask_in0_mask_reg_3__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__3_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__3_/o (d04fyj03ld0c0)                   85.52              108.30     108.30 r
  mask_in[195] (net)                            5        10.88                          0.00     108.30 r
  init_mask_in0_mask_reg_3__4_/si (d04fyj03ld0c0)                  85.52                4.10 *   112.40 r
  data arrival time                                                                              112.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__4_/clk (d04fyj03ld0c0)                                      0.00     450.00 r
  library setup time                                                                 -166.60     283.40
  data required time                                                                             283.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.40
  data arrival time                                                                             -112.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.00


  Startpoint: init_mask_alu0_seed7_reg_235_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_235_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_235_/o (d04fyj03wd0b0)                  36.55               70.75      70.75 r
  n22334 (net)                                  1         0.95                          0.00      70.75 r
  init_mask_alu0_seed7_reg_236_/si (d04fyj03wd0b0)                 36.55                0.12 *    70.87 r
  data arrival time                                                                               70.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_236_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -208.04     241.96
  data required time                                                                             241.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.96
  data arrival time                                                                              -70.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.09


  Startpoint: init_mask_in0_seed0_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_30_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_30_/o (d04fyj03ld0b0)                    43.29               66.73      66.73 r
  init_mask_in0_seed0_30 (net)                  2         1.85                          0.00      66.73 r
  init_mask_in0_seed0_reg_31_/si (d04fyj03wd0b0)                   43.29                0.37 *    67.10 r
  data arrival time                                                                               67.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_31_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.81     238.19
  data required time                                                                             238.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.19
  data arrival time                                                                              -67.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.09


  Startpoint: fifo2/data_mem_reg_0__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__75_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__75_/o (d04fyj03ld0b0)                      43.31               66.75      66.75 r
  fifo2/data_mem[4322] (net)                    2         1.85                          0.00      66.75 r
  fifo2/data_mem_reg_0__76_/si (d04fyj03wd0b0)                     43.31                0.29 *    67.04 r
  data arrival time                                                                               67.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__76_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.86     238.14
  data required time                                                                             238.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.14
  data arrival time                                                                              -67.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.10


  Startpoint: fifo2/data_mem_reg_16__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__71_/o (d04fyj03ld0b0)                     43.24               66.68      66.68 r
  fifo2/data_mem[2126] (net)                    2         1.85                          0.00      66.68 r
  fifo2/data_mem_reg_16__72_/si (d04fyj03wd0b0)                    43.24                0.36 *    67.04 r
  data arrival time                                                                               67.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.82     238.18
  data required time                                                                             238.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.18
  data arrival time                                                                              -67.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.14


  Startpoint: init_mask_alu0_seed2_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_102_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_102_/o (d04fyj03ld0b0)                  43.28               66.72      66.72 r
  init_mask_alu0_seed2[102] (net)               2         1.85                          0.00      66.72 r
  init_mask_alu0_seed2_reg_103_/si (d04fyj03wd0b0)                 43.28                0.31 *    67.03 r
  data arrival time                                                                               67.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_103_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.81     238.19
  data required time                                                                             238.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.19
  data arrival time                                                                              -67.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.17


  Startpoint: fifo2/data_mem_reg_23__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__51_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__51_/o (d04fyj03ld0b0)                     43.27               66.71      66.71 r
  fifo2/data_mem[1147] (net)                    2         1.85                          0.00      66.71 r
  fifo2/data_mem_reg_23__52_/si (d04fyj03wd0b0)                    43.27                0.27 *    66.98 r
  data arrival time                                                                               66.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__52_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.83     238.17
  data required time                                                                             238.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.17
  data arrival time                                                                              -66.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.18


  Startpoint: fifo2/data_mem_reg_5__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__76_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__76_/o (d04fyj03ld0b0)                      43.27               66.72      66.72 r
  fifo2/data_mem[3638] (net)                    2         1.85                          0.00      66.72 r
  fifo2/data_mem_reg_5__77_/si (d04fyj03wd0b0)                     43.27                0.25 *    66.97 r
  data arrival time                                                                               66.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__77_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.83     238.17
  data required time                                                                             238.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.17
  data arrival time                                                                              -66.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.20


  Startpoint: init_mask_in0_mask_reg_2__26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__26_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__26_/o (d04fyj03nd0c0)                  50.17               69.25      69.25 r
  mask_in[282] (net)                            3         8.37                          0.00      69.25 r
  U21607/a (d04bfn00wd0c7)                                         50.17                2.33 *    71.58 r
  U21607/o (d04bfn00wd0c7)                                         72.04              103.34     174.92 r
  n21753 (net)                                  3        11.89                          0.00     174.92 r
  init_mask_in0_mask_reg_2__27_/si (d04fyj63yd0c0)                 72.04                3.01 *   177.93 r
  data arrival time                                                                              177.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__27_/clk (d04fyj63yd0c0)                                     0.00     450.00 r
  library setup time                                                                 -100.84     349.16
  data required time                                                                             349.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             349.16
  data arrival time                                                                             -177.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.23


  Startpoint: fifo2/data_mem_reg_2__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__94_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__94_/o (d04fyj03ld0b0)                      43.27               66.71      66.71 r
  fifo2/data_mem[4067] (net)                    2         1.85                          0.00      66.71 r
  fifo2/data_mem_reg_2__95_/si (d04fyj03wd0b0)                     43.27                0.16 *    66.87 r
  data arrival time                                                                               66.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__95_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.83     238.17
  data required time                                                                             238.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.17
  data arrival time                                                                              -66.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.29


  Startpoint: init_mask_in0_seed6_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_74_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_74_/o (d04fyj03wd0b0)                    36.38               70.59      70.59 r
  n22165 (net)                                  1         0.94                          0.00      70.59 r
  init_mask_in0_seed6_reg_75_/si (d04fyj03wd0b0)                   36.38                0.12 *    70.71 r
  data arrival time                                                                               70.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_75_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.95     242.05
  data required time                                                                             242.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.05
  data arrival time                                                                              -70.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.34


  Startpoint: init_mask_in0_seed6_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_101_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_101_/o (d04fyj03wd0b0)                   36.36               70.57      70.57 r
  n22138 (net)                                  1         0.94                          0.00      70.57 r
  init_mask_in0_seed6_reg_102_/si (d04fyj03wd0b0)                  36.36                0.12 *    70.69 r
  data arrival time                                                                               70.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_102_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -207.94     242.06
  data required time                                                                             242.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.06
  data arrival time                                                                              -70.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.37


  Startpoint: init_mask_in0_seed6_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_85_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_85_/o (d04fyj03wd0b0)                    36.36               70.57      70.57 r
  n22154 (net)                                  1         0.94                          0.00      70.57 r
  init_mask_in0_seed6_reg_86_/si (d04fyj03wd0b0)                   36.36                0.11 *    70.69 r
  data arrival time                                                                               70.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_86_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.94     242.06
  data required time                                                                             242.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.06
  data arrival time                                                                              -70.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.38


  Startpoint: init_mask_in0_seed5_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_11_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_11_/o (d04fyj03ld0b0)                    43.15               66.59      66.59 r
  init_mask_in0_seed5_11 (net)                  2         1.84                          0.00      66.59 r
  init_mask_in0_seed5_reg_12_/si (d04fyj03wd0b0)                   43.15                0.23 *    66.82 r
  data arrival time                                                                               66.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_12_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.73     238.27
  data required time                                                                             238.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.27
  data arrival time                                                                              -66.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.44


  Startpoint: fifo2/data_mem_reg_11__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_11__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_11__49_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_11__49_/o (d04fyj03ld0b0)                     43.04               66.49      66.49 r
  fifo2/data_mem[2789] (net)                    2         1.83                          0.00      66.49 r
  fifo2/data_mem_reg_11__50_/si (d04fyj03wd0b0)                    43.04                0.34 *    66.83 r
  data arrival time                                                                               66.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_11__50_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.70     238.30
  data required time                                                                             238.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.30
  data arrival time                                                                              -66.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.47


  Startpoint: fifo2/data_mem_reg_19__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__136_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__136_/o (d04fyj03ld0b0)                    93.89              109.45     109.45 r
  fifo2/data_mem[1780] (net)                    2         5.56                          0.00     109.45 r
  fifo2/data_mem_reg_20__0_/si (d04fyj03ld0b0)                     93.89                4.58 *   114.04 r
  data arrival time                                                                              114.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.49     285.51
  data required time                                                                             285.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.51
  data arrival time                                                                             -114.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.48


  Startpoint: fifo2/data_mem_reg_24__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__87_/o (d04fyj03ld0b0)                     43.05               66.51      66.51 r
  fifo2/data_mem[1046] (net)                    2         1.84                          0.00      66.51 r
  fifo2/data_mem_reg_24__88_/si (d04fyj03wd0b0)                    43.05                0.30 *    66.81 r
  data arrival time                                                                               66.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.71     238.29
  data required time                                                                             238.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.29
  data arrival time                                                                              -66.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.48


  Startpoint: init_mask_in0_seed2_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_36_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_36_/o (d04fyj03wd0c0)                    30.48               69.74      69.74 r
  init_mask_in0_seed2[36] (net)                 2         1.38                          0.00      69.74 r
  init_mask_in0_seed2_reg_37_/si (d04fyj03wd0c0)                   30.48                0.01 *    69.75 r
  data arrival time                                                                               69.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_37_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -208.72     241.28
  data required time                                                                             241.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.28
  data arrival time                                                                              -69.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.53


  Startpoint: fifo2/data_mem_reg_5__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__87_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__87_/o (d04fyj03ld0b0)                      43.02               66.48      66.48 r
  fifo2/data_mem[3649] (net)                    2         1.83                          0.00      66.48 r
  fifo2/data_mem_reg_5__88_/si (d04fyj03wd0b0)                     43.02                0.29 *    66.76 r
  data arrival time                                                                               66.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__88_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.70     238.30
  data required time                                                                             238.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.30
  data arrival time                                                                              -66.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.54


  Startpoint: fifo0/data_mem_reg_8__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_8__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_8__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_8__25_/o (d04fyj03ld0b0)                      93.55              109.19     109.19 r
  fifo0/data_mem_8__25_ (net)                   2         5.53                          0.00     109.19 r
  fifo0/data_mem_reg_8__26_/si (d04fyj03ld0b0)                     93.55                4.85 *   114.03 r
  data arrival time                                                                              114.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_8__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.42     285.58
  data required time                                                                             285.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.58
  data arrival time                                                                             -114.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.54


  Startpoint: fifo0/data_mem_reg_22__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_22__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_22__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_22__25_/o (d04fyj03ld0b0)                     94.09              109.61     109.61 r
  fifo0/data_mem_22__25_ (net)                  2         5.57                          0.00     109.61 r
  fifo0/data_mem_reg_22__26_/si (d04fyj03ld0b0)                    94.09                4.32 *   113.93 r
  data arrival time                                                                              113.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_22__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.52     285.48
  data required time                                                                             285.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.48
  data arrival time                                                                             -113.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.54


  Startpoint: init_mask_in0_seed6_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_97_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_97_/o (d04fyj03wd0b0)                    36.25               70.46      70.46 r
  n22142 (net)                                  1         0.93                          0.00      70.46 r
  init_mask_in0_seed6_reg_98_/si (d04fyj03wd0b0)                   36.25                0.11 *    70.57 r
  data arrival time                                                                               70.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_98_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.88     242.12
  data required time                                                                             242.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.12
  data arrival time                                                                              -70.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.55


  Startpoint: init_mask_in0_seed4_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_39_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_39_/o (d04fyj03ld0b0)                    40.57               64.13      64.13 r
  init_mask_in0_seed4[39] (net)                 2         1.67                          0.00      64.13 r
  init_mask_in0_seed4_reg_40_/si (d04fyj03wd0c0)                   40.57                0.09 *    64.22 r
  data arrival time                                                                               64.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_40_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -214.21     235.79
  data required time                                                                             235.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             235.79
  data arrival time                                                                              -64.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.58


  Startpoint: init_mask_alu0_seed7_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_105_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_105_/o (d04fyj03ld0b0)                  43.06               66.51      66.51 r
  init_mask_alu0_seed7[105] (net)               2         1.84                          0.00      66.51 r
  init_mask_alu0_seed7_reg_106_/si (d04fyj03wd0b0)                 43.06                0.19 *    66.70 r
  data arrival time                                                                               66.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_106_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.68     238.32
  data required time                                                                             238.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.32
  data arrival time                                                                              -66.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.62


  Startpoint: init_mask_in0_seed4_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_72_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_72_/o (d04fyj03wd0b0)                    36.18               70.39      70.39 r
  n22263 (net)                                  1         0.93                          0.00      70.39 r
  init_mask_in0_seed4_reg_73_/si (d04fyj03wd0b0)                   36.18                0.12 *    70.51 r
  data arrival time                                                                               70.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_73_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.83     242.17
  data required time                                                                             242.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.17
  data arrival time                                                                              -70.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.66


  Startpoint: fifo1/data_mem_reg_15__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_15__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_15__57_/o (d04fyj03ld0b0)                    145.00              147.40     147.40 r
  fifo1/data_mem[1209] (net)                    2         9.17                          0.00     147.40 r
  fifo1/data_mem_reg_15__58_/si (d04fyj03nd0b0)                   145.00               12.44 *   159.84 r
  data arrival time                                                                              159.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_15__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.49     331.51
  data required time                                                                             331.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.51
  data arrival time                                                                             -159.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.67


  Startpoint: init_mask_in0_mask_reg_0__28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__28_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__28_/o (d04fyj03nd0c0)                  38.35               58.58      58.58 r
  mask_in[412] (net)                            3         5.59                          0.00      58.58 r
  U20830/a (d04bfn00wn0d0)                                         38.35                0.71 *    59.29 r
  U20830/o (d04bfn00wn0d0)                                         68.92              100.21     159.50 r
  n21948 (net)                                  3        11.62                          0.00     159.50 r
  init_mask_in0_mask_reg_0__29_/si (d04fyj03nd0c0)                 68.92                3.88 *   163.38 r
  data arrival time                                                                              163.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__29_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.94     335.06
  data required time                                                                             335.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.06
  data arrival time                                                                             -163.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.68


  Startpoint: init_mask_alu0_seed7_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_46_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_46_/o (d04fyj03ld0b0)                   42.84               66.30      66.30 r
  init_mask_alu0_seed7_46 (net)                 2         1.82                          0.00      66.30 r
  init_mask_alu0_seed7_reg_47_/si (d04fyj03wd0b0)                  42.84                0.34 *    66.64 r
  data arrival time                                                                               66.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_47_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.56     238.44
  data required time                                                                             238.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.44
  data arrival time                                                                              -66.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.80


  Startpoint: fifo2/data_mem_reg_4__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__87_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__87_/o (d04fyj03ld0b0)                      42.84               66.31      66.31 r
  fifo2/data_mem[3786] (net)                    2         1.82                          0.00      66.31 r
  fifo2/data_mem_reg_4__88_/si (d04fyj03wd0b0)                     42.84                0.27 *    66.58 r
  data arrival time                                                                               66.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__88_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.60     238.40
  data required time                                                                             238.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.40
  data arrival time                                                                              -66.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.83


  Startpoint: init_mask_in0_mask_reg_5__47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_5__47_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_5__47_/o (d04fyj03nd0c0)                  42.58               62.39      62.39 r
  mask_in[111] (net)                            3         6.59                          0.00      62.39 r
  U20528/a (d04bfn00wn0d0)                                         42.58                0.64 *    63.03 r
  U20528/o (d04bfn00wn0d0)                                         63.03               98.48     161.51 r
  n21867 (net)                                  3        10.46                          0.00     161.51 r
  init_mask_in0_mask_reg_5__48_/si (d04fyj03nd0c0)                 63.03                2.29 *   163.80 r
  data arrival time                                                                              163.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_5__48_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.36     335.64
  data required time                                                                             335.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.64
  data arrival time                                                                             -163.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.84


  Startpoint: init_mask_alu0_seed7_reg_195_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_195_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_195_/o (d04fyj03wd0b0)                  36.01               70.22      70.22 r
  n22374 (net)                                  1         0.92                          0.00      70.22 r
  init_mask_alu0_seed7_reg_196_/si (d04fyj03wd0b0)                 36.01                0.12 *    70.34 r
  data arrival time                                                                               70.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_196_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -207.74     242.26
  data required time                                                                             242.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.26
  data arrival time                                                                              -70.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.92


  Startpoint: fifo1/data_mem_reg_7__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__57_/o (d04fyj03ld0b0)                     144.94              147.36     147.36 r
  fifo1/data_mem[1785] (net)                    2         9.16                          0.00     147.36 r
  fifo1/data_mem_reg_7__58_/si (d04fyj03nd0b0)                    144.94               12.23 *   159.58 r
  data arrival time                                                                              159.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.49     331.51
  data required time                                                                             331.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.51
  data arrival time                                                                             -159.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.92


  Startpoint: init_mask_in0_seed6_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_84_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_84_/o (d04fyj03wd0b0)                    36.01               70.23      70.23 r
  n22155 (net)                                  1         0.92                          0.00      70.23 r
  init_mask_in0_seed6_reg_85_/si (d04fyj03wd0b0)                   36.01                0.11 *    70.33 r
  data arrival time                                                                               70.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_85_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.74     242.26
  data required time                                                                             242.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.26
  data arrival time                                                                              -70.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.92


  Startpoint: init_mask_alu0_seed1_reg_134_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_134_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_134_/o (d04fyj03ld0b0)                  42.85               66.32      66.32 r
  init_mask_alu0_seed1_134 (net)                2         1.82                          0.00      66.32 r
  init_mask_alu0_seed1_reg_135_/si (d04fyj03wd0b0)                 42.85                0.15 *    66.47 r
  data arrival time                                                                               66.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_135_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.57     238.43
  data required time                                                                             238.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.43
  data arrival time                                                                              -66.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    171.96


  Startpoint: fifo2/data_mem_reg_6__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__136_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__136_/o (d04fyj03ld0b0)                     93.41              109.07     109.07 r
  fifo2/data_mem[3561] (net)                    2         5.52                          0.00     109.07 r
  fifo2/data_mem_reg_7__0_/si (d04fyj03ld0b0)                      93.41                4.50 *   113.57 r
  data arrival time                                                                              113.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.40     285.60
  data required time                                                                             285.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.60
  data arrival time                                                                             -113.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.03


  Startpoint: check_ecc_in0_secded_in0_data_tmp_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_alu0/secded_alu0_flag_ded_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in0_secded_in0_data_tmp_reg_3_/clk (d04fyj03nd0c0)      0.00                0.00 #     0.00 r
  check_ecc_in0_secded_in0_data_tmp_reg_3_/o (d04fyj03nd0c0)       93.86              104.20     104.20 r
  n22768 (net)                                  1        18.62                          0.00     104.20 r
  check_ecc_alu0/test_si2 (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   104.20 r
  check_ecc_alu0/test_si2 (net)                          18.62                          0.00     104.20 r
  check_ecc_alu0/secded_alu0_flag_ded_reg/si (d04fyj03nd0b0)      114.73               57.15 *   161.35 r
  data arrival time                                                                              161.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_alu0/secded_alu0_flag_ded_reg/clk (d04fyj03nd0b0)                           0.00     450.00 r
  library setup time                                                                 -116.61     333.39
  data required time                                                                             333.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             333.39
  data arrival time                                                                             -161.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.04


  Startpoint: fifo0/data_mem_reg_20__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_20__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_20__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_20__29_/o (d04fyj03ld0b0)                     93.31              108.99     108.99 r
  fifo0/data_mem_20__29_ (net)                  2         5.51                          0.00     108.99 r
  fifo0/data_mem_reg_20__30_/si (d04fyj03ld0b0)                    93.31                4.56 *   113.56 r
  data arrival time                                                                              113.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_20__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.38     285.62
  data required time                                                                             285.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.62
  data arrival time                                                                             -113.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.06


  Startpoint: fifo2/data_mem_reg_17__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__57_/o (d04fyj03ld0b0)                     42.62               66.10      66.10 r
  fifo2/data_mem[1975] (net)                    2         1.81                          0.00      66.10 r
  fifo2/data_mem_reg_17__58_/si (d04fyj03wd0b0)                    42.62                0.33 *    66.43 r
  data arrival time                                                                               66.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__58_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.48     238.52
  data required time                                                                             238.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.52
  data arrival time                                                                              -66.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.10


  Startpoint: fifo2/data_mem_reg_17__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__77_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__77_/o (d04fyj03ld0b0)                     42.66               66.13      66.13 r
  fifo2/data_mem[1995] (net)                    2         1.81                          0.00      66.13 r
  fifo2/data_mem_reg_17__78_/si (d04fyj03wd0b0)                    42.66                0.26 *    66.40 r
  data arrival time                                                                               66.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.50     238.50
  data required time                                                                             238.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.50
  data arrival time                                                                              -66.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.11


  Startpoint: init_mask_in0_seed0_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_66_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_66_/o (d04fyj03ld0b0)                    42.67               66.14      66.14 r
  init_mask_in0_seed0_66 (net)                  2         1.81                          0.00      66.14 r
  init_mask_in0_seed0_reg_67_/si (d04fyj03wd0b0)                   42.67                0.26 *    66.40 r
  data arrival time                                                                               66.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_67_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.47     238.53
  data required time                                                                             238.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.53
  data arrival time                                                                              -66.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.13


  Startpoint: fifo2/data_mem_reg_26__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__91_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__91_/o (d04fyj03wd0b0)                     82.65              113.48     113.48 r
  fifo2/data_mem[776] (net)                     2         3.67                          0.00     113.48 r
  fifo2/data_mem_reg_26__92_/si (d04fyj03ld0b0)                    82.65                1.97 *   115.44 r
  data arrival time                                                                              115.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__92_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -162.39     287.61
  data required time                                                                             287.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             287.61
  data arrival time                                                                             -115.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.17


  Startpoint: fifo2/data_mem_reg_24__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__94_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__94_/o (d04fyj03ld0b0)                     42.58               66.06      66.06 r
  fifo2/data_mem[1053] (net)                    2         1.81                          0.00      66.06 r
  fifo2/data_mem_reg_24__95_/si (d04fyj03wd0b0)                    42.58                0.30 *    66.36 r
  data arrival time                                                                               66.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__95_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.45     238.55
  data required time                                                                             238.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.55
  data arrival time                                                                              -66.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.18


  Startpoint: init_mask_in0_seed4_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_54_/clk (d04fyj03wd0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_54_/o (d04fyj03wd0c0)                    30.02               69.27      69.27 r
  init_mask_in0_seed4[54] (net)                 2         1.33                          0.00      69.27 r
  init_mask_in0_seed4_reg_55_/si (d04fyj03wd0c0)                   30.02                0.01 *    69.28 r
  data arrival time                                                                               69.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_55_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -208.47     241.53
  data required time                                                                             241.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.53
  data arrival time                                                                              -69.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.25


  Startpoint: init_mask_alu0_seed0_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_118_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_118_/o (d04fyj03ld0b0)                  42.60               66.07      66.07 r
  init_mask_alu0_seed0[118] (net)               2         1.81                          0.00      66.07 r
  init_mask_alu0_seed0_reg_119_/si (d04fyj03wd0b0)                 42.60                0.24 *    66.31 r
  data arrival time                                                                               66.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_119_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.43     238.57
  data required time                                                                             238.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.57
  data arrival time                                                                              -66.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.26


  Startpoint: fifo2/data_mem_reg_23__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__121_/o (d04fyj03ld0b0)                    93.25              108.95     108.95 r
  fifo2/data_mem[1217] (net)                    2         5.51                          0.00     108.95 r
  fifo2/data_mem_reg_23__122_/si (d04fyj03ld0b0)                   93.25                4.37 *   113.32 r
  data arrival time                                                                              113.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.37     285.63
  data required time                                                                             285.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.63
  data arrival time                                                                             -113.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.31


  Startpoint: init_mask_alu0_seed2_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_141_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_141_/o (d04fyj03wd0b0)                  35.72               69.95      69.95 r
  n22688 (net)                                  1         0.91                          0.00      69.95 r
  init_mask_alu0_seed2_reg_142_/si (d04fyj03wd0b0)                 35.72                0.11 *    70.05 r
  data arrival time                                                                               70.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_142_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -207.58     242.42
  data required time                                                                             242.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.42
  data arrival time                                                                              -70.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.36


  Startpoint: init_mask_in0_seed6_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_72_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_72_/o (d04fyj03wd0b0)                    35.72               69.95      69.95 r
  n22167 (net)                                  1         0.91                          0.00      69.95 r
  init_mask_in0_seed6_reg_73_/si (d04fyj03wd0b0)                   35.72                0.10 *    70.05 r
  data arrival time                                                                               70.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_73_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.58     242.42
  data required time                                                                             242.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.42
  data arrival time                                                                              -70.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.37


  Startpoint: fifo2/data_mem_reg_27__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__24_/o (d04fyj03ld0b0)                     97.67              112.35     112.35 r
  fifo2/data_mem[572] (net)                     2         5.83                          0.00     112.35 r
  fifo2/data_mem_reg_27__25_/si (d04fyj03ld0b0)                    97.67                0.07 *   112.42 r
  data arrival time                                                                              112.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -165.19     284.81
  data required time                                                                             284.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             284.81
  data arrival time                                                                             -112.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.39


  Startpoint: fifo2/data_mem_reg_25__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__91_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__91_/o (d04fyj03ld0b0)                     42.45               65.93      65.93 r
  fifo2/data_mem[913] (net)                     2         1.80                          0.00      65.93 r
  fifo2/data_mem_reg_25__92_/si (d04fyj03wd0b0)                    42.45                0.30 *    66.23 r
  data arrival time                                                                               66.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__92_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.38     238.62
  data required time                                                                             238.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.62
  data arrival time                                                                              -66.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.39


  Startpoint: init_mask_alu0_seed6_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_125_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_125_/o (d04fyj03ld0b0)                  42.45               65.92      65.92 r
  init_mask_alu0_seed6[125] (net)               2         1.80                          0.00      65.92 r
  init_mask_alu0_seed6_reg_126_/si (d04fyj03wd0b0)                 42.45                0.30 *    66.22 r
  data arrival time                                                                               66.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_126_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.34     238.66
  data required time                                                                             238.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.66
  data arrival time                                                                              -66.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.44


  Startpoint: init_mask_in0_seed1_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_26_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_26_/o (d04fyj03ld0b0)                    42.45               65.93      65.93 r
  init_mask_in0_seed1_26 (net)                  2         1.80                          0.00      65.93 r
  init_mask_in0_seed1_reg_27_/si (d04fyj03wd0b0)                   42.45                0.27 *    66.21 r
  data arrival time                                                                               66.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_27_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.34     238.66
  data required time                                                                             238.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.66
  data arrival time                                                                              -66.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.45


  Startpoint: fifo2/data_mem_reg_5__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__91_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__91_/o (d04fyj03ld0b0)                      42.37               65.86      65.86 r
  fifo2/data_mem[3653] (net)                    2         1.79                          0.00      65.86 r
  fifo2/data_mem_reg_5__92_/si (d04fyj03wd0b0)                     42.37                0.32 *    66.18 r
  data arrival time                                                                               66.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__92_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.34     238.66
  data required time                                                                             238.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.66
  data arrival time                                                                              -66.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.48


  Startpoint: init_mask_alu0_seed7_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_8_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_8_/o (d04fyj03ld0b0)                    42.41               65.88      65.88 r
  init_mask_alu0_seed7_8 (net)                  2         1.79                          0.00      65.88 r
  init_mask_alu0_seed7_reg_9_/si (d04fyj03wd0b0)                   42.41                0.31 *    66.19 r
  data arrival time                                                                               66.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_9_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.32     238.68
  data required time                                                                             238.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.68
  data arrival time                                                                              -66.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.49


  Startpoint: fifo2/data_mem_reg_8__84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__84_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__84_/o (d04fyj03ld0b0)                      42.37               65.86      65.86 r
  fifo2/data_mem[3235] (net)                    2         1.79                          0.00      65.86 r
  fifo2/data_mem_reg_8__85_/si (d04fyj03wd0b0)                     42.37                0.30 *    66.16 r
  data arrival time                                                                               66.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__85_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -211.34     238.66
  data required time                                                                             238.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.66
  data arrival time                                                                              -66.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.51


  Startpoint: fifo2/data_mem_reg_7__32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__32_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__32_/o (d04fyj03ld0b0)                      39.86               63.46      63.46 r
  fifo2/data_mem[3320] (net)                    2         1.63                          0.00      63.46 r
  fifo2/data_mem_reg_7__33_/si (d04fyj03wd0c0)                     39.86                0.19 *    63.65 r
  data arrival time                                                                               63.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__33_/clk (d04fyj03wd0c0)                                         0.00     450.00 r
  library setup time                                                                 -213.82     236.18
  data required time                                                                             236.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             236.18
  data arrival time                                                                              -63.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.53


  Startpoint: fifo2/data_mem_reg_23__80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__80_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__80_/o (d04fyj03ld0b0)                     42.34               65.83      65.83 r
  fifo2/data_mem[1176] (net)                    2         1.79                          0.00      65.83 r
  fifo2/data_mem_reg_23__81_/si (d04fyj03wd0b0)                    42.34                0.29 *    66.13 r
  data arrival time                                                                               66.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__81_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.32     238.68
  data required time                                                                             238.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.68
  data arrival time                                                                              -66.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.55


  Startpoint: init_mask_alu0_seed5_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_60_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_60_/o (d04fyj03ld0b0)                   42.36               65.83      65.83 r
  init_mask_alu0_seed5_60 (net)                 2         1.79                          0.00      65.83 r
  init_mask_alu0_seed5_reg_61_/si (d04fyj03wd0b0)                  42.36                0.31 *    66.14 r
  data arrival time                                                                               66.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_61_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.29     238.71
  data required time                                                                             238.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.71
  data arrival time                                                                              -66.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.57


  Startpoint: init_mask_alu0_seed7_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_55_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_55_/o (d04fyj03ld0b0)                   42.39               65.87      65.87 r
  init_mask_alu0_seed7_55 (net)                 2         1.79                          0.00      65.87 r
  init_mask_alu0_seed7_reg_56_/si (d04fyj03wd0b0)                  42.39                0.22 *    66.09 r
  data arrival time                                                                               66.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_56_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.31     238.69
  data required time                                                                             238.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.69
  data arrival time                                                                              -66.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.60


  Startpoint: init_mask_alu0_seed3_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_116_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_115_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_115_/o (d04fyj03ld0b0)                  42.34               65.82      65.82 r
  init_mask_alu0_seed3[115] (net)               2         1.79                          0.00      65.82 r
  init_mask_alu0_seed3_reg_116_/si (d04fyj03wd0b0)                 42.34                0.25 *    66.07 r
  data arrival time                                                                               66.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_116_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.28     238.72
  data required time                                                                             238.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.72
  data arrival time                                                                              -66.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.65


  Startpoint: init_mask_alu0_seed6_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_96_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_96_/o (d04fyj03ld0b0)                   42.30               65.78      65.78 r
  init_mask_alu0_seed6[96] (net)                2         1.79                          0.00      65.78 r
  init_mask_alu0_seed6_reg_97_/si (d04fyj03wd0b0)                  42.30                0.31 *    66.09 r
  data arrival time                                                                               66.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_97_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.26     238.74
  data required time                                                                             238.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.74
  data arrival time                                                                              -66.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.65


  Startpoint: init_mask_in0_seed3_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_75_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_75_/o (d04fyj03wd0b0)                    35.53               69.76      69.76 r
  n22276 (net)                                  1         0.90                          0.00      69.76 r
  init_mask_in0_seed3_reg_76_/si (d04fyj03wd0b0)                   35.53                0.10 *    69.86 r
  data arrival time                                                                               69.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed3_reg_76_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.48     242.52
  data required time                                                                             242.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.52
  data arrival time                                                                              -69.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.66


  Startpoint: fifo0/data_mem_reg_0__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_0__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_0__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_0__25_/o (d04fyj03ld0b0)                      92.98              108.73     108.73 r
  fifo0/data_mem_0__25_ (net)                   2         5.49                          0.00     108.73 r
  fifo0/data_mem_reg_0__26_/si (d04fyj03ld0b0)                     92.98                4.28 *   113.01 r
  data arrival time                                                                              113.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_0__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.32     285.68
  data required time                                                                             285.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.68
  data arrival time                                                                             -113.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.67


  Startpoint: init_mask_in0_seed5_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_38_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_38_/o (d04fyj03ld0b0)                    42.28               65.76      65.76 r
  init_mask_in0_seed5[38] (net)                 2         1.79                          0.00      65.76 r
  init_mask_in0_seed5_reg_39_/si (d04fyj03wd0b0)                   42.28                0.29 *    66.06 r
  data arrival time                                                                               66.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_39_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.25     238.75
  data required time                                                                             238.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.75
  data arrival time                                                                              -66.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.69


  Startpoint: fifo2/data_mem_reg_28__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__24_/o (d04fyj03ld0b0)                     96.45              111.42     111.42 r
  fifo2/data_mem[435] (net)                     2         5.74                          0.00     111.42 r
  fifo2/data_mem_reg_28__25_/si (d04fyj03ld0b0)                    96.45                0.90 *   112.32 r
  data arrival time                                                                              112.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.97     285.03
  data required time                                                                             285.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.03
  data arrival time                                                                             -112.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.72


  Startpoint: init_mask_alu0_seed6_reg_141_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_141_/clk (d04fyj03wd0c0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_141_/o (d04fyj03wd0c0)                  29.56               68.78      68.78 r
  n22558 (net)                                  1         1.29                          0.00      68.78 r
  init_mask_alu0_seed6_reg_142_/si (d04fyj03wd0c0)                 29.56                0.26 *    69.04 r
  data arrival time                                                                               69.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_142_/clk (d04fyj03wd0c0)                                     0.00     450.00 r
  library setup time                                                                 -208.22     241.78
  data required time                                                                             241.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             241.78
  data arrival time                                                                              -69.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.74


  Startpoint: fifo1/data_mem_reg_1__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_1__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_1__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_1__57_/o (d04fyj03ld0b0)                     144.51              147.05     147.05 r
  fifo1/data_mem[2217] (net)                    2         9.13                          0.00     147.05 r
  fifo1/data_mem_reg_1__58_/si (d04fyj03nd0b0)                    144.51               11.75 *   158.79 r
  data arrival time                                                                              158.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_1__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.47     331.53
  data required time                                                                             331.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.53
  data arrival time                                                                             -158.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.74


  Startpoint: init_mask_in0_seed5_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_31_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_31_/o (d04fyj03ld0b0)                    42.03               65.53      65.53 r
  n22234 (net)                                  1         1.77                          0.00      65.53 r
  init_mask_in0_seed5_reg_32_/si (d04fyj03wd0b0)                   42.03                0.53 *    66.06 r
  data arrival time                                                                               66.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_32_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.10     238.90
  data required time                                                                             238.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.90
  data arrival time                                                                              -66.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.84


  Startpoint: fifo1/data_mem_reg_4__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_4__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_4__57_/o (d04fyj03ld0b0)                     144.11              146.75     146.75 r
  fifo1/data_mem[2001] (net)                    2         9.11                          0.00     146.75 r
  fifo1/data_mem_reg_4__58_/si (d04fyj03nd0b0)                    144.11               11.97 *   158.72 r
  data arrival time                                                                              158.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_4__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.45     331.55
  data required time                                                                             331.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.55
  data arrival time                                                                             -158.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.84


  Startpoint: init_mask_alu0_mask_reg_2__114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_2__115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_2__114_/clk (d04fyj03ld0b0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_2__114_/o (d04fyj03ld0b0)                92.95              108.71     108.71 r
  mask_alu[754] (net)                           3         5.49                          0.00     108.71 r
  init_mask_alu0_mask_reg_2__115_/si (d04fyj03ld0c0)               92.95                0.38 *   109.09 r
  data arrival time                                                                              109.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_2__115_/clk (d04fyj03ld0c0)                                   0.00     450.00 r
  library setup time                                                                 -168.06     281.94
  data required time                                                                             281.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             281.94
  data arrival time                                                                             -109.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.85


  Startpoint: fifo2/data_mem_reg_30__70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__70_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__70_/o (d04fyj03ld0b0)                     42.12               65.61      65.61 r
  fifo2/data_mem[207] (net)                     2         1.77                          0.00      65.61 r
  fifo2/data_mem_reg_30__71_/si (d04fyj03wd0b0)                    42.12                0.32 *    65.93 r
  data arrival time                                                                               65.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__71_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.19     238.81
  data required time                                                                             238.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.81
  data arrival time                                                                              -65.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.87


  Startpoint: fifo1/data_mem_reg_8__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_8__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_8__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_8__57_/o (d04fyj03ld0b0)                     143.79              146.52     146.52 r
  fifo1/data_mem[1713] (net)                    2         9.08                          0.00     146.52 r
  fifo1/data_mem_reg_8__58_/si (d04fyj03nd0b0)                    143.79               12.13 *   158.66 r
  data arrival time                                                                              158.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_8__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.43     331.57
  data required time                                                                             331.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.57
  data arrival time                                                                             -158.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.91


  Startpoint: init_mask_alu0_seed2_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_35_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_35_/o (d04fyj03ld0b0)                   42.10               65.60      65.60 r
  init_mask_alu0_seed2_35 (net)                 2         1.77                          0.00      65.60 r
  init_mask_alu0_seed2_reg_36_/si (d04fyj03wd0b0)                  42.10                0.33 *    65.93 r
  data arrival time                                                                               65.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_36_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.15     238.85
  data required time                                                                             238.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.85
  data arrival time                                                                              -65.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    172.93


  Startpoint: init_mask_alu0_seed7_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_119_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_119_/o (d04fyj03ld0b0)                  42.10               65.59      65.59 r
  init_mask_alu0_seed7[119] (net)               2         1.77                          0.00      65.59 r
  init_mask_alu0_seed7_reg_120_/si (d04fyj03wd0b0)                 42.10                0.27 *    65.86 r
  data arrival time                                                                               65.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_120_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.14     238.86
  data required time                                                                             238.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.86
  data arrival time                                                                              -65.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.00


  Startpoint: fifo2/data_mem_reg_20__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__94_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__94_/o (d04fyj03ld0b0)                     42.04               65.54      65.54 r
  fifo2/data_mem[1601] (net)                    2         1.77                          0.00      65.54 r
  fifo2/data_mem_reg_20__95_/si (d04fyj03wd0b0)                    42.04                0.30 *    65.84 r
  data arrival time                                                                               65.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__95_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.15     238.85
  data required time                                                                             238.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.85
  data arrival time                                                                              -65.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.01


  Startpoint: init_mask_in0_seed0_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_54_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_54_/o (d04fyj03ld0b0)                    42.18               65.67      65.67 r
  init_mask_in0_seed0[54] (net)                 2         1.78                          0.00      65.67 r
  init_mask_in0_seed0_reg_55_/si (d04fyj03wd0b0)                   42.18                0.13 *    65.80 r
  data arrival time                                                                               65.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_55_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.19     238.81
  data required time                                                                             238.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.81
  data arrival time                                                                              -65.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.02


  Startpoint: init_mask_alu0_seed2_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_87_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_87_/o (d04fyj03ld0b0)                   42.08               65.57      65.57 r
  init_mask_alu0_seed2[87] (net)                2         1.77                          0.00      65.57 r
  init_mask_alu0_seed2_reg_88_/si (d04fyj03wd0b0)                  42.08                0.27 *    65.85 r
  data arrival time                                                                               65.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_88_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -211.14     238.86
  data required time                                                                             238.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.86
  data arrival time                                                                              -65.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.02


  Startpoint: fifo2/data_mem_reg_1__103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__103_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__103_/o (d04fyj03ld0b0)                     42.08               65.58      65.58 r
  fifo2/data_mem[4213] (net)                    2         1.77                          0.00      65.58 r
  fifo2/data_mem_reg_1__104_/si (d04fyj03wd0b0)                    42.08                0.19 *    65.78 r
  data arrival time                                                                               65.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__104_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.18     238.82
  data required time                                                                             238.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.82
  data arrival time                                                                              -65.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.05


  Startpoint: fifo2/data_mem_reg_30__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__51_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__51_/o (d04fyj03ld0b0)                     41.99               65.50      65.50 r
  fifo2/data_mem[188] (net)                     2         1.77                          0.00      65.50 r
  fifo2/data_mem_reg_30__52_/si (d04fyj03wd0b0)                    41.99                0.30 *    65.80 r
  data arrival time                                                                               65.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__52_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.13     238.87
  data required time                                                                             238.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.87
  data arrival time                                                                              -65.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.08


  Startpoint: fifo2/data_mem_reg_21__41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__41_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__41_/o (d04fyj03ld0b0)                     42.04               65.54      65.54 r
  fifo2/data_mem[1411] (net)                    2         1.77                          0.00      65.54 r
  fifo2/data_mem_reg_21__42_/si (d04fyj03wd0b0)                    42.04                0.23 *    65.77 r
  data arrival time                                                                               65.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__42_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.15     238.85
  data required time                                                                             238.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.85
  data arrival time                                                                              -65.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.08


  Startpoint: fifo1/data_mem_reg_27__20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_27__20_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_27__20_/o (d04fyj03ld0b0)                     93.21              108.91     108.91 r
  fifo1/data_mem[308] (net)                     2         5.51                          0.00     108.91 r
  fifo1/data_mem_reg_27__21_/si (d04fyj03ld0b0)                    93.21                3.58 *   112.49 r
  data arrival time                                                                              112.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_27__21_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.36     285.64
  data required time                                                                             285.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.64
  data arrival time                                                                             -112.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.15


  Startpoint: fifo2/data_mem_reg_29__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__106_/o (d04fyj03ld0b0)                    92.50              108.34     108.34 r
  fifo2/data_mem[380] (net)                     2         5.45                          0.00     108.34 r
  fifo2/data_mem_reg_29__107_/si (d04fyj03ld0b0)                   92.50                4.28 *   112.62 r
  data arrival time                                                                              112.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.23     285.77
  data required time                                                                             285.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.77
  data arrival time                                                                             -112.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.15


  Startpoint: init_mask_alu0_seed2_reg_140_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_140_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_140_/o (d04fyj03wd0b0)                  35.20               69.44      69.44 r
  n22689 (net)                                  1         0.88                          0.00      69.44 r
  init_mask_alu0_seed2_reg_141_/si (d04fyj03wd0b0)                 35.20                0.09 *    69.53 r
  data arrival time                                                                               69.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_141_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -207.29     242.71
  data required time                                                                             242.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.71
  data arrival time                                                                              -69.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.18


  Startpoint: fifo2/data_mem_reg_17__88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__88_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__88_/o (d04fyj03ld0b0)                     41.89               65.40      65.40 r
  fifo2/data_mem[2006] (net)                    2         1.76                          0.00      65.40 r
  fifo2/data_mem_reg_17__89_/si (d04fyj03wd0b0)                    41.89                0.29 *    65.68 r
  data arrival time                                                                               65.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__89_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.07     238.93
  data required time                                                                             238.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.93
  data arrival time                                                                              -65.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.25


  Startpoint: init_mask_alu0_seed3_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_3_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_3_/o (d04fyj03ld0b0)                    41.74               65.25      65.25 r
  n22683 (net)                                  1         1.75                          0.00      65.25 r
  init_mask_alu0_seed3_reg_4_/si (d04fyj03wd0b0)                   41.74                0.52 *    65.77 r
  data arrival time                                                                               65.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_4_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.95     239.05
  data required time                                                                             239.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.05
  data arrival time                                                                              -65.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.29


  Startpoint: fifo0/data_mem_reg_27__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_27__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_27__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_27__29_/o (d04fyj03ld0b0)                     92.27              108.16     108.16 r
  fifo0/data_mem_27__29_ (net)                  2         5.44                          0.00     108.16 r
  fifo0/data_mem_reg_27__30_/si (d04fyj03ld0b0)                    92.27                4.36 *   112.52 r
  data arrival time                                                                              112.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_27__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.19     285.81
  data required time                                                                             285.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.81
  data arrival time                                                                             -112.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.30


  Startpoint: init_mask_alu0_seed2_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_123_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_123_/o (d04fyj03ld0b0)                  41.91               65.41      65.41 r
  init_mask_alu0_seed2[123] (net)               2         1.76                          0.00      65.41 r
  init_mask_alu0_seed2_reg_124_/si (d04fyj03wd0b0)                 41.91                0.25 *    65.66 r
  data arrival time                                                                               65.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_124_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.04     238.96
  data required time                                                                             238.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.96
  data arrival time                                                                              -65.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.30


  Startpoint: init_mask_alu0_seed7_reg_130_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_130_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_130_/o (d04fyj03ld0b0)                  41.93               65.43      65.43 r
  init_mask_alu0_seed7_130 (net)                2         1.76                          0.00      65.43 r
  init_mask_alu0_seed7_reg_131_/si (d04fyj03wd0b0)                 41.93                0.21 *    65.64 r
  data arrival time                                                                               65.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_131_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -211.05     238.95
  data required time                                                                             238.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.95
  data arrival time                                                                              -65.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.31


  Startpoint: fifo0/data_mem_reg_25__29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_25__29_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_25__29_/o (d04fyj03ld0b0)                     92.17              108.08     108.08 r
  fifo0/data_mem_25__29_ (net)                  2         5.43                          0.00     108.08 r
  fifo0/data_mem_reg_25__30_/si (d04fyj03ld0b0)                    92.17                4.40 *   112.48 r
  data arrival time                                                                              112.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__30_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.17     285.83
  data required time                                                                             285.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.83
  data arrival time                                                                             -112.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.35


  Startpoint: fifo2/data_mem_reg_2__102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__102_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__102_/o (d04fyj03ld0b0)                     41.78               65.29      65.29 r
  fifo2/data_mem[4075] (net)                    2         1.75                          0.00      65.29 r
  fifo2/data_mem_reg_2__103_/si (d04fyj03wd0b0)                    41.78                0.28 *    65.58 r
  data arrival time                                                                               65.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__103_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.01     238.99
  data required time                                                                             238.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.99
  data arrival time                                                                              -65.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.41


  Startpoint: fifo2/data_mem_reg_12__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__51_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__51_/o (d04fyj03ld0b0)                     41.80               65.31      65.31 r
  fifo2/data_mem[2654] (net)                    2         1.75                          0.00      65.31 r
  fifo2/data_mem_reg_12__52_/si (d04fyj03wd0b0)                    41.80                0.26 *    65.57 r
  data arrival time                                                                               65.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__52_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -211.02     238.98
  data required time                                                                             238.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.98
  data arrival time                                                                              -65.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.41


  Startpoint: fifo2/data_mem_reg_5__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__121_/o (d04fyj03ld0b0)                     92.24              108.14     108.14 r
  fifo2/data_mem[3683] (net)                    2         5.44                          0.00     108.14 r
  fifo2/data_mem_reg_5__122_/si (d04fyj03ld0b0)                    92.24                4.26 *   112.40 r
  data arrival time                                                                              112.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.18     285.82
  data required time                                                                             285.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.82
  data arrival time                                                                             -112.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.42


  Startpoint: init_mask_in0_seed5_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_126_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_126_/o (d04fyj03ld0c0)                   75.52              100.13     100.13 r
  n22177 (net)                                  1         9.23                          0.00     100.13 r
  init_mask_in0_seed5_reg_127_/si (d04fyj03ld0b0)                  76.65               15.16 *   115.29 r
  data arrival time                                                                              115.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_127_/clk (d04fyj03ld0b0)                                      0.00     450.00 r
  library setup time                                                                 -161.27     288.73
  data required time                                                                             288.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.73
  data arrival time                                                                             -115.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.44


  Startpoint: init_mask_in0_seed6_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_27_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_27_/o (d04fyj03ld0b0)                    41.82               65.33      65.33 r
  init_mask_in0_seed6_27 (net)                  2         1.76                          0.00      65.33 r
  init_mask_in0_seed6_reg_28_/si (d04fyj03wd0b0)                   41.82                0.24 *    65.56 r
  data arrival time                                                                               65.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_28_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.99     239.01
  data required time                                                                             239.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.01
  data arrival time                                                                              -65.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.44


  Startpoint: init_mask_in0_seed2_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_14_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_14_/o (d04fyj03ld0b0)                    41.86               65.36      65.36 r
  init_mask_in0_seed2_14 (net)                  2         1.76                          0.00      65.36 r
  init_mask_in0_seed2_reg_15_/si (d04fyj03wd0b0)                   41.86                0.14 *    65.50 r
  data arrival time                                                                               65.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_15_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -211.01     238.99
  data required time                                                                             238.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             238.99
  data arrival time                                                                              -65.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.49


  Startpoint: init_mask_alu0_mask_reg_5__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_5__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_5__91_/clk (d04fyj03ld0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_5__91_/o (d04fyj03ld0b0)                 39.77               63.37      63.37 r
  mask_alu[347] (net)                           2         1.62                          0.00      63.37 r
  U21107/a (d04bfn00lnub5)                                         39.77                0.06 *    63.44 r
  U21107/o (d04bfn00lnub5)                                         37.09               56.17     119.61 r
  n23628 (net)                                  2         4.94                          0.00     119.61 r
  init_mask_alu0_mask_reg_5__92_/si (d04fyj03ld0c0)                37.09                2.23 *   121.84 r
  data arrival time                                                                              121.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_5__92_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -154.66     295.34
  data required time                                                                             295.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             295.34
  data arrival time                                                                             -121.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.50


  Startpoint: fifo2/data_mem_reg_21__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__121_/o (d04fyj03ld0b0)                    92.22              108.12     108.12 r
  fifo2/data_mem[1491] (net)                    2         5.43                          0.00     108.12 r
  fifo2/data_mem_reg_21__122_/si (d04fyj03ld0b0)                   92.22                4.19 *   112.31 r
  data arrival time                                                                              112.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -164.18     285.82
  data required time                                                                             285.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.82
  data arrival time                                                                             -112.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.51


  Startpoint: fifo1/data_mem_reg_30__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_30__14_/clk (d04fyj03ld0c0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_30__14_/o (d04fyj03ld0c0)                     76.93              101.29     101.29 r
  fifo1/data_mem[86] (net)                      2         9.47                          0.00     101.29 r
  fifo1/data_mem_reg_30__15_/si (d04fyj03ld0b0)                    77.75               13.69 *   114.97 r
  data arrival time                                                                              114.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_30__15_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -161.48     288.52
  data required time                                                                             288.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.52
  data arrival time                                                                             -114.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.55


  Startpoint: init_mask_in0_seed1_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_66_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_66_/o (d04fyj03ld0b0)                    41.73               65.25      65.25 r
  init_mask_in0_seed1_66 (net)                  2         1.75                          0.00      65.25 r
  init_mask_in0_seed1_reg_67_/si (d04fyj03wd0b0)                   41.73                0.26 *    65.50 r
  data arrival time                                                                               65.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_67_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.94     239.06
  data required time                                                                             239.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.06
  data arrival time                                                                              -65.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.55


  Startpoint: fifo1/data_mem_reg_1__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_1__71_/clk (d04fyj03nd0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_1__71_/o (d04fyj03nd0b0)                      94.50              100.08     100.08 r
  fifo1/data_mem[2231] (net)                    2         8.61                          0.00     100.08 r
  fifo1/data_mem_reg_2__0_/si (d04fyj03ld0b0)                      94.50               11.71 *   111.79 r
  data arrival time                                                                              111.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_2__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.60     285.40
  data required time                                                                             285.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.40
  data arrival time                                                                             -111.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.61


  Startpoint: fifo2/data_mem_reg_8__60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__60_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__60_/o (d04fyj03ld0b0)                      41.67               65.19      65.19 r
  fifo2/data_mem[3211] (net)                    2         1.75                          0.00      65.19 r
  fifo2/data_mem_reg_8__61_/si (d04fyj03wd0b0)                     41.67                0.22 *    65.40 r
  data arrival time                                                                               65.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__61_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.95     239.05
  data required time                                                                             239.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.05
  data arrival time                                                                              -65.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.65


  Startpoint: init_mask_in0_seed4_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_93_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_93_/o (d04fyj03wd0b0)                    34.90               69.14      69.14 r
  n22242 (net)                                  1         0.86                          0.00      69.14 r
  init_mask_in0_seed4_reg_94_/si (d04fyj03wd0b0)                   34.90                0.09 *    69.23 r
  data arrival time                                                                               69.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_94_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.12     242.88
  data required time                                                                             242.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.88
  data arrival time                                                                              -69.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.65


  Startpoint: fifo2/data_mem_reg_8__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__121_/o (d04fyj03ld0b0)                     92.00              107.95     107.95 r
  fifo2/data_mem[3272] (net)                    2         5.42                          0.00     107.95 r
  fifo2/data_mem_reg_8__122_/si (d04fyj03ld0b0)                    92.00                4.25 *   112.20 r
  data arrival time                                                                              112.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.14     285.86
  data required time                                                                             285.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.86
  data arrival time                                                                             -112.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.66


  Startpoint: fifo2/data_rd_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_rd_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_rd_reg_106_/clk (d04fyj03yd0c0)                        0.00                0.00       0.00 r
  fifo2/data_rd_reg_106_/o (d04fyj03yd0c0)                         22.07               37.65      37.65 r
  fifo2/data_rd[106] (net)                      2         3.13                          0.00      37.65 r
  fifo2/U394/a (d04bfn00wn0a5)                                     22.07                0.09 *    37.73 r
  fifo2/U394/o (d04bfn00wn0a5)                                    151.20              135.43     173.17 r
  fifo2/n4168 (net)                             1         8.17                          0.00     173.17 r
  fifo2/data_rd_reg_107_/si (d04fyj03yd0c0)                       151.20               11.33 *   184.50 r
  data arrival time                                                                              184.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_rd_reg_107_/clk (d04fyj03yd0c0)                                            0.00     450.00 r
  library setup time                                                                  -91.84     358.16
  data required time                                                                             358.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             358.16
  data arrival time                                                                             -184.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.66


  Startpoint: fifo2/data_mem_reg_25__96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__96_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__96_/o (d04fyj03ld0b0)                     41.67               65.19      65.19 r
  fifo2/data_mem[918] (net)                     2         1.75                          0.00      65.19 r
  fifo2/data_mem_reg_25__97_/si (d04fyj03wd0b0)                    41.67                0.19 *    65.38 r
  data arrival time                                                                               65.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__97_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.95     239.05
  data required time                                                                             239.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.05
  data arrival time                                                                              -65.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.67


  Startpoint: init_mask_in0_seed1_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_53_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_53_/o (d04fyj03ld0b0)                    41.64               65.16      65.16 r
  init_mask_in0_seed1[53] (net)                 2         1.74                          0.00      65.16 r
  init_mask_in0_seed1_reg_54_/si (d04fyj03wd0b0)                   41.64                0.23 *    65.39 r
  data arrival time                                                                               65.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_54_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.93     239.07
  data required time                                                                             239.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.07
  data arrival time                                                                              -65.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.68


  Startpoint: fifo2/data_mem_reg_23__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__71_/o (d04fyj03ld0b0)                     41.59               65.11      65.11 r
  fifo2/data_mem[1167] (net)                    2         1.74                          0.00      65.11 r
  fifo2/data_mem_reg_23__72_/si (d04fyj03wd0b0)                    41.59                0.30 *    65.41 r
  data arrival time                                                                               65.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.90     239.10
  data required time                                                                             239.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.10
  data arrival time                                                                              -65.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.69


  Startpoint: fifo0/data_mem_reg_20__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_20__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_20__71_/o (d04fyj03ld0b0)                     91.54              107.58     107.58 r
  fifo0/data_mem_20__71_ (net)                  2         5.38                          0.00     107.58 r
  fifo0/data_mem_reg_21__0_/si (d04fyj03ld0b0)                     91.54                4.68 *   112.26 r
  data arrival time                                                                              112.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_21__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.05     285.95
  data required time                                                                             285.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.95
  data arrival time                                                                             -112.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.69


  Startpoint: fifo2/data_mem_reg_5__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__73_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__73_/o (d04fyj03ld0b0)                      41.63               65.15      65.15 r
  fifo2/data_mem[3635] (net)                    2         1.74                          0.00      65.15 r
  fifo2/data_mem_reg_5__74_/si (d04fyj03wd0b0)                     41.63                0.23 *    65.37 r
  data arrival time                                                                               65.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__74_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.92     239.08
  data required time                                                                             239.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.08
  data arrival time                                                                              -65.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.70


  Startpoint: fifo2/data_mem_reg_17__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__98_/o (d04fyj03ld0b0)                     41.58               65.10      65.10 r
  fifo2/data_mem[2016] (net)                    2         1.74                          0.00      65.10 r
  fifo2/data_mem_reg_17__99_/si (d04fyj03wd0b0)                    41.58                0.27 *    65.37 r
  data arrival time                                                                               65.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.90     239.10
  data required time                                                                             239.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.10
  data arrival time                                                                              -65.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.74


  Startpoint: fifo2/data_mem_reg_9__63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_9__63_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_9__63_/o (d04fyj03ld0b0)                      41.69               65.21      65.21 r
  fifo2/data_mem[3077] (net)                    2         1.75                          0.00      65.21 r
  fifo2/data_mem_reg_9__64_/si (d04fyj03wd0b0)                     41.69                0.09 *    65.30 r
  data arrival time                                                                               65.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_9__64_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.96     239.04
  data required time                                                                             239.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.04
  data arrival time                                                                              -65.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.74


  Startpoint: fifo2/data_mem_reg_25__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__87_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__87_/o (d04fyj03ld0b0)                     41.57               65.09      65.09 r
  fifo2/data_mem[909] (net)                     2         1.74                          0.00      65.09 r
  fifo2/data_mem_reg_25__88_/si (d04fyj03wd0b0)                    41.57                0.27 *    65.36 r
  data arrival time                                                                               65.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__88_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.89     239.11
  data required time                                                                             239.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.11
  data arrival time                                                                              -65.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.75


  Startpoint: fifo2/data_mem_reg_15__70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__70_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__70_/o (d04fyj03ld0b0)                     41.55               65.07      65.07 r
  fifo2/data_mem[2262] (net)                    2         1.74                          0.00      65.07 r
  fifo2/data_mem_reg_15__71_/si (d04fyj03wd0b0)                    41.55                0.29 *    65.36 r
  data arrival time                                                                               65.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__71_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.88     239.12
  data required time                                                                             239.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.12
  data arrival time                                                                              -65.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.76


  Startpoint: init_mask_in0_seed4_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_86_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_86_/o (d04fyj03wd0b0)                    34.80               69.05      69.05 r
  n22249 (net)                                  1         0.86                          0.00      69.05 r
  init_mask_in0_seed4_reg_87_/si (d04fyj03wd0b0)                   34.80                0.08 *    69.13 r
  data arrival time                                                                               69.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_87_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -207.07     242.93
  data required time                                                                             242.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             242.93
  data arrival time                                                                              -69.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.81


  Startpoint: fifo2/data_mem_reg_15__75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__75_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__75_/o (d04fyj03ld0b0)                     41.55               65.07      65.07 r
  fifo2/data_mem[2267] (net)                    2         1.74                          0.00      65.07 r
  fifo2/data_mem_reg_15__76_/si (d04fyj03wd0b0)                    41.55                0.24 *    65.31 r
  data arrival time                                                                               65.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__76_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.88     239.12
  data required time                                                                             239.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.12
  data arrival time                                                                              -65.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.81


  Startpoint: fifo2/data_mem_reg_16__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__14_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__14_/o (d04fyj03ld0b0)                     41.53               65.06      65.06 r
  fifo2/data_mem[2069] (net)                    2         1.74                          0.00      65.06 r
  fifo2/data_mem_reg_16__15_/si (d04fyj03wd0b0)                    41.53                0.24 *    65.29 r
  data arrival time                                                                               65.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__15_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.87     239.13
  data required time                                                                             239.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.13
  data arrival time                                                                              -65.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.84


  Startpoint: fifo1/data_mem_reg_26__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_26__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_26__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_26__6_/o (d04fyj03ld0b0)                      91.67              107.68     107.68 r
  fifo1/data_mem[366] (net)                     2         5.39                          0.00     107.68 r
  fifo1/data_mem_reg_26__7_/si (d04fyj03ld0b0)                     91.67                4.31 *   111.99 r
  data arrival time                                                                              111.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_26__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.07     285.93
  data required time                                                                             285.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.93
  data arrival time                                                                             -111.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.94


  Startpoint: init_mask_in0_seed0_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_22_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_22_/o (d04fyj03ld0b0)                    41.52               65.04      65.04 r
  init_mask_in0_seed0_22 (net)                  2         1.74                          0.00      65.04 r
  init_mask_in0_seed0_reg_23_/si (d04fyj03wd0b0)                   41.52                0.20 *    65.24 r
  data arrival time                                                                               65.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_23_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.82     239.18
  data required time                                                                             239.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.18
  data arrival time                                                                              -65.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.94


  Startpoint: init_mask_in0_mask_reg_4__21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_4__21_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_4__21_/o (d04fyj03nd0c0)                  53.04               71.84      71.84 r
  mask_in[149] (net)                            3         9.04                          0.00      71.84 r
  U20865/a (d04bfn00wd0c7)                                         53.04                0.71 *    72.55 r
  U20865/o (d04bfn00wd0c7)                                         51.46               89.46     162.01 r
  n21194 (net)                                  3         8.11                          0.00     162.01 r
  init_mask_in0_mask_reg_4__22_/si (d04fyj03nd0c0)                 51.46                0.82 *   162.83 r
  data arrival time                                                                              162.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_4__22_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.23     336.77
  data required time                                                                             336.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.77
  data arrival time                                                                             -162.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.94


  Startpoint: fifo2/data_mem_reg_25__101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__101_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__101_/o (d04fyj03ld0b0)                    41.46               64.99      64.99 r
  fifo2/data_mem[923] (net)                     2         1.73                          0.00      64.99 r
  fifo2/data_mem_reg_25__102_/si (d04fyj03wd0b0)                   41.46                0.19 *    65.18 r
  data arrival time                                                                               65.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__102_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.83     239.17
  data required time                                                                             239.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.17
  data arrival time                                                                              -65.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.98


  Startpoint: fifo2/data_mem_reg_27__96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__96_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__96_/o (d04fyj03ld0b0)                     41.47               64.99      64.99 r
  fifo2/data_mem[644] (net)                     2         1.73                          0.00      64.99 r
  fifo2/data_mem_reg_27__97_/si (d04fyj03wd0b0)                    41.47                0.18 *    65.18 r
  data arrival time                                                                               65.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__97_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.83     239.17
  data required time                                                                             239.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.17
  data arrival time                                                                              -65.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    173.99


  Startpoint: fifo1/data_mem_reg_20__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_20__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_20__6_/o (d04fyj03ld0b0)                      91.32              107.41     107.41 r
  fifo1/data_mem[798] (net)                     2         5.37                          0.00     107.41 r
  fifo1/data_mem_reg_20__7_/si (d04fyj03ld0b0)                     91.32                4.55 *   111.95 r
  data arrival time                                                                              111.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_20__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.01     285.99
  data required time                                                                             285.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.99
  data arrival time                                                                             -111.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.04


  Startpoint: check_ecc_in1_secded_in0_data_encoded_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in1_secded_in0_data_encoded_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in1_secded_in0_data_encoded_reg_0_/clk (d04fyj03ld0c0)     0.00             0.00 #     0.00 r
  check_ecc_in1_secded_in0_data_encoded_reg_0_/o (d04fyj03ld0c0)    38.86              66.39      66.39 r
  check_ecc_in1_secded_in0_data_encoded_0_ (net)     3     3.38                         0.00      66.39 r
  check_ecc_in1_secded_in0_data_encoded_reg_1_/si (d04fyj03wd0b0)    38.86              0.23 *    66.62 r
  data arrival time                                                                               66.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in1_secded_in0_data_encoded_reg_1_/clk (d04fyj03wd0b0)                      0.00     450.00 r
  library setup time                                                                 -209.33     240.67
  data required time                                                                             240.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.67
  data arrival time                                                                              -66.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.04


  Startpoint: init_mask_alu0_mask_reg_1__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_1__50_/clk (d04fyj03ld0c0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_1__50_/o (d04fyj03ld0c0)                 85.93              108.63     108.63 r
  mask_alu[818] (net)                           3        10.94                          0.00     108.63 r
  init_mask_alu0_mask_reg_1__51_/si (d04fyj03ld0c0)                85.93                0.63 *   109.26 r
  data arrival time                                                                              109.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_1__51_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -166.69     283.31
  data required time                                                                             283.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.31
  data arrival time                                                                             -109.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.05


  Startpoint: fifo2/data_mem_reg_21__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__98_/o (d04fyj03ld0b0)                     41.35               64.88      64.88 r
  fifo2/data_mem[1468] (net)                    2         1.72                          0.00      64.88 r
  fifo2/data_mem_reg_21__99_/si (d04fyj03wd0b0)                    41.35                0.26 *    65.14 r
  data arrival time                                                                               65.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.77     239.23
  data required time                                                                             239.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.23
  data arrival time                                                                              -65.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.09


  Startpoint: fifo2/data_mem_reg_25__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_25__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_25__67_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_25__67_/o (d04fyj03ld0b0)                     41.36               64.89      64.89 r
  fifo2/data_mem[889] (net)                     2         1.72                          0.00      64.89 r
  fifo2/data_mem_reg_25__68_/si (d04fyj03wd0b0)                    41.36                0.24 *    65.13 r
  data arrival time                                                                               65.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_25__68_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.78     239.22
  data required time                                                                             239.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.22
  data arrival time                                                                              -65.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.10


  Startpoint: fifo1/data_mem_reg_14__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_14__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_14__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_14__36_/o (d04fyj03ld0b0)                     91.49              107.54     107.54 r
  fifo1/data_mem[1260] (net)                    2         5.38                          0.00     107.54 r
  fifo1/data_mem_reg_14__37_/si (d04fyj03ld0b0)                    91.49                4.30 *   111.84 r
  data arrival time                                                                              111.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_14__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.04     285.96
  data required time                                                                             285.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.96
  data arrival time                                                                             -111.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.12


  Startpoint: init_mask_in0_seed5_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_22_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_22_/o (d04fyj03ld0b0)                    41.36               64.89      64.89 r
  init_mask_in0_seed5_22 (net)                  2         1.73                          0.00      64.89 r
  init_mask_in0_seed5_reg_23_/si (d04fyj03wd0b0)                   41.36                0.21 *    65.10 r
  data arrival time                                                                               65.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_23_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.73     239.27
  data required time                                                                             239.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.27
  data arrival time                                                                              -65.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.17


  Startpoint: fifo2/data_mem_reg_29__66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__66_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__66_/o (d04fyj03ld0b0)                     41.27               64.80      64.80 r
  fifo2/data_mem[340] (net)                     2         1.72                          0.00      64.80 r
  fifo2/data_mem_reg_29__67_/si (d04fyj03wd0b0)                    41.27                0.28 *    65.09 r
  data arrival time                                                                               65.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__67_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.73     239.27
  data required time                                                                             239.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.27
  data arrival time                                                                              -65.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.19


  Startpoint: init_mask_alu0_seed6_reg_255_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_255_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_255_/o (d04fyj03ld0b0)                  87.25              104.15     104.15 r
  n22444 (net)                                  1         5.07                          0.00     104.15 r
  init_mask_alu0_seed7_reg_0_/si (d04fyj03ld0c0)                   87.25                4.64 *   108.80 r
  data arrival time                                                                              108.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_0_/clk (d04fyj03ld0c0)                                       0.00     450.00 r
  library setup time                                                                 -166.94     283.06
  data required time                                                                             283.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.06
  data arrival time                                                                             -108.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.26


  Startpoint: fifo2/data_mem_reg_21__19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__19_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__19_/o (d04fyj03ld0b0)                     41.26               64.79      64.79 r
  fifo2/data_mem[1389] (net)                    2         1.72                          0.00      64.79 r
  fifo2/data_mem_reg_21__20_/si (d04fyj03wd0b0)                    41.26                0.21 *    65.00 r
  data arrival time                                                                               65.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__20_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.72     239.28
  data required time                                                                             239.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.28
  data arrival time                                                                              -65.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.28


  Startpoint: init_mask_alu0_seed7_reg_238_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_239_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_238_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_238_/o (d04fyj03wd0b0)                  34.49               68.74      68.74 r
  n22331 (net)                                  1         0.84                          0.00      68.74 r
  init_mask_alu0_seed7_reg_239_/si (d04fyj03wd0b0)                 34.49                0.08 *    68.83 r
  data arrival time                                                                               68.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_239_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -206.89     243.11
  data required time                                                                             243.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.11
  data arrival time                                                                              -68.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.28


  Startpoint: fifo0/data_mem_reg_23__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_23__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_23__68_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_23__68_/o (d04fyj03ld0b0)                     41.26               64.79      64.79 r
  fifo0/data_mem_23__68_ (net)                  2         1.72                          0.00      64.79 r
  fifo0/data_mem_reg_23__69_/si (d04fyj03wd0b0)                    41.26                0.20 *    64.99 r
  data arrival time                                                                               64.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_23__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.72     239.28
  data required time                                                                             239.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.28
  data arrival time                                                                              -64.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.29


  Startpoint: fifo2/data_mem_reg_23__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_23__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_23__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_23__98_/o (d04fyj03ld0b0)                     41.22               64.76      64.76 r
  fifo2/data_mem[1194] (net)                    2         1.72                          0.00      64.76 r
  fifo2/data_mem_reg_23__99_/si (d04fyj03wd0b0)                    41.22                0.24 *    65.01 r
  data arrival time                                                                               65.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_23__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.70     239.30
  data required time                                                                             239.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.30
  data arrival time                                                                              -65.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.29


  Startpoint: init_mask_alu0_mask_reg_1__14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_1__14_/clk (d04fyj03ld0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_1__14_/o (d04fyj03ld0b0)                 91.51              107.56     107.56 r
  mask_alu[782] (net)                           3         5.38                          0.00     107.56 r
  init_mask_alu0_mask_reg_1__15_/si (d04fyj03ld0c0)                91.51                0.31 *   107.87 r
  data arrival time                                                                              107.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_1__15_/clk (d04fyj03ld0c0)                                    0.00     450.00 r
  library setup time                                                                 -167.78     282.22
  data required time                                                                             282.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             282.22
  data arrival time                                                                             -107.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.35


  Startpoint: fifo1/data_mem_reg_19__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_19__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_19__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_19__36_/o (d04fyj03ld0b0)                     91.36              107.44     107.44 r
  fifo1/data_mem[900] (net)                     2         5.37                          0.00     107.44 r
  fifo1/data_mem_reg_19__37_/si (d04fyj03ld0b0)                    91.36                4.19 *   111.62 r
  data arrival time                                                                              111.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_19__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.02     285.98
  data required time                                                                             285.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.98
  data arrival time                                                                             -111.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.36


  Startpoint: fifo2/data_mem_reg_19__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__73_/o (d04fyj03ld0b0)                     41.29               64.82      64.82 r
  fifo2/data_mem[1717] (net)                    2         1.72                          0.00      64.82 r
  fifo2/data_mem_reg_19__74_/si (d04fyj03wd0b0)                    41.29                0.08 *    64.90 r
  data arrival time                                                                               64.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.74     239.26
  data required time                                                                             239.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.26
  data arrival time                                                                              -64.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.36


  Startpoint: fifo0/data_mem_reg_6__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_6__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_6__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_6__25_/o (d04fyj03ld0b0)                      91.10              107.23     107.23 r
  fifo0/data_mem_6__25_ (net)                   2         5.35                          0.00     107.23 r
  fifo0/data_mem_reg_6__26_/si (d04fyj03ld0b0)                     91.10                4.38 *   111.61 r
  data arrival time                                                                              111.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_6__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.97     286.03
  data required time                                                                             286.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.03
  data arrival time                                                                             -111.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.43


  Startpoint: init_mask_alu0_seed6_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_0_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_0_/o (d04fyj03wd0b0)                    34.39               68.64      68.64 r
  n22571 (net)                                  1         0.84                          0.00      68.64 r
  init_mask_alu0_seed6_reg_1_/si (d04fyj03wd0b0)                   34.39                0.08 *    68.72 r
  data arrival time                                                                               68.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_1_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -206.84     243.16
  data required time                                                                             243.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.16
  data arrival time                                                                              -68.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.44


  Startpoint: fifo2/data_mem_reg_17__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__73_/o (d04fyj03ld0b0)                     41.11               64.65      64.65 r
  fifo2/data_mem[1991] (net)                    2         1.71                          0.00      64.65 r
  fifo2/data_mem_reg_17__74_/si (d04fyj03wd0b0)                    41.11                0.27 *    64.92 r
  data arrival time                                                                               64.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.64     239.36
  data required time                                                                             239.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.36
  data arrival time                                                                              -64.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.44


  Startpoint: fifo0/data_mem_reg_7__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_7__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_7__25_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo0/data_mem_reg_7__25_/o (d04fyj03ld0b0)                      90.94              107.10     107.10 r
  fifo0/data_mem_7__25_ (net)                   2         5.34                          0.00     107.10 r
  fifo0/data_mem_reg_7__26_/si (d04fyj03ld0b0)                     90.94                4.51 *   111.61 r
  data arrival time                                                                              111.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_7__26_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.94     286.06
  data required time                                                                             286.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.06
  data arrival time                                                                             -111.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.45


  Startpoint: fifo1/data_mem_reg_9__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_9__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__36_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__36_/o (d04fyj03ld0b0)                      91.58              107.61     107.61 r
  fifo1/data_mem[1620] (net)                    2         5.39                          0.00     107.61 r
  fifo1/data_mem_reg_9__37_/si (d04fyj03ld0b0)                     91.58                3.88 *   111.49 r
  data arrival time                                                                              111.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_9__37_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.06     285.94
  data required time                                                                             285.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.94
  data arrival time                                                                             -111.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.45


  Startpoint: fifo2/data_mem_reg_8__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__136_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__136_/o (d04fyj03nd0b0)                     93.92               99.65      99.65 r
  fifo2/data_mem[3287] (net)                    2         8.55                          0.00      99.65 r
  fifo2/data_mem_reg_9__0_/si (d04fyj03ld0b0)                      93.92               11.38 *   111.03 r
  data arrival time                                                                              111.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_9__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -164.49     285.51
  data required time                                                                             285.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.51
  data arrival time                                                                             -111.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.48


  Startpoint: init_mask_alu0_seed0_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_120_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_120_/o (d04fyj03ld0b0)                  41.19               64.73      64.73 r
  init_mask_alu0_seed0[120] (net)               2         1.71                          0.00      64.73 r
  init_mask_alu0_seed0_reg_121_/si (d04fyj03wd0b0)                 41.19                0.15 *    64.88 r
  data arrival time                                                                               64.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_121_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.64     239.36
  data required time                                                                             239.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.36
  data arrival time                                                                              -64.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.48


  Startpoint: fifo2/data_mem_reg_4__67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__67_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__67_/o (d04fyj03ld0b0)                      41.06               64.61      64.61 r
  fifo2/data_mem[3766] (net)                    2         1.71                          0.00      64.61 r
  fifo2/data_mem_reg_4__68_/si (d04fyj03wd0b0)                     41.06                0.29 *    64.90 r
  data arrival time                                                                               64.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__68_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.61     239.39
  data required time                                                                             239.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.39
  data arrival time                                                                              -64.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.49


  Startpoint: fifo2/data_mem_reg_2__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__136_/clk (d04fyj03ld0c0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__136_/o (d04fyj03ld0c0)                     76.01              100.53     100.53 r
  fifo2/data_mem[4109] (net)                    2         9.31                          0.00     100.53 r
  fifo2/data_mem_reg_3__0_/si (d04fyj03ld0b0)                      76.84               13.64 *   114.16 r
  data arrival time                                                                              114.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_3__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -161.31     288.69
  data required time                                                                             288.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.69
  data arrival time                                                                             -114.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.53


  Startpoint: init_mask_in0_seed1_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_7_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_7_/o (d04fyj03ld0b0)                     40.91               64.46      64.46 r
  n22302 (net)                                  1         1.70                          0.00      64.46 r
  init_mask_in0_seed1_reg_8_/si (d04fyj03wd0b0)                    40.91                0.53 *    64.98 r
  data arrival time                                                                               64.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_8_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.48     239.52
  data required time                                                                             239.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.52
  data arrival time                                                                              -64.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.54


  Startpoint: fifo2/data_mem_reg_0__136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__136_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__136_/o (d04fyj03ld0b0)                     91.13              107.25     107.25 r
  fifo2/data_mem[4383] (net)                    2         5.35                          0.00     107.25 r
  fifo2/data_mem_reg_1__0_/si (d04fyj03ld0b0)                      91.13                4.23 *   111.48 r
  data arrival time                                                                              111.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__0_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -163.97     286.03
  data required time                                                                             286.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.03
  data arrival time                                                                             -111.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.55


  Startpoint: init_mask_alu0_seed7_reg_241_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_241_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_241_/o (d04fyj03wd0b0)                  34.32               68.57      68.57 r
  n22328 (net)                                  1         0.83                          0.00      68.57 r
  init_mask_alu0_seed7_reg_242_/si (d04fyj03wd0b0)                 34.32                0.08 *    68.65 r
  data arrival time                                                                               68.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_242_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -206.80     243.20
  data required time                                                                             243.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.20
  data arrival time                                                                              -68.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.55


  Startpoint: fifo2/data_mem_reg_0__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__90_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__90_/o (d04fyj03ld0b0)                      41.01               64.56      64.56 r
  fifo2/data_mem[4337] (net)                    2         1.70                          0.00      64.56 r
  fifo2/data_mem_reg_0__91_/si (d04fyj03wd0b0)                     41.01                0.26 *    64.82 r
  data arrival time                                                                               64.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__91_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.58     239.42
  data required time                                                                             239.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.42
  data arrival time                                                                              -64.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.59


  Startpoint: init_mask_in0_seed0_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_60_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_60_/o (d04fyj03ld0b0)                    41.05               64.60      64.60 r
  init_mask_in0_seed0[60] (net)                 2         1.71                          0.00      64.60 r
  init_mask_in0_seed0_reg_61_/si (d04fyj03wd0b0)                   41.05                0.22 *    64.82 r
  data arrival time                                                                               64.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_61_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.56     239.44
  data required time                                                                             239.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.44
  data arrival time                                                                              -64.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.62


  Startpoint: fifo2/data_mem_reg_14__31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_14__31_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_14__31_/o (d04fyj03ld0b0)                     41.04               64.58      64.58 r
  fifo2/data_mem[2360] (net)                    2         1.70                          0.00      64.58 r
  fifo2/data_mem_reg_14__32_/si (d04fyj03wd0b0)                    41.04                0.18 *    64.76 r
  data arrival time                                                                               64.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_14__32_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.60     239.40
  data required time                                                                             239.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.40
  data arrival time                                                                              -64.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.64


  Startpoint: fifo2/data_mem_reg_18__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_18__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_18__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_18__106_/o (d04fyj03ld0b0)                    91.16              107.27     107.27 r
  fifo2/data_mem[1887] (net)                    2         5.36                          0.00     107.27 r
  fifo2/data_mem_reg_18__107_/si (d04fyj03ld0b0)                   91.16                4.10 *   111.37 r
  data arrival time                                                                              111.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_18__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.98     286.02
  data required time                                                                             286.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.02
  data arrival time                                                                             -111.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.65


  Startpoint: fifo1/data_mem_reg_24__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_24__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_24__6_/o (d04fyj03ld0b0)                      90.87              107.04     107.04 r
  fifo1/data_mem[510] (net)                     2         5.33                          0.00     107.04 r
  fifo1/data_mem_reg_24__7_/si (d04fyj03ld0b0)                     90.87                4.37 *   111.41 r
  data arrival time                                                                              111.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_24__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.92     286.08
  data required time                                                                             286.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.08
  data arrival time                                                                             -111.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.67


  Startpoint: fifo1/data_mem_reg_7__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_7__6_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo1/data_mem_reg_7__6_/o (d04fyj03ld0b0)                       90.98              107.14     107.14 r
  fifo1/data_mem[1734] (net)                    2         5.34                          0.00     107.14 r
  fifo1/data_mem_reg_7__7_/si (d04fyj03ld0b0)                      90.98                4.21 *   111.35 r
  data arrival time                                                                              111.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_7__7_/clk (d04fyj03ld0b0)                                          0.00     450.00 r
  library setup time                                                                 -163.95     286.05
  data required time                                                                             286.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.05
  data arrival time                                                                             -111.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.71


  Startpoint: init_mask_in0_seed1_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_22_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_22_/o (d04fyj03ld0b0)                    41.05               64.59      64.59 r
  init_mask_in0_seed1_22 (net)                  2         1.70                          0.00      64.59 r
  init_mask_in0_seed1_reg_23_/si (d04fyj03wd0b0)                   41.05                0.12 *    64.71 r
  data arrival time                                                                               64.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_23_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.56     239.44
  data required time                                                                             239.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.44
  data arrival time                                                                              -64.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.73


  Startpoint: fifo2/data_mem_reg_22__31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__31_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__31_/o (d04fyj03ld0b0)                     40.87               64.43      64.43 r
  fifo2/data_mem[1264] (net)                    2         1.69                          0.00      64.43 r
  fifo2/data_mem_reg_22__32_/si (d04fyj03wd0b0)                    40.87                0.27 *    64.70 r
  data arrival time                                                                               64.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__32_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.51     239.49
  data required time                                                                             239.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.49
  data arrival time                                                                              -64.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.79


  Startpoint: fifo2/data_mem_reg_26__88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__88_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__88_/o (d04fyj03ld0b0)                     40.90               64.45      64.45 r
  fifo2/data_mem[773] (net)                     2         1.69                          0.00      64.45 r
  fifo2/data_mem_reg_26__89_/si (d04fyj03wd0b0)                    40.90                0.24 *    64.69 r
  data arrival time                                                                               64.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__89_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.52     239.48
  data required time                                                                             239.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.48
  data arrival time                                                                              -64.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.79


  Startpoint: fifo2/data_mem_reg_16__95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__95_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__95_/o (d04fyj03ld0b0)                     40.90               64.46      64.46 r
  fifo2/data_mem[2150] (net)                    2         1.70                          0.00      64.46 r
  fifo2/data_mem_reg_16__96_/si (d04fyj03wd0b0)                    40.90                0.21 *    64.67 r
  data arrival time                                                                               64.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__96_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.52     239.48
  data required time                                                                             239.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.48
  data arrival time                                                                              -64.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.81


  Startpoint: init_mask_in0_mask_reg_2__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__9_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__9_/o (d04fyj03ld0c0)                   63.84               89.91      89.91 r
  mask_in[265] (net)                            3         7.32                          0.00      89.91 r
  U20939/a (d04bfn00lnud5)                                         63.84                1.66 *    91.57 r
  U20939/o (d04bfn00lnud5)                                         43.69               66.19     157.76 r
  n21660 (net)                                  3        12.43                          0.00     157.76 r
  init_mask_in0_mask_reg_2__10_/si (d04fyj03nd0c0)                 43.69                6.00 *   163.76 r
  data arrival time                                                                              163.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__10_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -111.43     338.57
  data required time                                                                             338.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             338.57
  data arrival time                                                                             -163.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.81


  Startpoint: fifo2/data_mem_reg_9__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_9__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_9__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_9__106_/o (d04fyj03ld0b0)                     90.89              107.06     107.06 r
  fifo2/data_mem[3120] (net)                    2         5.34                          0.00     107.06 r
  fifo2/data_mem_reg_9__107_/si (d04fyj03ld0b0)                    90.89                4.08 *   111.14 r
  data arrival time                                                                              111.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_9__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.93     286.07
  data required time                                                                             286.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.07
  data arrival time                                                                             -111.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.93


  Startpoint: init_mask_alu0_seed2_reg_128_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_128_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_128_/o (d04fyj03ld0b0)                  40.86               64.41      64.41 r
  init_mask_alu0_seed2_128 (net)                2         1.69                          0.00      64.41 r
  init_mask_alu0_seed2_reg_129_/si (d04fyj03wd0b0)                 40.86                0.17 *    64.57 r
  data arrival time                                                                               64.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_129_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.45     239.55
  data required time                                                                             239.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.55
  data arrival time                                                                              -64.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.97


  Startpoint: fifo2/data_mem_reg_27__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__76_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__76_/o (d04fyj03ld0b0)                     40.77               64.33      64.33 r
  fifo2/data_mem[624] (net)                     2         1.69                          0.00      64.33 r
  fifo2/data_mem_reg_27__77_/si (d04fyj03wd0b0)                    40.77                0.25 *    64.58 r
  data arrival time                                                                               64.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__77_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.45     239.55
  data required time                                                                             239.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.55
  data arrival time                                                                              -64.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.97


  Startpoint: fifo2/data_mem_reg_22__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__62_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__62_/o (d04fyj03ld0b0)                     40.78               64.34      64.34 r
  fifo2/data_mem[1295] (net)                    2         1.69                          0.00      64.34 r
  fifo2/data_mem_reg_22__63_/si (d04fyj03wd0b0)                    40.78                0.22 *    64.56 r
  data arrival time                                                                               64.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.46     239.54
  data required time                                                                             239.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.54
  data arrival time                                                                              -64.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    174.99


  Startpoint: fifo2/data_mem_reg_8__102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__102_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__102_/o (d04fyj03ld0b0)                     40.79               64.35      64.35 r
  fifo2/data_mem[3253] (net)                    2         1.69                          0.00      64.35 r
  fifo2/data_mem_reg_8__103_/si (d04fyj03wd0b0)                    40.79                0.19 *    64.54 r
  data arrival time                                                                               64.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__103_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.46     239.54
  data required time                                                                             239.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.54
  data arrival time                                                                              -64.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.00


  Startpoint: fifo2/data_mem_reg_4__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__43_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__43_/o (d04fyj03ld0b0)                      40.77               64.33      64.33 r
  fifo2/data_mem[3742] (net)                    2         1.69                          0.00      64.33 r
  fifo2/data_mem_reg_4__44_/si (d04fyj03wd0b0)                     40.77                0.21 *    64.54 r
  data arrival time                                                                               64.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__44_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.45     239.55
  data required time                                                                             239.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.55
  data arrival time                                                                              -64.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.01


  Startpoint: fifo1/data_mem_reg_16__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_16__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_16__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_16__6_/o (d04fyj03ld0b0)                      90.63              106.85     106.85 r
  fifo1/data_mem[1086] (net)                    2         5.32                          0.00     106.85 r
  fifo1/data_mem_reg_16__7_/si (d04fyj03ld0b0)                     90.63                4.24 *   111.09 r
  data arrival time                                                                              111.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_16__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.88     286.12
  data required time                                                                             286.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.12
  data arrival time                                                                             -111.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.03


  Startpoint: init_mask_in0_seed1_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_3_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_3_/o (d04fyj03wd0b0)                     33.98               68.25      68.25 r
  n22303 (net)                                  1         0.82                          0.00      68.25 r
  init_mask_in0_seed1_reg_4_/si (d04fyj03wd0b0)                    33.98                0.08 *    68.32 r
  data arrival time                                                                               68.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_4_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -206.61     243.39
  data required time                                                                             243.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.39
  data arrival time                                                                              -68.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.07


  Startpoint: fifo2/data_mem_reg_5__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__98_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__98_/o (d04fyj03ld0b0)                      40.71               64.27      64.27 r
  fifo2/data_mem[3660] (net)                    2         1.68                          0.00      64.27 r
  fifo2/data_mem_reg_5__99_/si (d04fyj03wd0b0)                     40.71                0.19 *    64.46 r
  data arrival time                                                                               64.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__99_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.42     239.58
  data required time                                                                             239.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.58
  data arrival time                                                                              -64.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.13


  Startpoint: fifo1/data_mem_reg_12__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_12__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_12__36_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_12__36_/o (d04fyj03ld0b0)                     90.59              106.82     106.82 r
  fifo1/data_mem[1404] (net)                    2         5.31                          0.00     106.82 r
  fifo1/data_mem_reg_12__37_/si (d04fyj03ld0b0)                    90.59                4.17 *   110.99 r
  data arrival time                                                                              110.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_12__37_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.87     286.13
  data required time                                                                             286.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.13
  data arrival time                                                                             -110.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.14


  Startpoint: fifo2/data_mem_reg_21__96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__96_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__96_/o (d04fyj03ld0b0)                     40.66               64.23      64.23 r
  fifo2/data_mem[1466] (net)                    2         1.68                          0.00      64.23 r
  fifo2/data_mem_reg_21__97_/si (d04fyj03wd0b0)                    40.66                0.24 *    64.47 r
  data arrival time                                                                               64.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__97_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.39     239.61
  data required time                                                                             239.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.61
  data arrival time                                                                              -64.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.14


  Startpoint: fifo2/data_mem_reg_0__88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__88_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__88_/o (d04fyj03ld0b0)                      40.65               64.22      64.22 r
  fifo2/data_mem[4335] (net)                    2         1.68                          0.00      64.22 r
  fifo2/data_mem_reg_0__89_/si (d04fyj03wd0b0)                     40.65                0.24 *    64.46 r
  data arrival time                                                                               64.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__89_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.39     239.61
  data required time                                                                             239.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.61
  data arrival time                                                                              -64.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.16


  Startpoint: init_mask_alu0_seed6_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_122_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_122_/o (d04fyj03ld0b0)                  40.65               64.21      64.21 r
  init_mask_alu0_seed6[122] (net)               2         1.68                          0.00      64.21 r
  init_mask_alu0_seed6_reg_123_/si (d04fyj03wd0b0)                 40.65                0.26 *    64.47 r
  data arrival time                                                                               64.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_123_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.34     239.66
  data required time                                                                             239.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.66
  data arrival time                                                                              -64.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.20


  Startpoint: init_mask_alu0_seed6_reg_250_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_250_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_250_/o (d04fyj03wd0b0)                  33.89               68.15      68.15 r
  n22449 (net)                                  1         0.81                          0.00      68.15 r
  init_mask_alu0_seed6_reg_251_/si (d04fyj03wd0b0)                 33.89                0.07 *    68.22 r
  data arrival time                                                                               68.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_251_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -206.56     243.44
  data required time                                                                             243.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.44
  data arrival time                                                                              -68.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.22


  Startpoint: fifo2/data_mem_reg_28__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__106_/o (d04fyj03ld0b0)                    90.85              107.03     107.03 r
  fifo2/data_mem[517] (net)                     2         5.33                          0.00     107.03 r
  fifo2/data_mem_reg_28__107_/si (d04fyj03ld0b0)                   90.85                3.81 *   110.84 r
  data arrival time                                                                              110.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.92     286.08
  data required time                                                                             286.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.08
  data arrival time                                                                             -110.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.24


  Startpoint: init_mask_in0_mask_reg_0__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__49_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__49_/o (d04fyj03ld0c0)                  60.63               86.92      86.92 r
  mask_in[433] (net)                            3         6.80                          0.00      86.92 r
  U21541/a (d04bfn00lnud5)                                         60.63                2.64 *    89.56 r
  U21541/o (d04bfn00lnud5)                                         46.41               67.45     157.01 r
  n21910 (net)                                  3        13.31                          0.00     157.01 r
  init_mask_in0_mask_reg_0__50_/si (d04fyj03nd0c0)                 46.41                5.59 *   162.60 r
  data arrival time                                                                              162.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__50_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -112.15     337.85
  data required time                                                                             337.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             337.85
  data arrival time                                                                             -162.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.25


  Startpoint: fifo2/data_mem_reg_2__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__76_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__76_/o (d04fyj03ld0b0)                      40.63               64.19      64.19 r
  fifo2/data_mem[4049] (net)                    2         1.68                          0.00      64.19 r
  fifo2/data_mem_reg_2__77_/si (d04fyj03wd0b0)                     40.63                0.17 *    64.37 r
  data arrival time                                                                               64.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__77_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.37     239.63
  data required time                                                                             239.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.63
  data arrival time                                                                              -64.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.26


  Startpoint: init_mask_alu0_seed5_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_99_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_99_/o (d04fyj03ld0b0)                   40.68               64.23      64.23 r
  init_mask_alu0_seed5[99] (net)                2         1.68                          0.00      64.23 r
  init_mask_alu0_seed5_reg_100_/si (d04fyj03wd0b0)                 40.68                0.15 *    64.39 r
  data arrival time                                                                               64.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_100_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.35     239.65
  data required time                                                                             239.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.65
  data arrival time                                                                              -64.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.26


  Startpoint: init_mask_in0_seed3_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed3_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed3_reg_63_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed3_reg_63_/o (d04fyj03ld0b0)                    37.89               61.58      61.58 r
  n22281 (net)                                  1         1.50                          0.00      61.58 r
  init_mask_in0_seed3_reg_64_/si (d04fyj03wd0c0)                   37.89                0.40 *    61.97 r
  data arrival time                                                                               61.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed3_reg_64_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -212.75     237.25
  data required time                                                                             237.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.25
  data arrival time                                                                              -61.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.27


  Startpoint: init_mask_in0_mask_reg_0__23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__23_/clk (d04fyj03ld0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__23_/o (d04fyj03ld0c0)                  59.81               86.17      86.17 r
  mask_in[407] (net)                            3         6.67                          0.00      86.17 r
  U20905/a (d04bfn00nnub5)                                         59.81                0.86 *    87.03 r
  U20905/o (d04bfn00nnub5)                                         65.15               71.05     158.08 r
  n21962 (net)                                  3        13.58                          0.00     158.08 r
  init_mask_in0_mask_reg_0__24_/si (d04fyj03nd0c0)                 65.15                2.05 *   160.14 r
  data arrival time                                                                              160.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__24_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.57     335.43
  data required time                                                                             335.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.43
  data arrival time                                                                             -160.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.29


  Startpoint: fifo2/data_mem_reg_30__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__64_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__64_/o (d04fyj03ld0b0)                     40.56               64.13      64.13 r
  fifo2/data_mem[201] (net)                     2         1.67                          0.00      64.13 r
  fifo2/data_mem_reg_30__65_/si (d04fyj03wd0b0)                    40.56                0.19 *    64.31 r
  data arrival time                                                                               64.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__65_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.33     239.67
  data required time                                                                             239.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.67
  data arrival time                                                                              -64.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.36


  Startpoint: init_mask_alu0_seed6_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_83_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_83_/o (d04fyj03ld0b0)                   40.57               64.13      64.13 r
  init_mask_alu0_seed6[83] (net)                2         1.67                          0.00      64.13 r
  init_mask_alu0_seed6_reg_84_/si (d04fyj03wd0b0)                  40.57                0.20 *    64.33 r
  data arrival time                                                                               64.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_84_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -210.29     239.71
  data required time                                                                             239.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.71
  data arrival time                                                                              -64.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.38


  Startpoint: fifo2/data_mem_reg_16__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__121_/o (d04fyj03ld0b0)                    90.47              106.72     106.72 r
  fifo2/data_mem[2176] (net)                    2         5.31                          0.00     106.72 r
  fifo2/data_mem_reg_16__122_/si (d04fyj03ld0b0)                   90.47                4.03 *   110.75 r
  data arrival time                                                                              110.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.85     286.15
  data required time                                                                             286.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.15
  data arrival time                                                                             -110.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.40


  Startpoint: init_mask_in0_mask_reg_2__41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_2__42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_2__41_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_2__41_/o (d04fyj03nd0c0)                  42.36               62.20      62.20 r
  mask_in[297] (net)                            3         6.53                          0.00      62.20 r
  U20841/a (d04bfn00wd0c7)                                         42.36                0.24 *    62.44 r
  U20841/o (d04bfn00wd0c7)                                         67.46               95.64     158.08 r
  n21622 (net)                                  3        11.07                          0.00     158.08 r
  init_mask_in0_mask_reg_2__42_/si (d04fyj03nd0c0)                 67.46                1.70 *   159.78 r
  data arrival time                                                                              159.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_2__42_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -114.80     335.20
  data required time                                                                             335.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             335.20
  data arrival time                                                                             -159.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.43


  Startpoint: fifo2/data_mem_reg_27__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__73_/o (d04fyj03ld0b0)                     40.62               64.18      64.18 r
  fifo2/data_mem[621] (net)                     2         1.68                          0.00      64.18 r
  fifo2/data_mem_reg_27__74_/si (d04fyj03wd0b0)                    40.62                0.02 *    64.20 r
  data arrival time                                                                               64.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.37     239.63
  data required time                                                                             239.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.63
  data arrival time                                                                              -64.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.43


  Startpoint: fifo2/data_mem_reg_0__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_0__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_0__50_/clk (d04fyj03wd0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_0__50_/o (d04fyj03wd0b0)                      80.13              111.36     111.36 r
  fifo2/data_mem[4297] (net)                    2         3.52                          0.00     111.36 r
  fifo2/data_mem_reg_0__51_/si (d04fyj03ld0b0)                     80.13                1.28 *   112.64 r
  data arrival time                                                                              112.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_0__51_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -161.92     288.08
  data required time                                                                             288.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.08
  data arrival time                                                                             -112.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.44


  Startpoint: init_mask_alu0_seed1_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_91_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_91_/o (d04fyj03ld0b0)                   40.51               64.08      64.08 r
  init_mask_alu0_seed1[91] (net)                2         1.67                          0.00      64.08 r
  init_mask_alu0_seed1_reg_92_/si (d04fyj03wd0b0)                  40.51                0.22 *    64.30 r
  data arrival time                                                                               64.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_92_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -210.26     239.74
  data required time                                                                             239.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.74
  data arrival time                                                                              -64.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.44


  Startpoint: fifo2/data_mem_reg_4__96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__96_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__96_/o (d04fyj03ld0b0)                      40.49               64.06      64.06 r
  fifo2/data_mem[3795] (net)                    2         1.67                          0.00      64.06 r
  fifo2/data_mem_reg_4__97_/si (d04fyj03wd0b0)                     40.49                0.19 *    64.25 r
  data arrival time                                                                               64.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__97_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.29     239.71
  data required time                                                                             239.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.71
  data arrival time                                                                              -64.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.45


  Startpoint: init_mask_in0_seed6_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_91_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_91_/o (d04fyj03wd0b0)                    33.74               68.01      68.01 r
  n22148 (net)                                  1         0.80                          0.00      68.01 r
  init_mask_in0_seed6_reg_92_/si (d04fyj03wd0b0)                   33.74                0.07 *    68.07 r
  data arrival time                                                                               68.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_92_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -206.47     243.53
  data required time                                                                             243.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.53
  data arrival time                                                                              -68.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.45


  Startpoint: fifo2/data_mem_reg_1__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__9_/clk (d04fyj03ld0b0)                      0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__9_/o (d04fyj03ld0b0)                       40.44               64.01      64.01 r
  fifo2/data_mem[4119] (net)                    2         1.66                          0.00      64.01 r
  fifo2/data_mem_reg_1__10_/si (d04fyj03wd0b0)                     40.44                0.23 *    64.24 r
  data arrival time                                                                               64.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__10_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.27     239.73
  data required time                                                                             239.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.73
  data arrival time                                                                              -64.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.49


  Startpoint: fifo2/data_mem_reg_12__30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__30_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__30_/o (d04fyj03ld0b0)                     40.45               64.02      64.02 r
  fifo2/data_mem[2633] (net)                    2         1.67                          0.00      64.02 r
  fifo2/data_mem_reg_12__31_/si (d04fyj03wd0b0)                    40.45                0.21 *    64.23 r
  data arrival time                                                                               64.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__31_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.27     239.73
  data required time                                                                             239.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.73
  data arrival time                                                                              -64.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.50


  Startpoint: fifo1/data_mem_reg_18__27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_18__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_18__27_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_18__27_/o (d04fyj03ld0b0)                     90.06              106.40     106.40 r
  fifo1/data_mem[963] (net)                     2         5.28                          0.00     106.40 r
  fifo1/data_mem_reg_18__28_/si (d04fyj03ld0b0)                    90.06                4.33 *   110.73 r
  data arrival time                                                                              110.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_18__28_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.77     286.23
  data required time                                                                             286.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.23
  data arrival time                                                                             -110.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.50


  Startpoint: fifo2/data_mem_reg_24__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__98_/o (d04fyj03ld0b0)                     40.44               64.01      64.01 r
  fifo2/data_mem[1057] (net)                    2         1.66                          0.00      64.01 r
  fifo2/data_mem_reg_24__99_/si (d04fyj03wd0b0)                    40.44                0.20 *    64.22 r
  data arrival time                                                                               64.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.27     239.73
  data required time                                                                             239.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.73
  data arrival time                                                                              -64.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.51


  Startpoint: fifo2/data_mem_reg_8__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__77_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__77_/o (d04fyj03ld0b0)                      40.47               64.04      64.04 r
  fifo2/data_mem[3228] (net)                    2         1.67                          0.00      64.04 r
  fifo2/data_mem_reg_8__78_/si (d04fyj03wd0b0)                     40.47                0.15 *    64.18 r
  data arrival time                                                                               64.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__78_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.28     239.72
  data required time                                                                             239.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.72
  data arrival time                                                                              -64.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.53


  Startpoint: fifo2/data_mem_reg_17__93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_17__94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_17__93_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_17__93_/o (d04fyj03ld0b0)                     40.41               63.99      63.99 r
  fifo2/data_mem[2011] (net)                    2         1.66                          0.00      63.99 r
  fifo2/data_mem_reg_17__94_/si (d04fyj03wd0b0)                    40.41                0.19 *    64.17 r
  data arrival time                                                                               64.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_17__94_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.25     239.75
  data required time                                                                             239.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.75
  data arrival time                                                                              -64.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.57


  Startpoint: fifo1/data_mem_reg_5__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_5__65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_5__64_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_5__64_/o (d04fyj03ld0b0)                      90.42              106.69     106.69 r
  fifo1/data_mem[1936] (net)                    2         5.30                          0.00     106.69 r
  fifo1/data_mem_reg_5__65_/si (d04fyj03ld0b0)                     90.42                3.90 *   110.58 r
  data arrival time                                                                              110.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_5__65_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.84     286.16
  data required time                                                                             286.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.16
  data arrival time                                                                             -110.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.58


  Startpoint: init_mask_in0_seed6_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_107_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_107_/o (d04fyj03wd0b0)                   33.65               67.92      67.92 r
  n22132 (net)                                  1         0.80                          0.00      67.92 r
  init_mask_in0_seed6_reg_108_/si (d04fyj03wd0b0)                  33.65                0.07 *    67.99 r
  data arrival time                                                                               67.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_108_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -206.42     243.58
  data required time                                                                             243.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.58
  data arrival time                                                                              -67.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.58


  Startpoint: init_mask_alu0_seed6_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed6_reg_120_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed6_reg_120_/o (d04fyj03ld0b0)                  40.39               63.95      63.95 r
  init_mask_alu0_seed6[120] (net)               2         1.66                          0.00      63.95 r
  init_mask_alu0_seed6_reg_121_/si (d04fyj03wd0b0)                 40.39                0.26 *    64.21 r
  data arrival time                                                                               64.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_121_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.19     239.81
  data required time                                                                             239.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.81
  data arrival time                                                                              -64.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.60


  Startpoint: fifo2/data_mem_reg_8__97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__97_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__97_/o (d04fyj03ld0b0)                      40.39               63.97      63.97 r
  fifo2/data_mem[3248] (net)                    2         1.66                          0.00      63.97 r
  fifo2/data_mem_reg_8__98_/si (d04fyj03wd0b0)                     40.39                0.18 *    64.14 r
  data arrival time                                                                               64.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__98_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.24     239.76
  data required time                                                                             239.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.76
  data arrival time                                                                              -64.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.62


  Startpoint: fifo2/data_mem_reg_12__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__62_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__62_/o (d04fyj03ld0b0)                     40.34               63.92      63.92 r
  fifo2/data_mem[2665] (net)                    2         1.66                          0.00      63.92 r
  fifo2/data_mem_reg_12__63_/si (d04fyj03wd0b0)                    40.34                0.25 *    64.16 r
  data arrival time                                                                               64.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.21     239.79
  data required time                                                                             239.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.79
  data arrival time                                                                              -64.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.62


  Startpoint: fifo2/data_mem_reg_1__50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_1__51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_1__50_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_1__50_/o (d04fyj03ld0b0)                      40.41               63.99      63.99 r
  fifo2/data_mem[4160] (net)                    2         1.66                          0.00      63.99 r
  fifo2/data_mem_reg_1__51_/si (d04fyj03wd0b0)                     40.41                0.14 *    64.12 r
  data arrival time                                                                               64.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_1__51_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.25     239.75
  data required time                                                                             239.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.75
  data arrival time                                                                              -64.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.63


  Startpoint: fifo2/data_mem_reg_6__52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__52_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__52_/o (d04fyj03ld0b0)                      40.31               63.89      63.89 r
  fifo2/data_mem[3477] (net)                    2         1.66                          0.00      63.89 r
  fifo2/data_mem_reg_6__53_/si (d04fyj03wd0b0)                     40.31                0.23 *    64.12 r
  data arrival time                                                                               64.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__53_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -210.20     239.80
  data required time                                                                             239.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.80
  data arrival time                                                                              -64.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.68


  Startpoint: fifo2/data_mem_reg_15__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__76_/clk (d04fyj03wd0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__76_/o (d04fyj03wd0b0)                     79.43              110.77     110.77 r
  fifo2/data_mem[2268] (net)                    2         3.48                          0.00     110.77 r
  fifo2/data_mem_reg_15__77_/si (d04fyj03ld0b0)                    79.43                1.76 *   112.53 r
  data arrival time                                                                              112.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__77_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -161.79     288.21
  data required time                                                                             288.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             288.21
  data arrival time                                                                             -112.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.69


  Startpoint: fifo1/data_mem_reg_4__36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_4__37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_4__36_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_4__36_/o (d04fyj03ld0b0)                      90.05              106.39     106.39 r
  fifo1/data_mem[1980] (net)                    2         5.27                          0.00     106.39 r
  fifo1/data_mem_reg_4__37_/si (d04fyj03ld0b0)                     90.05                4.09 *   110.48 r
  data arrival time                                                                              110.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_4__37_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.77     286.23
  data required time                                                                             286.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.23
  data arrival time                                                                             -110.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.75


  Startpoint: init_mask_in0_seed2_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed2_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed2_reg_46_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed2_reg_46_/o (d04fyj03ld0b0)                    40.24               63.81      63.81 r
  init_mask_in0_seed2[46] (net)                 2         1.65                          0.00      63.81 r
  init_mask_in0_seed2_reg_47_/si (d04fyj03wd0b0)                   40.24                0.22 *    64.03 r
  data arrival time                                                                               64.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed2_reg_47_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.11     239.89
  data required time                                                                             239.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.89
  data arrival time                                                                              -64.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.86


  Startpoint: init_mask_in0_seed6_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_87_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_87_/o (d04fyj03wd0b0)                    33.47               67.74      67.74 r
  n22152 (net)                                  1         0.79                          0.00      67.74 r
  init_mask_in0_seed6_reg_88_/si (d04fyj03wd0b0)                   33.47                0.06 *    67.81 r
  data arrival time                                                                               67.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_88_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -206.32     243.68
  data required time                                                                             243.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.68
  data arrival time                                                                              -67.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.87


  Startpoint: init_mask_in0_seed0_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_32_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_32_/o (d04fyj03ld0b0)                    40.22               63.80      63.80 r
  init_mask_in0_seed0[32] (net)                 2         1.65                          0.00      63.80 r
  init_mask_in0_seed0_reg_33_/si (d04fyj03wd0b0)                   40.22                0.23 *    64.03 r
  data arrival time                                                                               64.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_33_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.09     239.91
  data required time                                                                             239.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.91
  data arrival time                                                                              -64.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.88


  Startpoint: fifo1/data_mem_reg_10__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_10__57_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_10__57_/o (d04fyj03ld0b0)                    141.08              144.56     144.56 r
  fifo1/data_mem[1569] (net)                    2         8.90                          0.00     144.56 r
  fifo1/data_mem_reg_10__58_/si (d04fyj03nd0b0)                   141.08               11.28 *   155.84 r
  data arrival time                                                                              155.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_10__58_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.28     331.72
  data required time                                                                             331.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.72
  data arrival time                                                                             -155.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.88


  Startpoint: init_mask_alu0_seed0_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_116_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_116_/o (d04fyj03ld0b0)                  40.21               63.79      63.79 r
  init_mask_alu0_seed0[116] (net)               2         1.65                          0.00      63.79 r
  init_mask_alu0_seed0_reg_117_/si (d04fyj03wd0b0)                 40.21                0.22 *    64.01 r
  data arrival time                                                                               64.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_117_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.09     239.91
  data required time                                                                             239.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.91
  data arrival time                                                                              -64.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.91


  Startpoint: fifo2/data_mem_reg_24__81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__81_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__81_/o (d04fyj03ld0b0)                     40.17               63.76      63.76 r
  fifo2/data_mem[1040] (net)                    2         1.65                          0.00      63.76 r
  fifo2/data_mem_reg_24__82_/si (d04fyj03wd0b0)                    40.17                0.17 *    63.93 r
  data arrival time                                                                               63.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__82_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.12     239.88
  data required time                                                                             239.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.88
  data arrival time                                                                              -63.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.95


  Startpoint: fifo2/data_mem_reg_7__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_7__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_7__106_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_7__106_/o (d04fyj03ld0b0)                     90.15              106.47     106.47 r
  fifo2/data_mem[3394] (net)                    2         5.28                          0.00     106.47 r
  fifo2/data_mem_reg_7__107_/si (d04fyj03ld0b0)                    90.15                3.79 *   110.25 r
  data arrival time                                                                              110.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_7__107_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.79     286.21
  data required time                                                                             286.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.21
  data arrival time                                                                             -110.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.96


  Startpoint: init_mask_in0_seed4_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_57_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_57_/o (d04fyj03ld0b0)                    37.59               61.28      61.28 r
  init_mask_in0_seed4[57] (net)                 2         1.48                          0.00      61.28 r
  init_mask_in0_seed4_reg_58_/si (d04fyj03wd0c0)                   37.59                0.14 *    61.43 r
  data arrival time                                                                               61.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_58_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -212.59     237.41
  data required time                                                                             237.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.41
  data arrival time                                                                              -61.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.99


  Startpoint: init_mask_in0_seed6_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_22_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_22_/o (d04fyj03ld0b0)                    40.17               63.75      63.75 r
  init_mask_in0_seed6_22 (net)                  2         1.65                          0.00      63.75 r
  init_mask_in0_seed6_reg_23_/si (d04fyj03wd0b0)                   40.17                0.19 *    63.94 r
  data arrival time                                                                               63.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_23_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.07     239.93
  data required time                                                                             239.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.93
  data arrival time                                                                              -63.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.99


  Startpoint: fifo0/data_mem_reg_26__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_26__65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_26__64_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_26__64_/o (d04fyj03ld0b0)                     89.76              106.16     106.16 r
  fifo0/data_mem_26__64_ (net)                  2         5.25                          0.00     106.16 r
  fifo0/data_mem_reg_26__65_/si (d04fyj03ld0b0)                    89.76                4.13 *   110.29 r
  data arrival time                                                                              110.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_26__65_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.72     286.28
  data required time                                                                             286.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.28
  data arrival time                                                                             -110.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    175.99


  Startpoint: init_mask_alu0_seed7_reg_227_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_227_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_227_/o (d04fyj03wd0b0)                  33.38               67.66      67.66 r
  n22342 (net)                                  1         0.78                          0.00      67.66 r
  init_mask_alu0_seed7_reg_228_/si (d04fyj03wd0b0)                 33.38                0.07 *    67.73 r
  data arrival time                                                                               67.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_228_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -206.27     243.73
  data required time                                                                             243.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.73
  data arrival time                                                                              -67.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.00


  Startpoint: init_mask_in0_seed6_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_106_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_106_/o (d04fyj03ld0b0)                   39.95               63.54      63.54 r
  n22133 (net)                                  1         1.63                          0.00      63.54 r
  init_mask_in0_seed6_reg_107_/si (d04fyj03wd0b0)                  39.95                0.49 *    64.03 r
  data arrival time                                                                               64.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_107_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.95     240.05
  data required time                                                                             240.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.05
  data arrival time                                                                              -64.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.02


  Startpoint: fifo2/data_mem_reg_19__96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__96_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__96_/o (d04fyj03ld0b0)                     40.15               63.73      63.73 r
  fifo2/data_mem[1740] (net)                    2         1.65                          0.00      63.73 r
  fifo2/data_mem_reg_19__97_/si (d04fyj03wd0b0)                    40.15                0.13 *    63.87 r
  data arrival time                                                                               63.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__97_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.10     239.90
  data required time                                                                             239.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.90
  data arrival time                                                                              -63.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.03


  Startpoint: fifo2/data_mem_reg_21__100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__100_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__100_/o (d04fyj03ld0b0)                    40.07               63.66      63.66 r
  fifo2/data_mem[1470] (net)                    2         1.64                          0.00      63.66 r
  fifo2/data_mem_reg_21__101_/si (d04fyj03wd0b0)                   40.07                0.25 *    63.90 r
  data arrival time                                                                               63.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__101_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.06     239.94
  data required time                                                                             239.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.94
  data arrival time                                                                              -63.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.04


  Startpoint: fifo1/data_mem_reg_21__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_21__71_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_21__71_/o (d04fyj03nd0b0)                     92.43               98.54      98.54 r
  fifo1/data_mem[791] (net)                     2         8.39                          0.00      98.54 r
  fifo1/data_mem_reg_22__0_/si (d04fyj03ld0b0)                     92.43               11.20 *   109.75 r
  data arrival time                                                                              109.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_22__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.21     285.79
  data required time                                                                             285.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.79
  data arrival time                                                                             -109.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.04


  Startpoint: fifo1/data_mem_reg_16__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_16__71_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_16__71_/o (d04fyj03nd0b0)                     92.38               98.51      98.51 r
  fifo1/data_mem[1151] (net)                    2         8.39                          0.00      98.51 r
  fifo1/data_mem_reg_17__0_/si (d04fyj03ld0b0)                     92.38               11.24 *   109.75 r
  data arrival time                                                                              109.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_17__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.21     285.79
  data required time                                                                             285.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.79
  data arrival time                                                                             -109.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.05


  Startpoint: init_mask_in0_seed4_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_42_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_42_/o (d04fyj03ld0b0)                    40.21               63.79      63.79 r
  init_mask_in0_seed4[42] (net)                 2         1.65                          0.00      63.79 r
  init_mask_in0_seed4_reg_43_/si (d04fyj03wd0b0)                   40.21                0.07 *    63.86 r
  data arrival time                                                                               63.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_43_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.09     239.91
  data required time                                                                             239.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.91
  data arrival time                                                                              -63.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.05


  Startpoint: init_mask_in0_seed6_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_102_/clk (d04fyj03wd0b0)                  0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_102_/o (d04fyj03wd0b0)                   33.35               67.63      67.63 r
  n22137 (net)                                  1         0.78                          0.00      67.63 r
  init_mask_in0_seed6_reg_103_/si (d04fyj03wd0b0)                  33.35                0.07 *    67.70 r
  data arrival time                                                                               67.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_103_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -206.26     243.74
  data required time                                                                             243.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.74
  data arrival time                                                                              -67.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.05


  Startpoint: init_mask_alu0_seed5_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_36_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_36_/o (d04fyj03ld0b0)                   40.21               63.79      63.79 r
  init_mask_alu0_seed5_36 (net)                 2         1.65                          0.00      63.79 r
  init_mask_alu0_seed5_reg_37_/si (d04fyj03wd0b0)                  40.21                0.05 *    63.84 r
  data arrival time                                                                               63.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_37_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -210.09     239.91
  data required time                                                                             239.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.91
  data arrival time                                                                              -63.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.07


  Startpoint: init_mask_in0_mask_reg_5__21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_5__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_5__21_/clk (d04fyj03nd0c0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_5__21_/o (d04fyj03nd0c0)                  45.61               65.13      65.13 r
  mask_in[85] (net)                             3         7.30                          0.00      65.13 r
  U20811/a (d04bfn00wn0d0)                                         45.61                2.70 *    67.83 r
  U20811/o (d04bfn00wn0d0)                                         50.29               90.77     158.60 r
  n21685 (net)                                  3         7.92                          0.00     158.60 r
  init_mask_in0_mask_reg_5__22_/si (d04fyj03nd0c0)                 50.29                2.21 *   160.81 r
  data arrival time                                                                              160.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_5__22_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.12     336.88
  data required time                                                                             336.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.88
  data arrival time                                                                             -160.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.07


  Startpoint: fifo2/data_mem_reg_13__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_13__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_13__106_/o (d04fyj03ld0b0)                    90.16              106.48     106.48 r
  fifo2/data_mem[2572] (net)                    2         5.28                          0.00     106.48 r
  fifo2/data_mem_reg_13__107_/si (d04fyj03ld0b0)                   90.16                3.64 *   110.12 r
  data arrival time                                                                              110.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_13__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.79     286.21
  data required time                                                                             286.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.21
  data arrival time                                                                             -110.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.09


  Startpoint: init_mask_in0_seed0_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_40_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_40_/o (d04fyj03ld0b0)                    40.09               63.68      63.68 r
  init_mask_in0_seed0[40] (net)                 2         1.64                          0.00      63.68 r
  init_mask_in0_seed0_reg_41_/si (d04fyj03wd0b0)                   40.09                0.15 *    63.83 r
  data arrival time                                                                               63.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_41_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -210.02     239.98
  data required time                                                                             239.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.98
  data arrival time                                                                              -63.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.14


  Startpoint: init_mask_alu0_seed3_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_99_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_99_/o (d04fyj03ld0b0)                   40.10               63.68      63.68 r
  init_mask_alu0_seed3[99] (net)                2         1.64                          0.00      63.68 r
  init_mask_alu0_seed3_reg_100_/si (d04fyj03wd0b0)                 40.10                0.12 *    63.80 r
  data arrival time                                                                               63.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_100_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -210.03     239.97
  data required time                                                                             239.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.97
  data arrival time                                                                              -63.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.17


  Startpoint: init_mask_alu0_seed7_reg_178_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_179_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_178_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_178_/o (d04fyj03ld0b0)                  39.84               63.43      63.43 r
  n22391 (net)                                  1         1.63                          0.00      63.43 r
  init_mask_alu0_seed7_reg_179_/si (d04fyj03wd0b0)                 39.84                0.47 *    63.91 r
  data arrival time                                                                               63.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_179_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.88     240.12
  data required time                                                                             240.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.12
  data arrival time                                                                              -63.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.21


  Startpoint: init_mask_in0_seed4_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_64_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_64_/o (d04fyj03ld0b0)                    40.01               63.60      63.60 r
  init_mask_in0_seed4_64 (net)                  2         1.64                          0.00      63.60 r
  init_mask_in0_seed4_reg_65_/si (d04fyj03wd0b0)                   40.01                0.21 *    63.81 r
  data arrival time                                                                               63.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_65_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.98     240.02
  data required time                                                                             240.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.02
  data arrival time                                                                              -63.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.21


  Startpoint: init_mask_in0_seed5_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_80_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_79_/clk (d04fyj03ld0c0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_79_/o (d04fyj03ld0c0)                    71.35               96.72      96.72 r
  n22224 (net)                                  1         8.55                          0.00      96.72 r
  init_mask_in0_seed5_reg_80_/si (d04fyj03ld0c0)                   72.18               13.07 *   109.80 r
  data arrival time                                                                              109.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_80_/clk (d04fyj03ld0c0)                                       0.00     450.00 r
  library setup time                                                                 -163.99     286.01
  data required time                                                                             286.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.01
  data arrival time                                                                             -109.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.22


  Startpoint: fifo2/data_mem_reg_20__88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__88_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__88_/o (d04fyj03ld0b0)                     39.98               63.58      63.58 r
  fifo2/data_mem[1595] (net)                    2         1.63                          0.00      63.58 r
  fifo2/data_mem_reg_20__89_/si (d04fyj03wd0b0)                    39.98                0.19 *    63.76 r
  data arrival time                                                                               63.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__89_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -210.01     239.99
  data required time                                                                             239.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             239.99
  data arrival time                                                                              -63.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.22


  Startpoint: fifo2/data_mem_reg_20__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_20__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_20__91_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_20__91_/o (d04fyj03ld0b0)                     39.93               63.53      63.53 r
  fifo2/data_mem[1598] (net)                    2         1.63                          0.00      63.53 r
  fifo2/data_mem_reg_20__92_/si (d04fyj03wd0b0)                    39.93                0.23 *    63.76 r
  data arrival time                                                                               63.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_20__92_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.99     240.01
  data required time                                                                             240.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.01
  data arrival time                                                                              -63.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.26


  Startpoint: init_mask_in0_seed0_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_68_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_68_/o (d04fyj03ld0b0)                    39.95               63.54      63.54 r
  init_mask_in0_seed0_68 (net)                  2         1.63                          0.00      63.54 r
  init_mask_in0_seed0_reg_69_/si (d04fyj03wd0b0)                   39.95                0.22 *    63.76 r
  data arrival time                                                                               63.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_69_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.94     240.06
  data required time                                                                             240.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.06
  data arrival time                                                                              -63.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.30


  Startpoint: fifo1/data_mem_reg_9__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_9__71_/clk (d04fyj03nd0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_9__71_/o (d04fyj03nd0b0)                      92.18               98.36      98.36 r
  fifo1/data_mem[1655] (net)                    2         8.37                          0.00      98.36 r
  fifo1/data_mem_reg_10__0_/si (d04fyj03ld0b0)                     92.18               11.12 *   109.48 r
  data arrival time                                                                              109.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_10__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.17     285.83
  data required time                                                                             285.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.83
  data arrival time                                                                             -109.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.35


  Startpoint: init_mask_alu0_seed7_reg_150_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_150_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_150_/o (d04fyj03wd0b0)                  33.13               67.41      67.41 r
  n22421 (net)                                  1         0.77                          0.00      67.41 r
  init_mask_alu0_seed7_reg_151_/si (d04fyj03wd0b0)                 33.13                0.06 *    67.47 r
  data arrival time                                                                               67.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_151_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -206.13     243.87
  data required time                                                                             243.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.87
  data arrival time                                                                              -67.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.40


  Startpoint: init_mask_alu0_seed3_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_123_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_123_/o (d04fyj03ld0b0)                  39.92               63.51      63.51 r
  init_mask_alu0_seed3[123] (net)               2         1.63                          0.00      63.51 r
  init_mask_alu0_seed3_reg_124_/si (d04fyj03wd0b0)                 39.92                0.14 *    63.66 r
  data arrival time                                                                               63.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_124_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.93     240.07
  data required time                                                                             240.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.07
  data arrival time                                                                              -63.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.42


  Startpoint: init_mask_alu0_seed0_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed0_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed0_reg_122_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed0_reg_122_/o (d04fyj03ld0b0)                  39.84               63.44      63.44 r
  init_mask_alu0_seed0[122] (net)               2         1.63                          0.00      63.44 r
  init_mask_alu0_seed0_reg_123_/si (d04fyj03wd0b0)                 39.84                0.24 *    63.69 r
  data arrival time                                                                               63.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed0_reg_123_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.88     240.12
  data required time                                                                             240.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.12
  data arrival time                                                                              -63.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.43


  Startpoint: fifo2/data_mem_reg_24__60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__60_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__60_/o (d04fyj03ld0b0)                     39.85               63.45      63.45 r
  fifo2/data_mem[1019] (net)                    2         1.63                          0.00      63.45 r
  fifo2/data_mem_reg_24__61_/si (d04fyj03wd0b0)                    39.85                0.17 *    63.62 r
  data arrival time                                                                               63.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__61_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.94     240.06
  data required time                                                                             240.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.06
  data arrival time                                                                              -63.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.44


  Startpoint: fifo2/data_mem_reg_19__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_19__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_19__90_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_19__90_/o (d04fyj03ld0b0)                     39.83               63.43      63.43 r
  fifo2/data_mem[1734] (net)                    2         1.62                          0.00      63.43 r
  fifo2/data_mem_reg_19__91_/si (d04fyj03wd0b0)                    39.83                0.18 *    63.62 r
  data arrival time                                                                               63.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_19__91_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.93     240.07
  data required time                                                                             240.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.07
  data arrival time                                                                              -63.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.45


  Startpoint: fifo2/data_mem_reg_5__81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__82_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__81_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__81_/o (d04fyj03ld0b0)                      39.81               63.42      63.42 r
  fifo2/data_mem[3643] (net)                    2         1.62                          0.00      63.42 r
  fifo2/data_mem_reg_5__82_/si (d04fyj03wd0b0)                     39.81                0.20 *    63.62 r
  data arrival time                                                                               63.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__82_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.92     240.08
  data required time                                                                             240.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.08
  data arrival time                                                                              -63.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.46


  Startpoint: init_mask_in0_seed6_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed6_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed6_reg_67_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed6_reg_67_/o (d04fyj03ld0b0)                    37.30               61.01      61.01 r
  init_mask_in0_seed6_67 (net)                  2         1.46                          0.00      61.01 r
  init_mask_in0_seed6_reg_68_/si (d04fyj03wd0c0)                   37.30                0.10 *    61.10 r
  data arrival time                                                                               61.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed6_reg_68_/clk (d04fyj03wd0c0)                                       0.00     450.00 r
  library setup time                                                                 -212.43     237.57
  data required time                                                                             237.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             237.57
  data arrival time                                                                              -61.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.47


  Startpoint: fifo2/data_mem_reg_29__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__24_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__24_/o (d04fyj03ld0b0)                     92.58              108.41     108.41 r
  fifo2/data_mem[298] (net)                     2         5.46                          0.00     108.41 r
  fifo2/data_mem_reg_29__25_/si (d04fyj03ld0b0)                    92.58                0.87 *   109.28 r
  data arrival time                                                                              109.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__25_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -164.24     285.76
  data required time                                                                             285.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.76
  data arrival time                                                                             -109.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.48


  Startpoint: fifo1/data_mem_reg_17__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_17__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_17__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_17__6_/o (d04fyj03ld0b0)                      89.08              105.61     105.61 r
  fifo1/data_mem[1014] (net)                    2         5.20                          0.00     105.61 r
  fifo1/data_mem_reg_17__7_/si (d04fyj03ld0b0)                     89.08                4.31 *   109.92 r
  data arrival time                                                                              109.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_17__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.59     286.41
  data required time                                                                             286.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.41
  data arrival time                                                                             -109.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.49


  Startpoint: init_mask_alu0_seed3_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_120_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_120_/o (d04fyj03ld0b0)                  39.81               63.41      63.41 r
  init_mask_alu0_seed3[120] (net)               2         1.62                          0.00      63.41 r
  init_mask_alu0_seed3_reg_121_/si (d04fyj03wd0b0)                 39.81                0.23 *    63.64 r
  data arrival time                                                                               63.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_121_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.87     240.13
  data required time                                                                             240.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.13
  data arrival time                                                                              -63.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.49


  Startpoint: init_mask_in0_seed0_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_38_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_38_/o (d04fyj03ld0b0)                    39.91               63.51      63.51 r
  init_mask_in0_seed0[38] (net)                 2         1.63                          0.00      63.51 r
  init_mask_in0_seed0_reg_39_/si (d04fyj03wd0b0)                   39.91                0.07 *    63.58 r
  data arrival time                                                                               63.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_39_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.92     240.08
  data required time                                                                             240.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.08
  data arrival time                                                                              -63.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.50


  Startpoint: init_mask_in0_seed4_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed4_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed4_reg_85_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed4_reg_85_/o (d04fyj03wd0b0)                    33.05               67.33      67.33 r
  n22250 (net)                                  1         0.77                          0.00      67.33 r
  init_mask_in0_seed4_reg_86_/si (d04fyj03wd0b0)                   33.05                0.06 *    67.39 r
  data arrival time                                                                               67.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed4_reg_86_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -206.08     243.92
  data required time                                                                             243.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             243.92
  data arrival time                                                                              -67.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.53


  Startpoint: init_mask_alu0_mask_reg_0__24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_0__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_0__24_/clk (d04fyj03ld0b0)                0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_0__24_/o (d04fyj03ld0b0)                 92.75              108.54     108.54 r
  mask_alu[920] (net)                           3         5.47                          0.00     108.54 r
  init_mask_alu0_mask_reg_0__25_/si (d04fyj03ld0b0)                92.75                0.61 *   109.15 r
  data arrival time                                                                              109.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_0__25_/clk (d04fyj03ld0b0)                                    0.00     450.00 r
  library setup time                                                                 -164.27     285.73
  data required time                                                                             285.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.73
  data arrival time                                                                             -109.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.57


  Startpoint: init_mask_in0_mask_reg_4__31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_4__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_4__31_/clk (d04fyj03nd0b0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_4__31_/o (d04fyj03nd0b0)                  58.90               72.82      72.82 r
  mask_in[159] (net)                            2         4.85                          0.00      72.82 r
  U17501/a (d04bfn00nnud5)                                         58.90                0.27 *    73.09 r
  U17501/o (d04bfn00nnud5)                                         28.91               45.07     118.16 r
  n21813 (net)                                  4        11.66                          0.00     118.16 r
  init_mask_in0_mask_reg_4__32_/si (d04fyj03ld0c0)                 28.91                3.68 *   121.84 r
  data arrival time                                                                              121.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_4__32_/clk (d04fyj03ld0c0)                                     0.00     450.00 r
  library setup time                                                                 -151.51     298.49
  data required time                                                                             298.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             298.49
  data arrival time                                                                             -121.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.65


  Startpoint: init_mask_in0_seed5_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_27_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_27_/o (d04fyj03ld0b0)                    39.70               63.30      63.30 r
  init_mask_in0_seed5_27 (net)                  2         1.62                          0.00      63.30 r
  init_mask_in0_seed5_reg_28_/si (d04fyj03wd0b0)                   39.70                0.21 *    63.51 r
  data arrival time                                                                               63.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_28_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.80     240.20
  data required time                                                                             240.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.20
  data arrival time                                                                              -63.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.69


  Startpoint: init_mask_in0_mask_reg_3__53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_3__54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_3__53_/clk (d04fyj03nd0g0)                 0.00                0.00       0.00 r
  init_mask_in0_mask_reg_3__53_/o (d04fyj03nd0g0)                  38.07               70.22      70.22 r
  mask_in[245] (net)                            4        11.51                          0.00      70.22 r
  U20791/a (d04bfn00wd0c7)                                         38.07                4.25 *    74.47 r
  U20791/o (d04bfn00wd0c7)                                         50.54               80.87     155.34 r
  n21192 (net)                                  2         7.98                          0.00     155.34 r
  init_mask_in0_mask_reg_3__54_/si (d04fyj03nd0c0)                 50.54                4.77 *   160.10 r
  data arrival time                                                                              160.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_3__54_/clk (d04fyj03nd0c0)                                     0.00     450.00 r
  library setup time                                                                 -113.14     336.86
  data required time                                                                             336.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             336.86
  data arrival time                                                                             -160.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.76


  Startpoint: fifo2/data_mem_reg_8__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__49_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__49_/o (d04fyj03ld0b0)                      39.58               63.20      63.20 r
  fifo2/data_mem[3200] (net)                    2         1.61                          0.00      63.20 r
  fifo2/data_mem_reg_8__50_/si (d04fyj03wd0b0)                     39.58                0.20 *    63.40 r
  data arrival time                                                                               63.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__50_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.79     240.21
  data required time                                                                             240.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.21
  data arrival time                                                                              -63.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.81


  Startpoint: init_mask_in0_seed0_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_56_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_56_/o (d04fyj03ld0b0)                    39.65               63.26      63.26 r
  init_mask_in0_seed0[56] (net)                 2         1.61                          0.00      63.26 r
  init_mask_in0_seed0_reg_57_/si (d04fyj03wd0b0)                   39.65                0.15 *    63.40 r
  data arrival time                                                                               63.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_57_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.78     240.22
  data required time                                                                             240.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.22
  data arrival time                                                                              -63.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.82


  Startpoint: fifo2/data_mem_reg_16__98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__98_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__98_/o (d04fyj03ld0b0)                     39.58               63.19      63.19 r
  fifo2/data_mem[2153] (net)                    2         1.61                          0.00      63.19 r
  fifo2/data_mem_reg_16__99_/si (d04fyj03wd0b0)                    39.58                0.18 *    63.37 r
  data arrival time                                                                               63.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__99_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.79     240.21
  data required time                                                                             240.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.21
  data arrival time                                                                              -63.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.84


  Startpoint: init_mask_in0_seed1_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_9_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_9_/o (d04fyj03ld0b0)                     39.56               63.18      63.18 r
  init_mask_in0_seed1_9 (net)                   2         1.61                          0.00      63.18 r
  init_mask_in0_seed1_reg_10_/si (d04fyj03wd0b0)                   39.56                0.18 *    63.35 r
  data arrival time                                                                               63.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_10_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.78     240.22
  data required time                                                                             240.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.22
  data arrival time                                                                              -63.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.87


  Startpoint: fifo2/data_mem_reg_8__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__62_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__62_/o (d04fyj03ld0b0)                      39.50               63.12      63.12 r
  fifo2/data_mem[3213] (net)                    2         1.60                          0.00      63.12 r
  fifo2/data_mem_reg_8__63_/si (d04fyj03wd0b0)                     39.50                0.21 *    63.33 r
  data arrival time                                                                               63.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__63_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.75     240.25
  data required time                                                                             240.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.25
  data arrival time                                                                              -63.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.92


  Startpoint: fifo2/data_mem_reg_27__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_27__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_27__62_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_27__62_/o (d04fyj03ld0b0)                     39.55               63.17      63.17 r
  fifo2/data_mem[610] (net)                     2         1.61                          0.00      63.17 r
  fifo2/data_mem_reg_27__63_/si (d04fyj03wd0b0)                    39.55                0.13 *    63.30 r
  data arrival time                                                                               63.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_27__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.78     240.22
  data required time                                                                             240.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.22
  data arrival time                                                                              -63.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.93


  Startpoint: init_mask_alu0_seed5_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed5_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_118_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_118_/o (d04fyj03ld0b0)                  39.62               63.22      63.22 r
  init_mask_alu0_seed5[118] (net)               2         1.61                          0.00      63.22 r
  init_mask_alu0_seed5_reg_119_/si (d04fyj03wd0b0)                 39.62                0.08 *    63.30 r
  data arrival time                                                                               63.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed5_reg_119_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.76     240.24
  data required time                                                                             240.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.24
  data arrival time                                                                              -63.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.94


  Startpoint: init_mask_alu0_seed3_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_65_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_65_/o (d04fyj03ld0b0)                   39.54               63.15      63.15 r
  init_mask_alu0_seed3[65] (net)                2         1.61                          0.00      63.15 r
  init_mask_alu0_seed3_reg_66_/si (d04fyj03wd0b0)                  39.54                0.18 *    63.33 r
  data arrival time                                                                               63.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_66_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.72     240.28
  data required time                                                                             240.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.28
  data arrival time                                                                              -63.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.95


  Startpoint: fifo2/data_mem_reg_16__77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_16__78_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_16__77_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_16__77_/o (d04fyj03ld0b0)                     39.52               63.14      63.14 r
  fifo2/data_mem[2132] (net)                    2         1.60                          0.00      63.14 r
  fifo2/data_mem_reg_16__78_/si (d04fyj03wd0b0)                    39.52                0.15 *    63.28 r
  data arrival time                                                                               63.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_16__78_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.76     240.24
  data required time                                                                             240.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.24
  data arrival time                                                                              -63.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.96


  Startpoint: init_mask_alu0_seed7_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_114_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_114_/o (d04fyj03ld0b0)                  39.54               63.15      63.15 r
  init_mask_alu0_seed7[114] (net)               2         1.61                          0.00      63.15 r
  init_mask_alu0_seed7_reg_115_/si (d04fyj03wd0b0)                 39.54                0.16 *    63.31 r
  data arrival time                                                                               63.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_115_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.72     240.28
  data required time                                                                             240.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.28
  data arrival time                                                                              -63.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.97


  Startpoint: fifo2/data_mem_reg_30__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__106_/o (d04fyj03ld0b0)                    89.05              105.59     105.59 r
  fifo2/data_mem[243] (net)                     2         5.20                          0.00     105.59 r
  fifo2/data_mem_reg_30__107_/si (d04fyj03ld0b0)                   89.05                3.85 *   109.45 r
  data arrival time                                                                              109.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.58     286.42
  data required time                                                                             286.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.42
  data arrival time                                                                             -109.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.97


  Startpoint: init_mask_alu0_seed2_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed2_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed2_reg_31_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed2_reg_31_/o (d04fyj03ld0b0)                   39.37               62.98      62.98 r
  n22696 (net)                                  1         1.59                          0.00      62.98 r
  init_mask_alu0_seed2_reg_32_/si (d04fyj03wd0b0)                  39.37                0.41 *    63.40 r
  data arrival time                                                                               63.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed2_reg_32_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.62     240.38
  data required time                                                                             240.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.38
  data arrival time                                                                              -63.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    176.98


  Startpoint: init_mask_alu0_seed7_reg_136_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_136_/clk (d04fyj03wd0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_136_/o (d04fyj03wd0b0)                  32.71               67.00      67.00 r
  n22435 (net)                                  1         0.75                          0.00      67.00 r
  init_mask_alu0_seed7_reg_137_/si (d04fyj03wd0b0)                 32.71                0.05 *    67.06 r
  data arrival time                                                                               67.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_137_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -205.90     244.10
  data required time                                                                             244.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             244.10
  data arrival time                                                                              -67.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.05


  Startpoint: fifo1/data_mem_reg_26__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_26__71_/clk (d04fyj03nd0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_26__71_/o (d04fyj03nd0b0)                     91.47               97.83      97.83 r
  fifo1/data_mem[431] (net)                     2         8.29                          0.00      97.83 r
  fifo1/data_mem_reg_27__0_/si (d04fyj03ld0b0)                     91.47               11.01 *   108.84 r
  data arrival time                                                                              108.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_27__0_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -164.04     285.96
  data required time                                                                             285.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             285.96
  data arrival time                                                                             -108.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.13


  Startpoint: fifo0/data_mem_reg_25__68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_25__69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_25__68_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_25__68_/o (d04fyj03ld0b0)                     39.38               63.00      63.00 r
  fifo0/data_mem_25__68_ (net)                  2         1.60                          0.00      63.00 r
  fifo0/data_mem_reg_25__69_/si (d04fyj03wd0b0)                    39.38                0.15 *    63.15 r
  data arrival time                                                                               63.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_25__69_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.68     240.32
  data required time                                                                             240.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.32
  data arrival time                                                                              -63.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.17


  Startpoint: init_mask_in0_seed5_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed5_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed5_reg_52_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed5_reg_52_/o (d04fyj03ld0b0)                    39.39               63.00      63.00 r
  init_mask_in0_seed5[52] (net)                 2         1.60                          0.00      63.00 r
  init_mask_in0_seed5_reg_53_/si (d04fyj03wd0b0)                   39.39                0.18 *    63.19 r
  data arrival time                                                                               63.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed5_reg_53_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.63     240.37
  data required time                                                                             240.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.37
  data arrival time                                                                              -63.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.18


  Startpoint: fifo2/data_mem_reg_14__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_14__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_14__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_14__106_/o (d04fyj03ld0b0)                    88.97              105.53     105.53 r
  fifo2/data_mem[2435] (net)                    2         5.20                          0.00     105.53 r
  fifo2/data_mem_reg_14__107_/si (d04fyj03ld0b0)                   88.97                3.71 *   109.24 r
  data arrival time                                                                              109.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_14__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.57     286.43
  data required time                                                                             286.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.43
  data arrival time                                                                             -109.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.19


  Startpoint: fifo2/data_mem_reg_29__49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_29__50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_29__49_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_29__49_/o (d04fyj03ld0b0)                     39.32               62.94      62.94 r
  fifo2/data_mem[323] (net)                     2         1.59                          0.00      62.94 r
  fifo2/data_mem_reg_29__50_/si (d04fyj03wd0b0)                    39.32                0.19 *    63.14 r
  data arrival time                                                                               63.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_29__50_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.65     240.35
  data required time                                                                             240.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.35
  data arrival time                                                                              -63.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.22


  Startpoint: fifo2/data_mem_reg_15__64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_15__65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_15__64_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_15__64_/o (d04fyj03ld0b0)                     39.30               62.93      62.93 r
  fifo2/data_mem[2256] (net)                    2         1.59                          0.00      62.93 r
  fifo2/data_mem_reg_15__65_/si (d04fyj03wd0b0)                    39.30                0.19 *    63.12 r
  data arrival time                                                                               63.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_15__65_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.64     240.36
  data required time                                                                             240.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.36
  data arrival time                                                                              -63.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.24


  Startpoint: fifo2/data_mem_reg_6__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_6__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_6__121_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_6__121_/o (d04fyj03ld0b0)                     88.82              105.41     105.41 r
  fifo2/data_mem[3546] (net)                    2         5.18                          0.00     105.41 r
  fifo2/data_mem_reg_6__122_/si (d04fyj03ld0b0)                    88.82                3.79 *   109.20 r
  data arrival time                                                                              109.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_6__122_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.54     286.46
  data required time                                                                             286.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.46
  data arrival time                                                                             -109.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.26


  Startpoint: fifo1/data_mem_reg_21__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_21__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_21__6_/o (d04fyj03ld0b0)                      88.46              105.13     105.13 r
  fifo1/data_mem[726] (net)                     2         5.16                          0.00     105.13 r
  fifo1/data_mem_reg_21__7_/si (d04fyj03ld0b0)                     88.46                4.12 *   109.24 r
  data arrival time                                                                              109.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_21__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.47     286.53
  data required time                                                                             286.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.53
  data arrival time                                                                             -109.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.28


  Startpoint: init_mask_alu0_seed4_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_98_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_98_/o (d04fyj03ld0b0)                   39.40               63.01      63.01 r
  init_mask_alu0_seed4[98] (net)                2         1.60                          0.00      63.01 r
  init_mask_alu0_seed4_reg_99_/si (d04fyj03wd0b0)                  39.40                0.04 *    63.05 r
  data arrival time                                                                               63.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_99_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.64     240.36
  data required time                                                                             240.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.36
  data arrival time                                                                              -63.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.31


  Startpoint: fifo2/data_mem_reg_28__71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_28__72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_28__71_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_28__71_/o (d04fyj03ld0b0)                     39.26               62.89      62.89 r
  fifo2/data_mem[482] (net)                     2         1.59                          0.00      62.89 r
  fifo2/data_mem_reg_28__72_/si (d04fyj03wd0b0)                    39.26                0.16 *    63.05 r
  data arrival time                                                                               63.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_28__72_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.62     240.38
  data required time                                                                             240.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.38
  data arrival time                                                                              -63.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.33


  Startpoint: init_mask_alu0_seed3_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed3_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed3_reg_76_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed3_reg_76_/o (d04fyj03ld0b0)                   39.27               62.89      62.89 r
  init_mask_alu0_seed3[76] (net)                2         1.59                          0.00      62.89 r
  init_mask_alu0_seed3_reg_77_/si (d04fyj03wd0b0)                  39.27                0.18 *    63.07 r
  data arrival time                                                                               63.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed3_reg_77_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.56     240.44
  data required time                                                                             240.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.44
  data arrival time                                                                              -63.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.36


  Startpoint: fifo2/data_mem_reg_10__51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_10__52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_10__51_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_10__51_/o (d04fyj03ld0b0)                     39.22               62.85      62.85 r
  fifo2/data_mem[2928] (net)                    2         1.58                          0.00      62.85 r
  fifo2/data_mem_reg_10__52_/si (d04fyj03wd0b0)                    39.22                0.18 *    63.03 r
  data arrival time                                                                               63.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_10__52_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.59     240.41
  data required time                                                                             240.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.41
  data arrival time                                                                              -63.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.38


  Startpoint: gen_ecc_in1_ecc_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_ecc_in1_ecc_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  gen_ecc_in1_ecc_reg_3_/clk (d04fyj03yd0c0)                        0.00                0.00 #     0.00 r
  gen_ecc_in1_ecc_reg_3_/o (d04fyj03yd0c0)                         27.29               42.62      42.62 r
  ecc1[3] (net)                                 2         4.42                          0.00      42.62 r
  U12581/a (d04bfn00wd0c7)                                         27.29                0.14 *    42.76 r
  U12581/o (d04bfn00wd0c7)                                        129.99              131.99     174.75 r
  n23622 (net)                                  6        22.46                          0.00     174.75 r
  gen_ecc_in1_ecc_reg_4_/si (d04fyj03yd0b0)                       129.99                8.13 *   182.88 r
  data arrival time                                                                              182.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  gen_ecc_in1_ecc_reg_4_/clk (d04fyj03yd0b0)                                            0.00     450.00 r
  library setup time                                                                  -89.70     360.30
  data required time                                                                             360.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             360.30
  data arrival time                                                                             -182.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.42


  Startpoint: init_mask_alu0_seed4_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed4_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed4_reg_106_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed4_reg_106_/o (d04fyj03ld0b0)                  39.25               62.87      62.87 r
  init_mask_alu0_seed4[106] (net)               2         1.59                          0.00      62.87 r
  init_mask_alu0_seed4_reg_107_/si (d04fyj03wd0b0)                 39.25                0.13 *    63.01 r
  data arrival time                                                                               63.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed4_reg_107_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.56     240.44
  data required time                                                                             240.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.44
  data arrival time                                                                              -63.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.44


  Startpoint: init_mask_in0_seed0_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_50_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_50_/o (d04fyj03ld0b0)                    39.29               62.91      62.91 r
  init_mask_in0_seed0[50] (net)                 2         1.59                          0.00      62.91 r
  init_mask_in0_seed0_reg_51_/si (d04fyj03wd0b0)                   39.29                0.07 *    62.99 r
  data arrival time                                                                               62.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_51_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.57     240.43
  data required time                                                                             240.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.43
  data arrival time                                                                              -62.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.44


  Startpoint: fifo2/data_mem_reg_2__97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__97_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__97_/o (d04fyj03ld0b0)                      39.15               62.78      62.78 r
  fifo2/data_mem[4070] (net)                    2         1.58                          0.00      62.78 r
  fifo2/data_mem_reg_2__98_/si (d04fyj03wd0b0)                     39.15                0.21 *    62.99 r
  data arrival time                                                                               62.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__98_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.55     240.45
  data required time                                                                             240.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.45
  data arrival time                                                                              -62.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.46


  Startpoint: fifo1/data_mem_reg_15__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_15__6_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_15__6_/o (d04fyj03ld0b0)                      88.23              104.94     104.94 r
  fifo1/data_mem[1158] (net)                    2         5.14                          0.00     104.94 r
  fifo1/data_mem_reg_15__7_/si (d04fyj03ld0b0)                     88.23                4.08 *   109.02 r
  data arrival time                                                                              109.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_15__7_/clk (d04fyj03ld0b0)                                         0.00     450.00 r
  library setup time                                                                 -163.43     286.57
  data required time                                                                             286.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.57
  data arrival time                                                                             -109.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.55


  Startpoint: init_mask_alu0_seed7_reg_223_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed7_reg_224_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed7_reg_223_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed7_reg_223_/o (d04fyj03ld0b0)                  38.97               62.60      62.60 r
  n22346 (net)                                  1         1.57                          0.00      62.60 r
  init_mask_alu0_seed7_reg_224_/si (d04fyj03wd0b0)                 38.97                0.46 *    63.05 r
  data arrival time                                                                               63.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed7_reg_224_/clk (d04fyj03wd0b0)                                     0.00     450.00 r
  library setup time                                                                 -209.39     240.61
  data required time                                                                             240.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.61
  data arrival time                                                                              -63.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.55


  Startpoint: fifo2/data_mem_reg_2__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_2__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_2__62_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_2__62_/o (d04fyj03ld0b0)                      39.12               62.75      62.75 r
  fifo2/data_mem[4035] (net)                    2         1.58                          0.00      62.75 r
  fifo2/data_mem_reg_2__63_/si (d04fyj03wd0b0)                     39.12                0.11 *    62.86 r
  data arrival time                                                                               62.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_2__63_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.54     240.46
  data required time                                                                             240.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.46
  data arrival time                                                                              -62.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.60


  Startpoint: fifo2/data_mem_reg_12__106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_12__107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_12__106_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_12__106_/o (d04fyj03ld0b0)                    88.52              105.17     105.17 r
  fifo2/data_mem[2709] (net)                    2         5.16                          0.00     105.17 r
  fifo2/data_mem_reg_12__107_/si (d04fyj03ld0b0)                   88.52                3.70 *   108.87 r
  data arrival time                                                                              108.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_12__107_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.49     286.51
  data required time                                                                             286.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.51
  data arrival time                                                                             -108.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.64


  Startpoint: fifo1/data_mem_reg_25__43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_25__44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_25__43_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_25__43_/o (d04fyj03ld0b0)                    137.70              142.10     142.10 r
  fifo1/data_mem[475] (net)                     2         8.66                          0.00     142.10 r
  fifo1/data_mem_reg_25__44_/si (d04fyj03nd0b0)                   137.70               12.14 *   154.24 r
  data arrival time                                                                              154.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_25__44_/clk (d04fyj03nd0b0)                                        0.00     450.00 r
  library setup time                                                                 -118.09     331.91
  data required time                                                                             331.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.91
  data arrival time                                                                             -154.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.67


  Startpoint: fifo1/data_mem_reg_3__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_3__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_3__57_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo1/data_mem_reg_3__57_/o (d04fyj03ld0b0)                     138.92              142.99     142.99 r
  fifo1/data_mem[2073] (net)                    2         8.75                          0.00     142.99 r
  fifo1/data_mem_reg_3__58_/si (d04fyj03nd0b0)                    138.92               11.17 *   154.16 r
  data arrival time                                                                              154.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_3__58_/clk (d04fyj03nd0b0)                                         0.00     450.00 r
  library setup time                                                                 -118.16     331.84
  data required time                                                                             331.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             331.84
  data arrival time                                                                             -154.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.68


  Startpoint: fifo0/data_mem_reg_11__25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/data_mem_reg_11__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo0/data_mem_reg_11__25_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo0/data_mem_reg_11__25_/o (d04fyj03ld0b0)                     88.00              104.75     104.75 r
  fifo0/data_mem_11__25_ (net)                  2         5.12                          0.00     104.75 r
  fifo0/data_mem_reg_11__26_/si (d04fyj03ld0b0)                    88.00                4.07 *   108.82 r
  data arrival time                                                                              108.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo0/data_mem_reg_11__26_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -163.39     286.61
  data required time                                                                             286.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.61
  data arrival time                                                                             -108.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.80


  Startpoint: fifo2/data_mem_reg_5__94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_5__95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_5__94_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_5__94_/o (d04fyj03ld0b0)                      38.92               62.56      62.56 r
  fifo2/data_mem[3656] (net)                    2         1.56                          0.00      62.56 r
  fifo2/data_mem_reg_5__95_/si (d04fyj03wd0b0)                     38.92                0.16 *    62.72 r
  data arrival time                                                                               62.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_5__95_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.42     240.58
  data required time                                                                             240.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.58
  data arrival time                                                                              -62.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.86


  Startpoint: init_mask_alu0_seed1_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_38_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_38_/o (d04fyj03ld0b0)                   38.96               62.60      62.60 r
  init_mask_alu0_seed1_38 (net)                 2         1.57                          0.00      62.60 r
  init_mask_alu0_seed1_reg_39_/si (d04fyj03wd0b0)                  38.96                0.13 *    62.73 r
  data arrival time                                                                               62.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_39_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.39     240.61
  data required time                                                                             240.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.61
  data arrival time                                                                              -62.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.87


  Startpoint: init_mask_alu0_seed1_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_31_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_31_/o (d04fyj03ld0b0)                   38.73               62.37      62.37 r
  n22708 (net)                                  1         1.55                          0.00      62.37 r
  init_mask_alu0_seed1_reg_32_/si (d04fyj03wd0b0)                  38.73                0.42 *    62.79 r
  data arrival time                                                                               62.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_32_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.26     240.74
  data required time                                                                             240.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.74
  data arrival time                                                                              -62.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.95


  Startpoint: fifo2/data_mem_reg_21__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__73_/o (d04fyj03ld0b0)                     38.85               62.50      62.50 r
  fifo2/data_mem[1443] (net)                    2         1.56                          0.00      62.50 r
  fifo2/data_mem_reg_21__74_/si (d04fyj03wd0b0)                    38.85                0.16 *    62.66 r
  data arrival time                                                                               62.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.39     240.61
  data required time                                                                             240.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.61
  data arrival time                                                                              -62.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.95


  Startpoint: fifo2/data_mem_reg_22__121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_22__122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_22__121_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  fifo2/data_mem_reg_22__121_/o (d04fyj03ld0b0)                    88.06              104.80     104.80 r
  fifo2/data_mem[1354] (net)                    2         5.13                          0.00     104.80 r
  fifo2/data_mem_reg_22__122_/si (d04fyj03ld0b0)                   88.06                3.81 *   108.62 r
  data arrival time                                                                              108.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_22__122_/clk (d04fyj03ld0b0)                                       0.00     450.00 r
  library setup time                                                                 -163.40     286.60
  data required time                                                                             286.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             286.60
  data arrival time                                                                             -108.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    177.99


  Startpoint: fifo2/data_mem_reg_13__62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_13__62_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_13__62_/o (d04fyj03ld0b0)                     38.77               62.42      62.42 r
  fifo2/data_mem[2528] (net)                    2         1.56                          0.00      62.42 r
  fifo2/data_mem_reg_13__63_/si (d04fyj03wd0b0)                    38.77                0.21 *    62.62 r
  data arrival time                                                                               62.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_13__63_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.34     240.66
  data required time                                                                             240.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.66
  data arrival time                                                                              -62.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.04


  Startpoint: init_mask_in0_seed1_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_15_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_15_/o (d04fyj03wd0b0)                    32.04               66.34      66.34 r
  n22301 (net)                                  1         0.71                          0.00      66.34 r
  init_mask_in0_seed1_reg_16_/si (d04fyj03wd0b0)                   32.04                0.04 *    66.38 r
  data arrival time                                                                               66.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_16_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -205.52     244.48
  data required time                                                                             244.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             244.48
  data arrival time                                                                              -66.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.10


  Startpoint: fifo2/data_mem_reg_26__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_26__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_26__90_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_26__90_/o (d04fyj03ld0b0)                     38.73               62.38      62.38 r
  fifo2/data_mem[775] (net)                     2         1.55                          0.00      62.38 r
  fifo2/data_mem_reg_26__91_/si (d04fyj03wd0b0)                    38.73                0.20 *    62.58 r
  data arrival time                                                                               62.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_26__91_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.32     240.68
  data required time                                                                             240.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.68
  data arrival time                                                                              -62.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.10


  Startpoint: fifo2/data_mem_reg_24__76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_24__77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_24__76_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_24__76_/o (d04fyj03ld0b0)                     38.74               62.39      62.39 r
  fifo2/data_mem[1035] (net)                    2         1.55                          0.00      62.39 r
  fifo2/data_mem_reg_24__77_/si (d04fyj03wd0b0)                    38.74                0.15 *    62.54 r
  data arrival time                                                                               62.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_24__77_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.32     240.68
  data required time                                                                             240.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.68
  data arrival time                                                                              -62.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.14


  Startpoint: init_mask_in0_seed0_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed0_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed0_reg_44_/clk (d04fyj03ld0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed0_reg_44_/o (d04fyj03ld0b0)                    38.76               62.41      62.41 r
  init_mask_in0_seed0[44] (net)                 2         1.56                          0.00      62.41 r
  init_mask_in0_seed0_reg_45_/si (d04fyj03wd0b0)                   38.76                0.13 *    62.54 r
  data arrival time                                                                               62.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed0_reg_45_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.28     240.72
  data required time                                                                             240.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.72
  data arrival time                                                                              -62.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.18


  Startpoint: fifo2/data_mem_reg_13__60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_13__61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_13__60_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_13__60_/o (d04fyj03ld0b0)                     38.67               62.33      62.33 r
  fifo2/data_mem[2526] (net)                    2         1.55                          0.00      62.33 r
  fifo2/data_mem_reg_13__61_/si (d04fyj03wd0b0)                    38.67                0.20 *    62.53 r
  data arrival time                                                                               62.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_13__61_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.29     240.71
  data required time                                                                             240.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.71
  data arrival time                                                                              -62.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.18


  Startpoint: fifo2/data_mem_reg_4__91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_4__92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_4__91_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_4__91_/o (d04fyj03ld0b0)                      38.72               62.37      62.37 r
  fifo2/data_mem[3790] (net)                    2         1.55                          0.00      62.37 r
  fifo2/data_mem_reg_4__92_/si (d04fyj03wd0b0)                     38.72                0.11 *    62.48 r
  data arrival time                                                                               62.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_4__92_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.32     240.68
  data required time                                                                             240.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.68
  data arrival time                                                                              -62.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.20


  Startpoint: init_mask_in0_seed1_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_seed1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_seed1_reg_31_/clk (d04fyj03wd0b0)                   0.00                0.00       0.00 r
  init_mask_in0_seed1_reg_31_/o (d04fyj03wd0b0)                    31.96               66.26      66.26 r
  n22300 (net)                                  1         0.71                          0.00      66.26 r
  init_mask_in0_seed1_reg_32_/si (d04fyj03wd0b0)                   31.96                0.04 *    66.30 r
  data arrival time                                                                               66.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_seed1_reg_32_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -205.48     244.52
  data required time                                                                             244.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             244.52
  data arrival time                                                                              -66.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.22


  Startpoint: fifo2/data_mem_reg_30__73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_30__74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_30__73_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_30__73_/o (d04fyj03ld0b0)                     38.60               62.26      62.26 r
  fifo2/data_mem[210] (net)                     2         1.54                          0.00      62.26 r
  fifo2/data_mem_reg_30__74_/si (d04fyj03wd0b0)                    38.60                0.18 *    62.44 r
  data arrival time                                                                               62.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_30__74_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.25     240.75
  data required time                                                                             240.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.75
  data arrival time                                                                              -62.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.31


  Startpoint: gen_ecc_alu0_ecc_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_ecc_alu0_ecc_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  gen_ecc_alu0_ecc_reg_5_/clk (d04fyj03yd0b0)                       0.00                0.00 #     0.00 r
  gen_ecc_alu0_ecc_reg_5_/o (d04fyj03yd0b0)                        54.15               62.46      62.46 r
  ecc_alu[5] (net)                              2         5.57                          0.00      62.46 r
  U18161/a (d04bfn00ln0f0)                                         54.15                4.25 *    66.71 r
  U18161/o (d04bfn00ln0f0)                                         64.76               86.83     153.54 r
  n19245 (net)                                  6        23.36                          0.00     153.54 r
  gen_ecc_alu0_ecc_reg_6_/si (d04fyj03yd0c0)                       72.01               29.84 *   183.38 r
  data arrival time                                                                              183.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  gen_ecc_alu0_ecc_reg_6_/clk (d04fyj03yd0c0)                                           0.00     450.00 r
  library setup time                                                                  -88.30     361.70
  data required time                                                                             361.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             361.70
  data arrival time                                                                             -183.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.32


  Startpoint: fifo1/data_mem_reg_23__57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/data_mem_reg_23__58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo1/data_mem_reg_23__57_/clk (d04fyj03ld0c0)                    0.00                0.00       0.00 r
  fifo1/data_mem_reg_23__57_/o (d04fyj03ld0c0)                     74.34               99.17      99.17 r
  fifo1/data_mem[633] (net)                     2         9.04                          0.00      99.17 r
  fifo1/data_mem_reg_23__58_/si (d04fyj03ld0b0)                    74.34               11.66 *   110.83 r
  data arrival time                                                                              110.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo1/data_mem_reg_23__58_/clk (d04fyj03ld0b0)                                        0.00     450.00 r
  library setup time                                                                 -160.84     289.16
  data required time                                                                             289.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             289.16
  data arrival time                                                                             -110.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.33


  Startpoint: fifo2/data_mem_reg_8__87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_8__88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_8__87_/clk (d04fyj03ld0b0)                     0.00                0.00       0.00 r
  fifo2/data_mem_reg_8__87_/o (d04fyj03ld0b0)                      38.59               62.25      62.25 r
  fifo2/data_mem[3238] (net)                    2         1.54                          0.00      62.25 r
  fifo2/data_mem_reg_8__88_/si (d04fyj03wd0b0)                     38.59                0.17 *    62.42 r
  data arrival time                                                                               62.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_8__88_/clk (d04fyj03wd0b0)                                         0.00     450.00 r
  library setup time                                                                 -209.24     240.76
  data required time                                                                             240.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.76
  data arrival time                                                                              -62.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.33


  Startpoint: init_mask_alu0_mask_reg_6__101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_mask_reg_6__102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_mask_reg_6__101_/clk (d04fyj03ld0b0)               0.00                0.00       0.00 r
  init_mask_alu0_mask_reg_6__101_/o (d04fyj03ld0b0)                87.31              104.21     104.21 r
  mask_alu[229] (net)                           3         5.07                          0.00     104.21 r
  init_mask_alu0_mask_reg_6__102_/si (d04fyj03ld0c0)               87.31                0.43 *   104.64 r
  data arrival time                                                                              104.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_mask_reg_6__102_/clk (d04fyj03ld0c0)                                   0.00     450.00 r
  library setup time                                                                 -166.96     283.04
  data required time                                                                             283.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             283.04
  data arrival time                                                                             -104.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.40


  Startpoint: check_ecc_in0_secded_in0_data_rxc_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: check_ecc_in0_secded_in0_data_rxc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in0_secded_in0_data_rxc_reg_10_/clk (d04fyj03nd0c0)     0.00                0.00 #     0.00 r
  check_ecc_in0_secded_in0_data_rxc_reg_10_/o (d04fyj03nd0c0)      31.42               51.93      51.93 r
  din_rxc0[10] (net)                            2         4.09                          0.00      51.93 r
  U12676/a (d04bfn00nnud5)                                         31.42                2.16 *    54.09 r
  U12676/o (d04bfn00nnud5)                                         12.97               28.46      82.55 r
  n18234 (net)                                  4         4.32                          0.00      82.55 r
  U20483/a (d04bfn00wnub5)                                         12.97                0.27 *    82.81 r
  U20483/o (d04bfn00wnub5)                                         62.08               70.59     153.40 r
  n20238 (net)                                  6         7.15                          0.00     153.40 r
  check_ecc_in0_secded_in0_data_rxc_reg_11_/si (d04fyj03nd0g0)     62.08                1.60 *   155.00 r
  data arrival time                                                                              155.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  check_ecc_in0_secded_in0_data_rxc_reg_11_/clk (d04fyj03nd0g0)                         0.00     450.00 r
  library setup time                                                                 -116.59     333.41
  data required time                                                                             333.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             333.41
  data arrival time                                                                             -155.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.42


  Startpoint: init_mask_alu0_seed1_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed1_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed1_reg_66_/clk (d04fyj03ld0b0)                  0.00                0.00       0.00 r
  init_mask_alu0_seed1_reg_66_/o (d04fyj03ld0b0)                   38.53               62.19      62.19 r
  init_mask_alu0_seed1[66] (net)                2         1.54                          0.00      62.19 r
  init_mask_alu0_seed1_reg_67_/si (d04fyj03wd0b0)                  38.53                0.19 *    62.38 r
  data arrival time                                                                               62.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed1_reg_67_/clk (d04fyj03wd0b0)                                      0.00     450.00 r
  library setup time                                                                 -209.15     240.85
  data required time                                                                             240.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.85
  data arrival time                                                                              -62.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.47


  Startpoint: init_mask_in0_mask_reg_0__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_in0_mask_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_in0_mask_reg_0__1_/clk (d04fyj03ld0c0)                  0.00                0.00       0.00 r
  init_mask_in0_mask_reg_0__1_/o (d04fyj03ld0c0)                   62.29               88.47      88.47 r
  mask_in[385] (net)                            3         7.07                          0.00      88.47 r
  U20806/a (d04bfn00lnud5)                                         62.29                1.94 *    90.41 r
  U20806/o (d04bfn00lnud5)                                         41.51               64.30     154.71 r
  n22020 (net)                                  3        11.74                          0.00     154.71 r
  init_mask_in0_mask_reg_0__2_/si (d04fyj03nd0c0)                  41.51                5.96 *   160.67 r
  data arrival time                                                                              160.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_in0_mask_reg_0__2_/clk (d04fyj03nd0c0)                                      0.00     450.00 r
  library setup time                                                                 -110.86     339.14
  data required time                                                                             339.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             339.14
  data arrival time                                                                             -160.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.47


  Startpoint: fifo2/data_mem_reg_21__90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/data_mem_reg_21__91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  fifo2/data_mem_reg_21__90_/clk (d04fyj03ld0b0)                    0.00                0.00       0.00 r
  fifo2/data_mem_reg_21__90_/o (d04fyj03ld0b0)                     38.53               62.19      62.19 r
  fifo2/data_mem[1460] (net)                    2         1.54                          0.00      62.19 r
  fifo2/data_mem_reg_21__91_/si (d04fyj03wd0b0)                    38.53                0.13 *    62.31 r
  data arrival time                                                                               62.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  fifo2/data_mem_reg_21__91_/clk (d04fyj03wd0b0)                                        0.00     450.00 r
  library setup time                                                                 -209.21     240.79
  data required time                                                                             240.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.79
  data arrival time                                                                              -62.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.48


  Startpoint: init_mask_alu0_seed5_reg_191_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: init_mask_alu0_seed6_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  init_mask_alu0_seed5_reg_191_/clk (d04fyj03ld0b0)                 0.00                0.00       0.00 r
  init_mask_alu0_seed5_reg_191_/o (d04fyj03ld0b0)                  38.36               62.02      62.02 r
  n22572 (net)                                  1         1.53                          0.00      62.02 r
  init_mask_alu0_seed6_reg_0_/si (d04fyj03wd0b0)                   38.36                0.41 *    62.44 r
  data arrival time                                                                               62.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  init_mask_alu0_seed6_reg_0_/clk (d04fyj03wd0b0)                                       0.00     450.00 r
  library setup time                                                                 -209.06     240.94
  data required time                                                                             240.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             240.94
  data arrival time                                                                              -62.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    178.51


1
