Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  1 18:03:23 2024
| Host         : LAPTOP-9MCJAFV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.364        0.000                      0                  465        0.152        0.000                      0                  465        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.364        0.000                      0                  465        0.152        0.000                      0                  465        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 1.226ns (19.367%)  route 5.104ns (80.633%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.636     5.239    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  cuberoot_inst/s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  cuberoot_inst/s_reg[13]/Q
                         net (fo=4, routed)           1.083     6.778    cuberoot_inst/s[13]
    SLICE_X11Y81         LUT4 (Prop_lut4_I2_O)        0.124     6.902 r  cuberoot_inst/b[31]_i_12/O
                         net (fo=1, routed)           0.402     7.304    cuberoot_inst/b[31]_i_12_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I1_O)        0.124     7.428 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, routed)          0.702     8.130    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.254 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, routed)          0.634     8.888    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I3_O)        0.124     9.012 r  cuberoot_inst/mul1_inst/b[7]_i_5/O
                         net (fo=4, routed)           0.789     9.801    cuberoot_inst/mul1_inst/b[7]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.925 r  cuberoot_inst/mul1_inst/b[25]_i_5/O
                         net (fo=3, routed)           0.847    10.772    cuberoot_inst/mul1_inst/b[25]_i_5_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I2_O)        0.150    10.922 r  cuberoot_inst/mul1_inst/b[9]_i_1/O
                         net (fo=1, routed)           0.647    11.569    cuberoot_inst/mul1_inst_n_22
    SLICE_X5Y79          FDRE                                         r  cuberoot_inst/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.592    15.015    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  cuberoot_inst/b_reg[9]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.305    14.933    cuberoot_inst/b_reg[9]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.280ns (34.571%)  route 4.315ns (65.429%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.492    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.826 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.826    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.513    14.936    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.239    cuberoot_inst/mul1_inst/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 2.259ns (34.362%)  route 4.315ns (65.638%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.492    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.805 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.805    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_4
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.513    14.936    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.239    cuberoot_inst/mul1_inst/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.185ns (33.615%)  route 4.315ns (66.385%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.492    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.731 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.731    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_5
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.513    14.936    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.239    cuberoot_inst/mul1_inst/part_res_reg[14]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.169ns (33.451%)  route 4.315ns (66.549%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.492 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.492    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.715 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.715    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_7
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.513    14.936    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[12]/C
                         clock pessimism              0.277    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.239    cuberoot_inst/mul1_inst/part_res_reg[12]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.166ns (33.421%)  route 4.315ns (66.579%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.712 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.712    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_6
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.512    14.935    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    15.238    cuberoot_inst/mul1_inst/part_res_reg[9]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.145ns (33.204%)  route 4.315ns (66.796%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.691 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.691    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_4
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.512    14.935    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    15.238    cuberoot_inst/mul1_inst/part_res_reg[11]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.071ns (32.430%)  route 4.315ns (67.570%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.617 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.617    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_5
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.512    14.935    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[10]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    15.238    cuberoot_inst/mul1_inst/part_res_reg[10]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.055ns (32.260%)  route 4.315ns (67.740%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.378 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.378    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.601 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.601    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_7
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.512    14.935    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[8]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)        0.062    15.238    cuberoot_inst/mul1_inst/part_res_reg[8]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.679ns (28.011%)  route 4.315ns (71.989%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.628     5.231    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.419     5.650 f  cuberoot_inst/mul1_inst/ctr_reg[1]/Q
                         net (fo=23, routed)          1.212     6.862    cuberoot_inst/mul1_inst/ctr[1]
    SLICE_X9Y74          LUT5 (Prop_lut5_I1_O)        0.299     7.161 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, routed)           0.955     8.116    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.240 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, routed)           0.686     8.926    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     9.043 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, routed)           1.059    10.102    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.348    10.450 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, routed)           0.403    10.853    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.977 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, routed)           0.000    10.977    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.225 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.225    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_4
    SLICE_X9Y77          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.510    14.933    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[7]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    15.236    cuberoot_inst/mul1_inst/part_res_reg[7]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  4.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cuberoot_inst/tmp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mult1_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.481    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  cuberoot_inst/tmp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  cuberoot_inst/tmp1_reg[1]/Q
                         net (fo=3, routed)           0.099     1.722    cuberoot_inst/tmp1[1]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  cuberoot_inst/mult1_a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    cuberoot_inst/mult1_a[1]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  cuberoot_inst/mult1_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.995    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cuberoot_inst/mult1_a_reg[1]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.120     1.614    cuberoot_inst/mult1_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cuberoot_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.510    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cuberoot_inst/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cuberoot_inst/y_reg[1]/Q
                         net (fo=12, routed)          0.115     1.767    cuberoot_inst/y_reg_n_0_[1]
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.812 r  cuberoot_inst/y_bo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    cuberoot_inst/y_bo[1]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  cuberoot_inst/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.859     2.024    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  cuberoot_inst/y_bo_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121     1.644    cuberoot_inst/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.565     1.484    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cuberoot_inst/mul1_inst/part_res_reg[4]/Q
                         net (fo=3, routed)           0.128     1.753    cuberoot_inst/mul1_inst/part_res_reg[4]
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.833     1.998    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[4]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.066     1.584    cuberoot_inst/mul1_inst/y_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 root1/part_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            root1/part_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.866%)  route 0.120ns (39.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.592     1.511    root1/CLK
    SLICE_X1Y76          FDRE                                         r  root1/part_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  root1/part_result_reg[5]/Q
                         net (fo=3, routed)           0.120     1.772    root1/part_result_reg_n_0_[5]
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  root1/part_result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    root1/part_result[4]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  root1/part_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     2.029    root1/CLK
    SLICE_X2Y77          FDRE                                         r  root1/part_result_reg[4]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.121     1.647    root1/part_result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cuberoot_inst/tmp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mult1_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.565     1.484    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  cuberoot_inst/tmp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cuberoot_inst/tmp1_reg[3]/Q
                         net (fo=2, routed)           0.066     1.692    cuberoot_inst/tmp1[3]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045     1.737 r  cuberoot_inst/mult1_a0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.737    cuberoot_inst/mult1_a0_carry_i_2_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.802 r  cuberoot_inst/mult1_a0_carry/O[2]
                         net (fo=1, routed)           0.000     1.802    cuberoot_inst/mult1_a0_carry_n_5
    SLICE_X8Y72          FDRE                                         r  cuberoot_inst/mult1_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.833     1.998    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  cuberoot_inst/mult1_a_reg[3]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.134     1.631    cuberoot_inst/mult1_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.386%)  route 0.139ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.482    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  cuberoot_inst/mul1_inst/part_res_reg[3]/Q
                         net (fo=3, routed)           0.139     1.762    cuberoot_inst/mul1_inst/part_res_reg[3]
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.833     1.998    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.070     1.588    cuberoot_inst/mul1_inst/y_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 root1/y_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_squared_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.591     1.510    root1/CLK
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  root1/y_bo_reg[0]/Q
                         net (fo=1, routed)           0.129     1.780    root1_n_3
    SLICE_X2Y74          FDRE                                         r  b_squared_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.861     2.026    clk_i_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  b_squared_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.059     1.605    b_squared_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.485    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cuberoot_inst/mul1_inst/part_res_reg[15]/Q
                         net (fo=2, routed)           0.122     1.748    cuberoot_inst/mul1_inst/part_res_reg[15]
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.836     2.001    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[15]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.070     1.570    cuberoot_inst/mul1_inst/y_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 root1/part_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            root1/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.592     1.511    root1/CLK
    SLICE_X1Y76          FDRE                                         r  root1/part_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  root1/part_result_reg[1]/Q
                         net (fo=4, routed)           0.124     1.776    root1/part_result_reg_n_0_[1]
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.861     2.026    root1/CLK
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.066     1.589    root1/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cuberoot_inst/mult1_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.565     1.484    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  cuberoot_inst/mult1_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cuberoot_inst/mult1_a_reg[3]/Q
                         net (fo=1, routed)           0.114     1.763    cuberoot_inst/mul1_inst/a_reg[7]_0[3]
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.995    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/a_reg[3]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.076     1.570    cuberoot_inst/mul1_inst/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     a_i_cr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     a_i_cr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     a_i_cr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     a_i_cr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     cuberoot_inst/mult1_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     cuberoot_inst/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     cuberoot_inst/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     cuberoot_inst/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     cuberoot_inst/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     cuberoot_inst/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     cuberoot_inst/x_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[4]/C



