[INF:CM0023] Creating log file ../../build/regression/UnsizedParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<135> s<134> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<submodule> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:17>
n<> u<4> t<Port> p<5> l<1:18> el<1:18>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:17> el<1:19>
n<> u<6> t<Module_nonansi_header> p<95> c<2> s<25> l<1:1> el<1:20>
n<> u<7> t<IntegerAtomType_Int> p<8> l<2:14> el<2:17>
n<> u<8> t<Data_type> p<9> c<7> l<2:14> el<2:17>
n<> u<9> t<Data_type_or_implicit> p<19> c<8> s<18> l<2:14> el<2:17>
n<X> u<10> t<StringConst> p<17> s<16> l<2:18> el<2:19>
n<20> u<11> t<IntConst> p<12> l<2:22> el<2:24>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:22> el<2:24>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:22> el<2:24>
n<> u<14> t<Constant_expression> p<15> c<13> l<2:22> el<2:24>
n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<2:22> el<2:24>
n<> u<16> t<Constant_param_expression> p<17> c<15> l<2:22> el<2:24>
n<> u<17> t<Param_assignment> p<18> c<10> l<2:18> el<2:24>
n<> u<18> t<List_of_param_assignments> p<19> c<17> l<2:18> el<2:24>
n<> u<19> t<Parameter_declaration> p<20> c<9> l<2:4> el<2:24>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:4> el<2:25>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:4> el<2:25>
n<> u<22> t<Module_common_item> p<23> c<21> l<2:4> el<2:25>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:4> el<2:25>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<2:4> el<2:25>
n<> u<25> t<Module_item> p<95> c<24> s<52> l<2:4> el<2:25>
n<> u<26> t<IntVec_TypeLogic> p<43> s<42> l<3:12> el<3:17>
n<X> u<27> t<StringConst> p<28> l<3:19> el<3:20>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:19> el<3:20>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:19> el<3:20>
n<> u<30> t<Constant_expression> p<36> c<29> s<35> l<3:19> el<3:20>
n<1> u<31> t<IntConst> p<32> l<3:21> el<3:22>
n<> u<32> t<Primary_literal> p<33> c<31> l<3:21> el<3:22>
n<> u<33> t<Constant_primary> p<34> c<32> l<3:21> el<3:22>
n<> u<34> t<Constant_expression> p<36> c<33> l<3:21> el<3:22>
n<> u<35> t<BinOp_Minus> p<36> s<34> l<3:20> el<3:21>
n<> u<36> t<Constant_expression> p<41> c<30> s<40> l<3:19> el<3:22>
n<0> u<37> t<IntConst> p<38> l<3:23> el<3:24>
n<> u<38> t<Primary_literal> p<39> c<37> l<3:23> el<3:24>
n<> u<39> t<Constant_primary> p<40> c<38> l<3:23> el<3:24>
n<> u<40> t<Constant_expression> p<41> c<39> l<3:23> el<3:24>
n<> u<41> t<Constant_range> p<42> c<36> l<3:19> el<3:24>
n<> u<42> t<Packed_dimension> p<43> c<41> l<3:18> el<3:25>
n<> u<43> t<Data_type> p<45> c<26> s<44> l<3:12> el<3:25>
n<my_type_t> u<44> t<StringConst> p<45> l<3:26> el<3:35>
n<> u<45> t<Type_declaration> p<46> c<43> l<3:4> el<3:36>
n<> u<46> t<Data_declaration> p<47> c<45> l<3:4> el<3:36>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<3:4> el<3:36>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<3:4> el<3:36>
n<> u<49> t<Module_common_item> p<50> c<48> l<3:4> el<3:36>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<3:4> el<3:36>
n<> u<51> t<Non_port_module_item> p<52> c<50> l<3:4> el<3:36>
n<> u<52> t<Module_item> p<95> c<51> s<71> l<3:4> el<3:36>
n<my_type_t> u<53> t<StringConst> p<54> l<4:14> el<4:23>
n<> u<54> t<Data_type> p<55> c<53> l<4:14> el<4:23>
n<> u<55> t<Data_type_or_implicit> p<65> c<54> s<64> l<4:14> el<4:23>
n<Y> u<56> t<StringConst> p<63> s<62> l<4:24> el<4:25>
n<> u<57> t<Number_Tick1> p<58> l<4:28> el<4:30>
n<> u<58> t<Primary_literal> p<59> c<57> l<4:28> el<4:30>
n<> u<59> t<Constant_primary> p<60> c<58> l<4:28> el<4:30>
n<> u<60> t<Constant_expression> p<61> c<59> l<4:28> el<4:30>
n<> u<61> t<Constant_mintypmax_expression> p<62> c<60> l<4:28> el<4:30>
n<> u<62> t<Constant_param_expression> p<63> c<61> l<4:28> el<4:30>
n<> u<63> t<Param_assignment> p<64> c<56> l<4:24> el<4:30>
n<> u<64> t<List_of_param_assignments> p<65> c<63> l<4:24> el<4:30>
n<> u<65> t<Parameter_declaration> p<66> c<55> l<4:4> el<4:30>
n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<4:4> el<4:31>
n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<4:4> el<4:31>
n<> u<68> t<Module_common_item> p<69> c<67> l<4:4> el<4:31>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:4> el<4:31>
n<> u<70> t<Non_port_module_item> p<71> c<69> l<4:4> el<4:31>
n<> u<71> t<Module_item> p<95> c<70> s<94> l<4:4> el<4:31>
n<a> u<72> t<StringConst> p<73> l<5:11> el<5:12>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<5:11> el<5:12>
n<> u<74> t<Constant_bit_select> p<75> l<5:13> el<5:13>
n<> u<75> t<Constant_select> p<76> c<74> l<5:13> el<5:13>
n<> u<76> t<Net_lvalue> p<88> c<73> s<87> l<5:11> el<5:12>
n<> u<77> t<IntegerAtomType_Int> p<78> l<5:15> el<5:18>
n<> u<78> t<Integer_type> p<79> c<77> l<5:15> el<5:18>
n<> u<79> t<Simple_type> p<80> c<78> l<5:15> el<5:18>
n<> u<80> t<Casting_type> p<85> c<79> s<84> l<5:15> el<5:18>
n<Y> u<81> t<StringConst> p<82> l<5:20> el<5:21>
n<> u<82> t<Primary_literal> p<83> c<81> l<5:20> el<5:21>
n<> u<83> t<Primary> p<84> c<82> l<5:20> el<5:21>
n<> u<84> t<Expression> p<85> c<83> l<5:20> el<5:21>
n<> u<85> t<Cast> p<86> c<80> l<5:15> el<5:22>
n<> u<86> t<Primary> p<87> c<85> l<5:15> el<5:22>
n<> u<87> t<Expression> p<88> c<86> l<5:15> el<5:22>
n<> u<88> t<Net_assignment> p<89> c<76> l<5:11> el<5:22>
n<> u<89> t<List_of_net_assignments> p<90> c<88> l<5:11> el<5:22>
n<> u<90> t<Continuous_assign> p<91> c<89> l<5:4> el<5:23>
n<> u<91> t<Module_common_item> p<92> c<90> l<5:4> el<5:23>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<5:4> el<5:23>
n<> u<93> t<Non_port_module_item> p<94> c<92> l<5:4> el<5:23>
n<> u<94> t<Module_item> p<95> c<93> l<5:4> el<5:23>
n<> u<95> t<Module_declaration> p<96> c<6> l<1:1> el<6:10>
n<> u<96> t<Description> p<134> c<95> s<133> l<1:1> el<6:10>
n<> u<97> t<Module_keyword> p<101> s<98> l<8:1> el<8:7>
n<top> u<98> t<StringConst> p<101> s<100> l<8:8> el<8:11>
n<> u<99> t<Port> p<100> l<8:12> el<8:12>
n<> u<100> t<List_of_ports> p<101> c<99> l<8:11> el<8:13>
n<> u<101> t<Module_nonansi_header> p<132> c<97> s<111> l<8:1> el<8:14>
n<submodule> u<102> t<StringConst> p<108> s<107> l<9:4> el<9:13>
n<u_sub_default> u<103> t<StringConst> p<104> l<9:14> el<9:27>
n<> u<104> t<Name_of_instance> p<107> c<103> s<106> l<9:14> el<9:27>
n<> u<105> t<Ordered_port_connection> p<106> l<9:28> el<9:28>
n<> u<106> t<List_of_port_connections> p<107> c<105> l<9:28> el<9:28>
n<> u<107> t<Hierarchical_instance> p<108> c<104> l<9:14> el<9:29>
n<> u<108> t<Module_instantiation> p<109> c<102> l<9:4> el<9:30>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<9:4> el<9:30>
n<> u<110> t<Non_port_module_item> p<111> c<109> l<9:4> el<9:30>
n<> u<111> t<Module_item> p<132> c<110> s<131> l<9:4> el<9:30>
n<submodule> u<112> t<StringConst> p<128> s<122> l<10:4> el<10:13>
n<X> u<113> t<StringConst> p<120> s<119> l<10:17> el<10:18>
n<5> u<114> t<IntConst> p<115> l<10:19> el<10:20>
n<> u<115> t<Primary_literal> p<116> c<114> l<10:19> el<10:20>
n<> u<116> t<Primary> p<117> c<115> l<10:19> el<10:20>
n<> u<117> t<Expression> p<118> c<116> l<10:19> el<10:20>
n<> u<118> t<Mintypmax_expression> p<119> c<117> l<10:19> el<10:20>
n<> u<119> t<Param_expression> p<120> c<118> l<10:19> el<10:20>
n<> u<120> t<Named_parameter_assignment> p<121> c<113> l<10:16> el<10:21>
n<> u<121> t<List_of_parameter_assignments> p<122> c<120> l<10:16> el<10:21>
n<> u<122> t<Parameter_value_assignment> p<128> c<121> s<127> l<10:14> el<10:22>
n<u_sub_5> u<123> t<StringConst> p<124> l<10:23> el<10:30>
n<> u<124> t<Name_of_instance> p<127> c<123> s<126> l<10:23> el<10:30>
n<> u<125> t<Ordered_port_connection> p<126> l<10:31> el<10:31>
n<> u<126> t<List_of_port_connections> p<127> c<125> l<10:31> el<10:31>
n<> u<127> t<Hierarchical_instance> p<128> c<124> l<10:23> el<10:32>
n<> u<128> t<Module_instantiation> p<129> c<112> l<10:4> el<10:33>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<10:4> el<10:33>
n<> u<130> t<Non_port_module_item> p<131> c<129> l<10:4> el<10:33>
n<> u<131> t<Module_item> p<132> c<130> l<10:4> el<10:33>
n<> u<132> t<Module_declaration> p<133> c<101> l<8:1> el<11:10>
n<> u<133> t<Description> p<134> c<132> l<8:1> el<11:10>
n<> u<134> t<Source_text> p<135> c<96> l<1:1> el<11:10>
n<> u<135> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "submodule".

[WRN:PA0205] dut.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@submodule".

[INF:CP0303] dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnsizedParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnsizedParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnsizedParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
  |vpiFullName:work@submodule
  |vpiParameter:
  \_parameter: (work@submodule.X), line:2:18, endln:2:19, parent:work@submodule
    |UINT:20
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:17, parent:work@submodule.X
      |vpiParent:
      \_parameter: (work@submodule.X), line:2:18, endln:2:19, parent:work@submodule
      |vpiSigned:1
    |vpiParent:
    \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
    |vpiSigned:1
    |vpiName:X
    |vpiFullName:work@submodule.X
  |vpiParameter:
  \_parameter: (work@submodule.Y), line:4:24, endln:4:25, parent:work@submodule
    |BIN:1
    |vpiTypespec:
    \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule.Y
      |vpiName:my_type_t
      |vpiTypedefAlias:
      \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule
        |vpiName:my_type_t
        |vpiInstance:
        \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
        |vpiParent:
        \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
        |vpiRange:
        \_range: , line:3:19, endln:3:24
          |vpiLeftRange:
          \_operation: , line:3:19, endln:3:22
            |vpiParent:
            \_range: , line:3:19, endln:3:24
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (X), line:3:19, endln:3:20
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiName:X
            |vpiOperand:
            \_constant: , line:3:21, endln:3:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:23, endln:3:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:19, endln:3:24
            |vpiConstType:9
      |vpiParent:
      \_parameter: (work@submodule.Y), line:4:24, endln:4:25, parent:work@submodule
      |vpiRange:
      \_range: , line:3:19, endln:3:24, parent:my_type_t
        |vpiParent:
        \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule.Y
        |vpiLeftRange:
        \_operation: , line:3:19, endln:3:22
          |vpiParent:
          \_range: , line:3:19, endln:3:24, parent:my_type_t
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@submodule.Y.my_type_t.X), line:3:19, endln:3:20
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiName:X
            |vpiFullName:work@submodule.Y.my_type_t.X
          |vpiOperand:
          \_constant: , line:3:21, endln:3:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_operation: , line:3:19, endln:3:22
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:19, endln:3:24, parent:my_type_t
          |vpiConstType:9
    |vpiParent:
    \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
    |vpiName:Y
    |vpiFullName:work@submodule.Y
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:24, parent:work@submodule
    |vpiParent:
    \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:22, endln:2:24
      |vpiDecompile:20
      |vpiSize:32
      |UINT:20
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17, parent:work@submodule.X
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@submodule.X), line:2:18, endln:2:19, parent:work@submodule
  |vpiParamAssign:
  \_param_assign: , line:4:24, endln:4:30, parent:work@submodule
    |vpiParent:
    \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
    |vpiRhs:
    \_constant: , line:4:28, endln:4:30
      |vpiDecompile:'1
      |vpiSize:20
      |BIN:1
      |vpiTypespec:
      \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule.Y
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@submodule.Y), line:4:24, endln:4:25, parent:work@submodule
  |vpiTypedef:
  \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule
  |vpiDefName:work@submodule
  |vpiParent:
  \_design: (work@top)
  |vpiContAssign:
  \_cont_assign: , line:5:11, endln:5:22, parent:work@submodule
    |vpiParent:
    \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
    |vpiRhs:
    \_operation: , line:5:15, endln:5:22
      |vpiTypespec:
      \_int_typespec: , line:5:15, endln:5:18
        |vpiSigned:1
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:22, parent:work@submodule
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@submodule.Y), line:5:20, endln:5:21
        |vpiParent:
        \_operation: , line:5:15, endln:5:22
        |vpiName:Y
        |vpiFullName:work@submodule.Y
    |vpiLhs:
    \_ref_obj: (work@submodule.a), line:5:11, endln:5:12
      |vpiParent:
      \_cont_assign: , line:5:11, endln:5:22, parent:work@submodule
      |vpiName:a
      |vpiFullName:work@submodule.a
      |vpiActual:
      \_logic_net: (a)
        |vpiName:a
        |vpiNetType:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:11:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:8:1: , endln:11:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
    |vpiName:u_sub_default
    |vpiFullName:work@top.u_sub_default
    |vpiParameter:
    \_parameter: (work@top.u_sub_default.X), line:2:18, endln:2:19, parent:work@top.u_sub_default
      |UINT:20
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17, parent:work@top.u_sub_default.X
        |vpiParent:
        \_parameter: (work@top.u_sub_default.X), line:2:18, endln:2:19, parent:work@top.u_sub_default
        |vpiSigned:1
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
      |vpiSigned:1
      |vpiName:X
      |vpiFullName:work@top.u_sub_default.X
    |vpiParameter:
    \_parameter: (work@top.u_sub_default.Y), line:4:24, endln:4:25, parent:work@top.u_sub_default
      |BIN:1
      |vpiTypespec:
      \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_default.Y
        |vpiName:my_type_t
        |vpiTypedefAlias:
        \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:my_type_t
          |vpiName:my_type_t
          |vpiInstance:
          \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
          |vpiParent:
          \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_default.Y
          |vpiRange:
          \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiParent:
            \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:my_type_t
            |vpiLeftRange:
            \_operation: , line:3:19, endln:3:22
              |vpiParent:
              \_range: , line:3:19, endln:3:24, parent:my_type_t
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.u_sub_default.Y.my_type_t.my_type_t.X), line:3:19, endln:3:20
                |vpiParent:
                \_operation: , line:3:19, endln:3:22
                |vpiName:X
                |vpiFullName:work@top.u_sub_default.Y.my_type_t.my_type_t.X
                |vpiActual:
                \_constant: , line:2:22, endln:2:24
                  |vpiDecompile:20
                  |vpiSize:32
                  |UINT:20
                  |vpiTypespec:
                  \_int_typespec: , line:2:14, endln:2:17, parent:work@submodule.X
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:3:21, endln:3:22
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_operation: , line:3:19, endln:3:22
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:23, endln:3:24
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:19, endln:3:24, parent:my_type_t
              |vpiConstType:9
        |vpiParent:
        \_parameter: (work@top.u_sub_default.Y), line:4:24, endln:4:25, parent:work@top.u_sub_default
        |vpiRange:
        \_range: , line:3:19, endln:3:24, parent:my_type_t
          |vpiParent:
          \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_default.Y
          |vpiLeftRange:
          \_operation: , line:3:19, endln:3:22
            |vpiParent:
            \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@top.u_sub_default.Y.my_type_t.X), line:3:19, endln:3:20
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiName:X
              |vpiFullName:work@top.u_sub_default.Y.my_type_t.X
              |vpiActual:
              \_constant: , line:2:22, endln:2:24
            |vpiOperand:
            \_constant: , line:3:21, endln:3:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:23, endln:3:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiConstType:9
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
      |vpiName:Y
      |vpiFullName:work@top.u_sub_default.Y
    |vpiParamAssign:
    \_param_assign: , line:2:18, endln:2:24, parent:work@top.u_sub_default
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
      |vpiRhs:
      \_constant: , line:2:22, endln:2:24
      |vpiLhs:
      \_parameter: (work@top.u_sub_default.X), line:2:18, endln:2:19, parent:work@top.u_sub_default
    |vpiParamAssign:
    \_param_assign: , line:4:24, endln:4:30, parent:work@top.u_sub_default
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
      |vpiRhs:
      \_constant: , line:4:28, endln:4:30
        |vpiDecompile:1048575
        |vpiSize:20
        |UINT:1048575
        |vpiTypespec:
        \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule.Y
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_sub_default.Y), line:4:24, endln:4:25, parent:work@top.u_sub_default
    |vpiTypedef:
    \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule
    |vpiDefName:work@submodule
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (a)
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:11:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:11:10
    |vpiContAssign:
    \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_default
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_default) dut.sv:9:4: , endln:9:30, parent:work@top
      |vpiRhs:
      \_operation: , line:5:15, endln:5:22
        |vpiTypespec:
        \_int_typespec: , line:5:15, endln:5:18
        |vpiParent:
        \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_default
        |vpiOpType:67
        |vpiOperand:
        \_ref_obj: (work@top.u_sub_default.Y), line:5:20, endln:5:21
          |vpiParent:
          \_operation: , line:5:15, endln:5:22
          |vpiName:Y
          |vpiFullName:work@top.u_sub_default.Y
          |vpiActual:
          \_constant: , line:4:28, endln:4:30
      |vpiLhs:
      \_ref_obj: (work@top.u_sub_default.a), line:5:11, endln:5:12
        |vpiParent:
        \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_default
        |vpiName:a
        |vpiFullName:work@top.u_sub_default.a
        |vpiActual:
        \_logic_net: (a)
  |vpiModule:
  \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
    |vpiName:u_sub_5
    |vpiFullName:work@top.u_sub_5
    |vpiParameter:
    \_parameter: (work@top.u_sub_5.X), line:2:18, endln:2:19, parent:work@top.u_sub_5
      |UINT:20
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:17, parent:work@top.u_sub_5.X
        |vpiParent:
        \_parameter: (work@top.u_sub_5.X), line:2:18, endln:2:19, parent:work@top.u_sub_5
        |vpiSigned:1
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
      |vpiSigned:1
      |vpiName:X
      |vpiFullName:work@top.u_sub_5.X
    |vpiParameter:
    \_parameter: (work@top.u_sub_5.Y), line:4:24, endln:4:25, parent:work@top.u_sub_5
      |BIN:1
      |vpiTypespec:
      \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_5.Y
        |vpiName:my_type_t
        |vpiTypedefAlias:
        \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:my_type_t
          |vpiName:my_type_t
          |vpiInstance:
          \_module: work@submodule (work@submodule) dut.sv:1:1: , endln:6:10, parent:work@top
          |vpiParent:
          \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_5.Y
          |vpiRange:
          \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiParent:
            \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:my_type_t
            |vpiLeftRange:
            \_operation: , line:3:19, endln:3:22
              |vpiParent:
              \_range: , line:3:19, endln:3:24, parent:my_type_t
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.u_sub_5.Y.my_type_t.my_type_t.X), line:3:19, endln:3:20
                |vpiParent:
                \_operation: , line:3:19, endln:3:22
                |vpiName:X
                |vpiFullName:work@top.u_sub_5.Y.my_type_t.my_type_t.X
                |vpiActual:
                \_constant: , line:2:22, endln:2:24
                  |vpiDecompile:5
                  |vpiSize:32
                  |UINT:5
                  |vpiTypespec:
                  \_int_typespec: , line:2:14, endln:2:17, parent:work@submodule.X
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:3:21, endln:3:22
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiParent:
                \_operation: , line:3:19, endln:3:22
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:23, endln:3:24
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:3:19, endln:3:24, parent:my_type_t
              |vpiConstType:9
        |vpiParent:
        \_parameter: (work@top.u_sub_5.Y), line:4:24, endln:4:25, parent:work@top.u_sub_5
        |vpiRange:
        \_range: , line:3:19, endln:3:24, parent:my_type_t
          |vpiParent:
          \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@top.u_sub_5.Y
          |vpiLeftRange:
          \_operation: , line:3:19, endln:3:22
            |vpiParent:
            \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@top.u_sub_5.Y.my_type_t.X), line:3:19, endln:3:20
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiName:X
              |vpiFullName:work@top.u_sub_5.Y.my_type_t.X
              |vpiActual:
              \_constant: , line:2:22, endln:2:24
            |vpiOperand:
            \_constant: , line:3:21, endln:3:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_operation: , line:3:19, endln:3:22
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:23, endln:3:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:19, endln:3:24, parent:my_type_t
            |vpiConstType:9
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
      |vpiName:Y
      |vpiFullName:work@top.u_sub_5.Y
    |vpiParamAssign:
    \_param_assign: , line:2:18, endln:2:24, parent:work@top.u_sub_5
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:22, endln:2:24
      |vpiLhs:
      \_parameter: (work@top.u_sub_5.X), line:2:18, endln:2:19, parent:work@top.u_sub_5
    |vpiParamAssign:
    \_param_assign: , line:4:24, endln:4:30, parent:work@top.u_sub_5
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:4:28, endln:4:30
        |vpiDecompile:31
        |vpiSize:5
        |UINT:31
        |vpiTypespec:
        \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule.Y
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_sub_5.Y), line:4:24, endln:4:25, parent:work@top.u_sub_5
    |vpiTypedef:
    \_logic_typespec: (my_type_t), line:3:12, endln:3:17, parent:work@submodule
    |vpiDefName:work@submodule
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:8:1: , endln:11:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:8:1: , endln:11:10
    |vpiContAssign:
    \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_5
      |vpiParent:
      \_module: work@submodule (work@top.u_sub_5) dut.sv:10:4: , endln:10:33, parent:work@top
      |vpiRhs:
      \_operation: , line:5:15, endln:5:22
        |vpiTypespec:
        \_int_typespec: , line:5:15, endln:5:18
        |vpiParent:
        \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_5
        |vpiOpType:67
        |vpiOperand:
        \_ref_obj: (work@top.u_sub_5.Y), line:5:20, endln:5:21
          |vpiParent:
          \_operation: , line:5:15, endln:5:22
          |vpiName:Y
          |vpiFullName:work@top.u_sub_5.Y
          |vpiActual:
          \_constant: , line:4:28, endln:4:30
      |vpiLhs:
      \_ref_obj: (work@top.u_sub_5.a), line:5:11, endln:5:12
        |vpiParent:
        \_cont_assign: , line:5:11, endln:5:22, parent:work@top.u_sub_5
        |vpiName:a
        |vpiFullName:work@top.u_sub_5.a
        |vpiActual:
        \_logic_net: (a)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnsizedParam/dut.sv | ${SURELOG_DIR}/build/regression/UnsizedParam/roundtrip/dut_000.sv | 4 | 11 | 

