module r (a,b);
resistor #(.r(x+y)) r1 (.p(a),.n(b));
endmodule // r

module rr (a,b);
r #(.x(x/3)) r0 (.a(a),.b(b));
endmodule // rr

vsource #(.dc(1)) v1 (.p(1),.n(0));
rr #() s0 (.a(1),.b(0));
rr #(.x(4)) s1 (.a(1),.b(0));
rr #(.x(4.)) s2 (.a(1),.b(0));
rr #(.x(6.1)) s3 (.a(1),.b(0));
#           v(1)       r(s0.r0.r1) r(s1.r0.r1) r(s2.r0.r1) r(s3.r0.r1)
 27.        0.99998    2.         2.         2.         3.        
vsource #(.dc(1)) v1 (.p(1),.n(0));
module r (1,2);
resistor #(.r(X+Y)) R1 (.p(1),.n(2));
endmodule // r

module rr (1,2);
r #(.X(X/3)) X0 (.(1),.(2));
endmodule // rr

rr #() s0 (.1(1),.2(0));
rr #(.X(4)) s1 (.1(1),.2(0));
rr #(.X(4.)) s2 (.1(1),.2(0));
rr #(.X(4.8)) s3 (.1(1),.2(0));
#           v(1)       r(s0.X0.R1) r(s1.X0.R1) r(s2.X0.R1) r(s3.X0.R1)
 27.        0.99998    2.3333     2.3333     2.3333     2.6       
Gnucap   System status
iterations: op=4, dc=0, tran=0, fourier=0, total=8
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=1, subckt=0, model=0, total=1
dctran density=100.0%, ac density=100.0%
