[ START MERGED ]
rst_n_c_i rst_n_c
[ END MERGED ]
[ START CLIPPED ]
GND
HeartBeatInst0/GND
i2c_master_controller_Inst0/efb_i2c_Inst0/VCC
i2c_master_controller_Inst0/efb_i2c_Inst0/GND
VCC
HeartBeatInst0/iCounter_cry_0_COUT[23]
HeartBeatInst0/iCounter_cry_0_S0[0]
HeartBeatInst0/N_1
i2c_master_controller_Inst0/efb_i2c_Inst0/CFGSTDBY
i2c_master_controller_Inst0/efb_i2c_Inst0/CFGWAKE
i2c_master_controller_Inst0/efb_i2c_Inst0/WBCUFMIRQ
i2c_master_controller_Inst0/efb_i2c_Inst0/TCOC
i2c_master_controller_Inst0/efb_i2c_Inst0/TCINT
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIIRQO
i2c_master_controller_Inst0/efb_i2c_Inst0/SPICSNEN
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN7
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN6
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN5
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN4
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN3
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN2
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN1
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMCSN0
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMOSIEN
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMOSIO
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMISOEN
i2c_master_controller_Inst0/efb_i2c_Inst0/SPIMISOO
i2c_master_controller_Inst0/efb_i2c_Inst0/SPISCKEN
i2c_master_controller_Inst0/efb_i2c_Inst0/SPISCKO
i2c_master_controller_Inst0/efb_i2c_Inst0/I2C2IRQO
i2c_master_controller_Inst0/efb_i2c_Inst0/i2c1_irqo
i2c_master_controller_Inst0/efb_i2c_Inst0/I2C2SDAOEN
i2c_master_controller_Inst0/efb_i2c_Inst0/I2C2SDAO
i2c_master_controller_Inst0/efb_i2c_Inst0/I2C2SCLOEN
i2c_master_controller_Inst0/efb_i2c_Inst0/I2C2SCLO
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO0
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO1
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO2
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO3
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO4
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO5
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO6
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLDATO7
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLADRO0
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLADRO1
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLADRO2
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLADRO3
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLADRO4
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLWEO
i2c_master_controller_Inst0/efb_i2c_Inst0/PLL1STBO
i2c_master_controller_Inst0/efb_i2c_Inst0/PLL0STBO
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLRSTO
i2c_master_controller_Inst0/efb_i2c_Inst0/PLLCLKO
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_ack_o
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[0]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[1]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[2]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[3]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[4]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[5]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[6]
i2c_master_controller_Inst0/efb_i2c_Inst0/wb_dat_o_1[7]
stdby_sed
[ END CLIPPED ]
[ START OSC ]
sys_clk 133.00
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.10.3.144 -- WARNING: Map write only section -- Wed Aug 14 21:24:58 2019

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=ENABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "heart_beat" SITE "6" ;
LOCATE COMP "rst_n" SITE "42" ;
LOCATE COMP "scl" SITE "126" ;
LOCATE COMP "sda" SITE "125" ;
FREQUENCY NET "sys_clk" 133.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
