-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity KAN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0 : IN STD_LOGIC_VECTOR (7 downto 0);
    input_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    input_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    input_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    output_r : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of KAN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "KAN_KAN,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.852000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14,HLS_SYN_LUT=52,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal lut_0_0_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal lut_0_0_0_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal lut_0_0_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal lut_0_0_1_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal lut_0_0_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal lut_0_0_2_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lut_0_0_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal lut_0_0_3_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln25_fu_155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lut_0_0_0_ce0_local : STD_LOGIC;
    signal lut_0_0_1_ce0_local : STD_LOGIC;
    signal lut_0_0_2_ce0_local : STD_LOGIC;
    signal lut_0_0_3_ce0_local : STD_LOGIC;
    signal bit_sel_fu_127_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln6_fu_135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_141_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal index_fu_145_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln22_fu_167_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln22_fu_171_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln22_1_fu_177_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln22_2_fu_181_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln22_1_fu_185_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln20_fu_163_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln22_2_fu_191_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component KAN_lut_0_0_0_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component KAN_lut_0_0_1_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component KAN_lut_0_0_2_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component KAN_lut_0_0_3_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    lut_0_0_0_U : component KAN_lut_0_0_0_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_0_0_0_address0,
        ce0 => lut_0_0_0_ce0_local,
        q0 => lut_0_0_0_q0);

    lut_0_0_1_U : component KAN_lut_0_0_1_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_0_0_1_address0,
        ce0 => lut_0_0_1_ce0_local,
        q0 => lut_0_0_1_q0);

    lut_0_0_2_U : component KAN_lut_0_0_2_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_0_0_2_address0,
        ce0 => lut_0_0_2_ce0_local,
        q0 => lut_0_0_2_q0);

    lut_0_0_3_U : component KAN_lut_0_0_3_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lut_0_0_3_address0,
        ce0 => lut_0_0_3_ce0_local,
        q0 => lut_0_0_3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln22_1_fu_185_p2 <= std_logic_vector(signed(sext_ln22_1_fu_177_p1) + signed(sext_ln22_2_fu_181_p1));
    add_ln22_2_fu_191_p2 <= std_logic_vector(unsigned(add_ln22_1_fu_185_p2) + unsigned(sext_ln20_fu_163_p1));
    add_ln22_fu_171_p2 <= std_logic_vector(signed(sext_ln22_fu_167_p1) + signed(lut_0_0_0_q0));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel_fu_127_p3 <= input_0(4 downto 4);
    index_fu_145_p4 <= ((xor_ln6_fu_135_p2 & trunc_ln6_fu_141_p1) & ap_const_lv1_0);
    lut_0_0_0_address0 <= zext_ln25_fu_155_p1(6 - 1 downto 0);

    lut_0_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lut_0_0_0_ce0_local <= ap_const_logic_1;
        else 
            lut_0_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    lut_0_0_1_address0 <= zext_ln25_fu_155_p1(6 - 1 downto 0);

    lut_0_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lut_0_0_1_ce0_local <= ap_const_logic_1;
        else 
            lut_0_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    lut_0_0_2_address0 <= zext_ln25_fu_155_p1(6 - 1 downto 0);

    lut_0_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lut_0_0_2_ce0_local <= ap_const_logic_1;
        else 
            lut_0_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    lut_0_0_3_address0 <= zext_ln25_fu_155_p1(6 - 1 downto 0);

    lut_0_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lut_0_0_3_ce0_local <= ap_const_logic_1;
        else 
            lut_0_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        output_r <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_2_fu_191_p2),8));

        sext_ln20_fu_163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lut_0_0_3_q0),5));

        sext_ln22_1_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_fu_171_p2),5));

        sext_ln22_2_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lut_0_0_2_q0),5));

        sext_ln22_fu_167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lut_0_0_1_q0),4));

    trunc_ln6_fu_141_p1 <= input_0(4 - 1 downto 0);
    xor_ln6_fu_135_p2 <= (bit_sel_fu_127_p3 xor ap_const_lv1_1);
    zext_ln25_fu_155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_fu_145_p4),64));
end behav;
