# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_5.srcs/sources_1/new/deneme.vhd"
