
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Sun Aug 17 18:32:01 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/jessica/Desktop/github__echocore_jessica/qam_16/designer/my_design/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock               Clock
Level     Clock             Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------
0 -       System            100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                              
0 -       my_design|clk     100.0 MHz     10.000        inferred     (multiple)          1878 
==============================================================================================


Clock Load Summary
******************

                  Clock     Source        Clock Pin                                                                                          Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example                                                                                        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System            0         -             -                                                                                                  -                 -            
                                                                                                                                                                            
my_design|clk     1878      clk(port)     COREFIR_PF_C0_0.COREFIR_PF_C0_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.latency_0.init_rst.C     -                 I_1.A(CLKINT)
============================================================================================================================================================================
