
<!DOCTYPE html>

<html lang="zh-TW" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>LLVM 6.0.0 Release Notes &#8212; LLVM 6 說明文件</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=d75fae25" />
    <link rel="stylesheet" type="text/css" href="_static/llvm-theme.css?v=4c4af0c1" />
    <script src="_static/documentation_options.js?v=74f41d28"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/translations.js?v=cbf116e0"></script>
    <link rel="canonical" href="https://projects.localizethedocs.org/llvm-docs-l10n/ReleaseNotes.html" />
    <link rel="index" title="索引" href="genindex.html" />
    <link rel="search" title="搜尋" href="search.html" />
    <link rel="next" title="LLVM&#39;s Analysis and Transform Passes" href="Passes.html" />
    <link rel="prev" title="5. Building a JIT: Remote-JITing -- Process Isolation and Laziness at a Distance" href="tutorial/BuildingAJIT5.html" />
<script type="text/javascript" src="ltd-provenance.js"></script>
<script type="text/javascript" src="ltd-current.js"></script>
<script type="text/javascript" src="../../ltd-config.js"></script>
<script type="text/javascript" src="../../ltd-flyout.js"></script>

  </head><body>
<div class="logo">
  <a href="index.html">
    <img src="_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="Related">
      <h3>瀏覽</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="總索引"
             accesskey="I">索引</a></li>
        <li class="right" >
          <a href="Passes.html" title="LLVM&#39;s Analysis and Transform Passes"
             accesskey="N">下一頁</a> |</li>
        <li class="right" >
          <a href="tutorial/BuildingAJIT5.html" title="5. Building a JIT: Remote-JITing -- Process Isolation and Laziness at a Distance"
             accesskey="P">上一頁</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

        <li class="nav-item nav-item-this"><a href="">LLVM 6.0.0 Release Notes</a></li> 
      </ul>
    </div>


    <div class="document">
      <div class="documentwrapper">
          <div class="body" role="main">
            
  <section id="llvm-6-0-0-release-notes">
<h1>LLVM 6.0.0 Release Notes<a class="headerlink" href="#llvm-6-0-0-release-notes" title="連結到這個標頭">¶</a></h1>
<nav class="contents local" id="id1">
<ul class="simple">
<li><p><a class="reference internal" href="#introduction" id="id3">簡介</a></p></li>
<li><p><a class="reference internal" href="#non-comprehensive-list-of-changes-in-this-release" id="id4">Non-comprehensive list of changes in this release</a></p>
<ul>
<li><p><a class="reference internal" href="#changes-to-the-llvm-ir" id="id5">Changes to the LLVM IR</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-aarch64-target" id="id6">Changes to the AArch64 Target</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-arm-target" id="id7">Changes to the ARM Target</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-hexagon-target" id="id8">Changes to the Hexagon Target</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-mips-target" id="id9">Changes to the MIPS Target</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-systemz-target" id="id10">Changes to the SystemZ Target</a></p></li>
<li><p><a class="reference internal" href="#changes-to-the-x86-target" id="id11">Changes to the X86 Target</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#external-open-source-projects-using-llvm-6" id="id12">External Open Source Projects Using LLVM 6</a></p>
<ul>
<li><p><a class="reference internal" href="#ldc-the-llvm-based-d-compiler" id="id13">LDC - the LLVM-based D compiler</a></p></li>
<li><p><a class="reference internal" href="#jfs-jit-fuzzing-solver" id="id14">JFS - JIT Fuzzing Solver</a></p></li>
<li><p><a class="reference internal" href="#zig-programming-language" id="id15">Zig Programming Language</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#additional-information" id="id16">Additional Information</a></p></li>
</ul>
</nav>
<section id="introduction">
<h2><a class="toc-backref" href="#id3" role="doc-backlink">簡介</a><a class="headerlink" href="#introduction" title="連結到這個標頭">¶</a></h2>
<p>This document contains the release notes for the LLVM Compiler Infrastructure,
release 6.0.0.  Here we describe the status of LLVM, including major improvements
from the previous release, improvements in various subprojects of LLVM, and
some of the current users of the code.  All LLVM releases may be downloaded
from the <a class="reference external" href="http://llvm.org/releases/">LLVM releases web site</a>.</p>
<p>For more information about LLVM, including information about the latest
release, please check out the <a class="reference external" href="http://llvm.org/">main LLVM web site</a>.  If you
have questions or comments, the <a class="reference external" href="http://lists.llvm.org/mailman/listinfo/llvm-dev">LLVM Developer's Mailing List</a> is a good place to send
them.</p>
</section>
<section id="non-comprehensive-list-of-changes-in-this-release">
<h2><a class="toc-backref" href="#id4" role="doc-backlink">Non-comprehensive list of changes in this release</a><a class="headerlink" href="#non-comprehensive-list-of-changes-in-this-release" title="連結到這個標頭">¶</a></h2>
<ul class="simple">
<li><p>Support for <a class="reference external" href="https://support.google.com/faqs/answer/7625886">retpolines</a>
was added to help mitigate &quot;branch target injection&quot; (variant #2) of the
&quot;Spectre&quot; speculative side channels described by <a class="reference external" href="https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html">Project Zero</a>
and the <a class="reference external" href="https://spectreattack.com/spectre.pdf">Spectre paper</a>.</p></li>
<li><p>The <code class="docutils literal notranslate"><span class="pre">Redirects</span></code> argument of <code class="docutils literal notranslate"><span class="pre">llvm::sys::ExecuteAndWait</span></code> and
<code class="docutils literal notranslate"><span class="pre">llvm::sys::ExecuteNoWait</span></code> was changed to an <code class="docutils literal notranslate"><span class="pre">ArrayRef</span></code> of optional
<code class="docutils literal notranslate"><span class="pre">StringRef</span></code>'s to make it safer and more convenient to use.</p></li>
<li><p>The backend name was added to the Target Registry to allow run-time
information to be fed back into TableGen. Out-of-tree targets will need to add
the name used in the <cite>def X : Target</cite> definition to the call to
<cite>RegisterTarget</cite>.</p></li>
<li><p>The <code class="docutils literal notranslate"><span class="pre">Debugify</span></code> pass was added to <code class="docutils literal notranslate"><span class="pre">opt</span></code> to facilitate testing of debug
info preservation. This pass attaches synthetic <code class="docutils literal notranslate"><span class="pre">DILocations</span></code> and
<code class="docutils literal notranslate"><span class="pre">DIVariables</span></code> to the instructions in a <code class="docutils literal notranslate"><span class="pre">Module</span></code>. The <code class="docutils literal notranslate"><span class="pre">CheckDebugify</span></code>
pass determines how much of the metadata is lost.</p></li>
<li><p>Significantly improved quality of CodeView debug info for Windows.</p></li>
<li><p>Preliminary support for Sanitizers and sibling features on X86(_64) NetBSD
(ASan, UBsan, TSan, MSan, SafeStack, libFuzzer).</p></li>
</ul>
<section id="changes-to-the-llvm-ir">
<h3><a class="toc-backref" href="#id5" role="doc-backlink">Changes to the LLVM IR</a><a class="headerlink" href="#changes-to-the-llvm-ir" title="連結到這個標頭">¶</a></h3>
<ul class="simple">
<li><p>The fast-math-flags (FMF) have been updated. Previously, the 'fast' flag
indicated that floating-point reassociation was allowed and all other flags
were set too. The 'fast' flag still exists, but there is a new flag called
'reassoc' to indicate specifically that reassociation is allowed. A new bit
called 'afn' was also added to selectively allow approximations for common
mathlib functions like square-root. The new flags provide more flexibility
to enable/disable specific floating-point optimizations. Making the
optimizer respond appropriately to these flags is an ongoing effort.</p></li>
</ul>
</section>
<section id="changes-to-the-aarch64-target">
<h3><a class="toc-backref" href="#id6" role="doc-backlink">Changes to the AArch64 Target</a><a class="headerlink" href="#changes-to-the-aarch64-target" title="連結到這個標頭">¶</a></h3>
<ul class="simple">
<li><p>Enabled the new GlobalISel instruction selection framework by default at <code class="docutils literal notranslate"><span class="pre">-O0</span></code>.</p></li>
</ul>
</section>
<section id="changes-to-the-arm-target">
<h3><a class="toc-backref" href="#id7" role="doc-backlink">Changes to the ARM Target</a><a class="headerlink" href="#changes-to-the-arm-target" title="連結到這個標頭">¶</a></h3>
<ul class="simple">
<li><p>Support for enabling SjLj exception handling on platforms where it
isn't the default.</p></li>
</ul>
</section>
<section id="changes-to-the-hexagon-target">
<h3><a class="toc-backref" href="#id8" role="doc-backlink">Changes to the Hexagon Target</a><a class="headerlink" href="#changes-to-the-hexagon-target" title="連結到這個標頭">¶</a></h3>
<ul class="simple">
<li><p>The Hexagon backend now supports V65 ISA.</p></li>
<li><p>The <code class="docutils literal notranslate"><span class="pre">-mhvx</span></code> option now takes an optional value that specifies the ISA
version of the HVX coprocessor.  The available values are v60, v62 and v65.
By default, the value is set to be the same as the CPU version.</p></li>
<li><p>The compiler option <code class="docutils literal notranslate"><span class="pre">-mhvx-double</span></code> is deprecated and will be removed in
the next release of the compiler. Programmers should use the <code class="docutils literal notranslate"><span class="pre">-mhvx-length</span></code>
option to specify the desired vector length: <code class="docutils literal notranslate"><span class="pre">-mhvx-length=64b</span></code> for
64-byte vectors and <code class="docutils literal notranslate"><span class="pre">-mhvx-length=128b</span></code> for 128-byte vectors. While the
current default vector length is 64 bytes, users should always specify the
length explicitly, since the default value may change in the future.</p></li>
<li><p>The target feature <code class="docutils literal notranslate"><span class="pre">hvx-double</span></code> is deprecated and will be removed in the
next release. LLVM IR generators should use target features <code class="docutils literal notranslate"><span class="pre">hvx-length64b</span></code>
and <code class="docutils literal notranslate"><span class="pre">hvx-length128b</span></code> to indicate the vector length. The length should
always be specified when HVX code generation is enabled.</p></li>
</ul>
</section>
<section id="changes-to-the-mips-target">
<h3><a class="toc-backref" href="#id9" role="doc-backlink">Changes to the MIPS Target</a><a class="headerlink" href="#changes-to-the-mips-target" title="連結到這個標頭">¶</a></h3>
<p>Fixed numerous bugs:</p>
<ul class="simple">
<li><p>fpowi on MIPS64 giving incorrect results when used with a negative integer.</p></li>
<li><p>Usage of the asm 'c' constraint with the wrong datatype causing an
assert/crash.</p></li>
<li><p>Fixed a conversion bug when using the DSP ASE.</p></li>
<li><p>Fixed an inconsistency where objects were not marked as using the microMIPS as
when the micromips function attribute or the &quot;.set micromips&quot; directive was
used.</p></li>
<li><p>Reordered the MIPSR6 specific hazard scheduler pass to after the delay slot
filler, fixing a class of rare edge case bugs where the delay slot filler
would violate ISA restrictions.</p></li>
<li><p>Fixed a crash when using a type of unknown size with gp relative addressing.</p></li>
<li><p>Corrected the j macro for microMIPS.</p></li>
<li><p>Corrected the encoding of movep for microMIPS32r6.</p></li>
<li><p>Fixed an issue with the usage of insert instructions having an invalid set of
operands.</p></li>
<li><p>Fixed an issue where TLS symbols were not marked as such.</p></li>
<li><p>Enabled the usage of register scavenging with MSA, due to its shorter offsets
for loads and stores.</p></li>
<li><p>Corrected the ELF headers when using the DSP ASE.</p></li>
</ul>
<p>New features:</p>
<ul class="simple">
<li><p>The long branch pass now generates some R6 specific instructions when
targeting MIPSR6.</p></li>
<li><p>The delay slot filler now performs more branch conversions if delay slots
cannot be filled.</p></li>
<li><p>The MIPS MT ASE is now fully supported.</p></li>
<li><p>Added support for the <code class="docutils literal notranslate"><span class="pre">lapc</span></code> pseudo instruction.</p></li>
<li><p>Improved the selection of multiple instructions (<code class="docutils literal notranslate"><span class="pre">dext</span></code>, <code class="docutils literal notranslate"><span class="pre">nmadd</span></code>,
<code class="docutils literal notranslate"><span class="pre">nmsub</span></code>).</p></li>
<li><p>Further improved microMIPS codesize reduction.</p></li>
</ul>
<p>Deprecation notices:</p>
<ul class="simple">
<li><p>microMIPS64R6 support was been deprecated since 5.0, and has now been
completely removed.</p></li>
</ul>
</section>
<section id="changes-to-the-systemz-target">
<h3><a class="toc-backref" href="#id10" role="doc-backlink">Changes to the SystemZ Target</a><a class="headerlink" href="#changes-to-the-systemz-target" title="連結到這個標頭">¶</a></h3>
<p>During this release the SystemZ target has:</p>
<ul class="simple">
<li><p>Added support for 128-bit atomic operations.</p></li>
<li><p>Added support for the &quot;o&quot; constraint for inline asm statements.</p></li>
</ul>
</section>
<section id="changes-to-the-x86-target">
<h3><a class="toc-backref" href="#id11" role="doc-backlink">Changes to the X86 Target</a><a class="headerlink" href="#changes-to-the-x86-target" title="連結到這個標頭">¶</a></h3>
<p>During this release the X86 target has:</p>
<ul class="simple">
<li><p>Added support for enabling SjLj exception handling on platforms where it
isn't the default.</p></li>
<li><p>Added intrinsics for Intel Extensions: VAES, GFNI, VPCLMULQDQ, AVX512VBMI2, AVX512BITALG, AVX512VNNI.</p></li>
<li><p>Added support for Intel Icelake CPU.</p></li>
<li><p>Fixed some X87 codegen bugs.</p></li>
<li><p>Added instruction scheduling information for Intel Sandy Bridge, Ivy Bridge, Haswell, Broadwell, and Skylake CPUs.</p></li>
<li><p>Improved scheduler model for AMD Jaguar CPUs.</p></li>
<li><p>Improved llvm-mc's disassembler for some EVEX encoded instructions.</p></li>
<li><p>Add support for i8 and i16 vector signed/unsigned min/max horizontal reductions.</p></li>
<li><p>Improved codegen for memory comparisons</p></li>
<li><p>Improved codegen for i32 vector multiplies</p></li>
<li><p>Improved codegen for scalar integer absolute values</p></li>
<li><p>Improved codegen for vector integer rotations (XOP and AVX512)</p></li>
<li><p>Improved codegen of data being transferred between GPRs and K-registers.</p></li>
<li><p>Improved codegen for vector truncations.</p></li>
<li><p>Improved folding of address computations into gather/scatter instructions.</p></li>
<li><p>Gained initial support recognizing variable shuffles from vector element extracts and inserts.</p></li>
<li><p>Improved documentation for SSE/AVX intrinsics in intrin.h header files.</p></li>
<li><p>Gained support for emitting <a class="reference external" href="https://support.google.com/faqs/answer/7625886">retpolines</a>, including automatic
insertion of the necessary thunks or using external thunks.</p></li>
</ul>
</section>
</section>
<section id="external-open-source-projects-using-llvm-6">
<h2><a class="toc-backref" href="#id12" role="doc-backlink">External Open Source Projects Using LLVM 6</a><a class="headerlink" href="#external-open-source-projects-using-llvm-6" title="連結到這個標頭">¶</a></h2>
<section id="ldc-the-llvm-based-d-compiler">
<h3><a class="toc-backref" href="#id13" role="doc-backlink">LDC - the LLVM-based D compiler</a><a class="headerlink" href="#ldc-the-llvm-based-d-compiler" title="連結到這個標頭">¶</a></h3>
<p><a class="reference external" href="http://dlang.org">D</a> is a language with C-like syntax and static typing. It
pragmatically combines efficiency, control, and modeling power, with safety and
programmer productivity. D supports powerful concepts like Compile-Time Function
Execution (CTFE) and Template Meta-Programming, provides an innovative approach
to concurrency and offers many classical paradigms.</p>
<p><a class="reference external" href="http://wiki.dlang.org/LDC">LDC</a> uses the frontend from the reference compiler
combined with LLVM as backend to produce efficient native code. LDC targets
x86/x86_64 systems like Linux, OS X, FreeBSD and Windows and also Linux on ARM
and PowerPC (32/64 bit). Ports to other architectures like AArch64 and MIPS64
are underway.</p>
</section>
<section id="jfs-jit-fuzzing-solver">
<h3><a class="toc-backref" href="#id14" role="doc-backlink">JFS - JIT Fuzzing Solver</a><a class="headerlink" href="#jfs-jit-fuzzing-solver" title="連結到這個標頭">¶</a></h3>
<p><a class="reference external" href="https://github.com/delcypher/jfs">JFS</a> is an experimental constraint solver
designed to investigate using coverage guided fuzzing as an incomplete strategy
for solving boolean, BitVector, and floating-point constraints.
It is built on top of LLVM, Clang, LibFuzzer, and Z3.</p>
<p>The solver works by generating a C++ program where the reachability of an
<cite>abort()</cite> statement is equivalent to finding a satisfying assignment to the
constraints. This program is then compiled by Clang with <a class="reference external" href="https://releases.llvm.org/6.0.0/tools/clang/docs/SanitizerCoverage.html">SanitizerCoverage</a>
instrumentation and then fuzzed using <a class="reference internal" href="LibFuzzer.html"><span class="doc">LibFuzzer</span></a>.</p>
</section>
<section id="zig-programming-language">
<h3><a class="toc-backref" href="#id15" role="doc-backlink">Zig Programming Language</a><a class="headerlink" href="#zig-programming-language" title="連結到這個標頭">¶</a></h3>
<p><a class="reference external" href="http://ziglang.org">Zig</a>  is an open-source programming language designed
for robustness, optimality, and clarity. It is intended to replace C. It
provides high level features such as Generics,
Compile Time Function Execution, and Partial Evaluation, yet exposes low level
LLVM IR features such as Aliases. Zig uses Clang to provide automatic
import of .h symbols - even inline functions and macros. Zig uses LLD combined
with lazily building compiler-rt to provide out-of-the-box cross-compiling for
all supported targets.</p>
</section>
</section>
<section id="additional-information">
<h2><a class="toc-backref" href="#id16" role="doc-backlink">Additional Information</a><a class="headerlink" href="#additional-information" title="連結到這個標頭">¶</a></h2>
<p>A wide variety of additional information is available on the <a class="reference external" href="http://llvm.org/">LLVM web page</a>, in particular in the <a class="reference external" href="http://llvm.org/docs/">documentation</a> section.  The web page also contains versions of the
API documentation which is up-to-date with the Subversion version of the source
code.  You can access versions of these documents specific to this release by
going into the <code class="docutils literal notranslate"><span class="pre">llvm/docs/</span></code> directory in the LLVM tree.</p>
<p>If you have any questions or comments about LLVM, please feel free to contact
us via the <a class="reference external" href="http://llvm.org/docs/#maillist">mailing lists</a>.</p>
</section>
</section>


            <div class="clearer"></div>
          </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="Related">
      <h3>瀏覽</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="總索引"
             >索引</a></li>
        <li class="right" >
          <a href="Passes.html" title="LLVM&#39;s Analysis and Transform Passes"
             >下一頁</a> |</li>
        <li class="right" >
          <a href="tutorial/BuildingAJIT5.html" title="5. Building a JIT: Remote-JITing -- Process Isolation and Laziness at a Distance"
             >上一頁</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>

        <li class="nav-item nav-item-this"><a href="">LLVM 6.0.0 Release Notes</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; 版權所有 2003-2025, LLVM Project.
      最後更新於 2025-11-11。
      使用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 8.1.3 建立。
    </div>
  </body>
</html>