<?xml version="1.0" encoding="ISO-8859-1"?>
<source>

<component>AD2SD component</component>

<authors>
   <author login="pazdera">Jan Pazdera</author>
</authors>


<bugs>
</bugs>

<todo>
</todo>

<description>

    This component converts incoming async data stream to another one
    synchronized by demanded clock. Input async data MUST be driven by
    SLOWER clock than the demanded sync output data stream! (ASYNC_CLK &lt;
    SYNC_CLK).

</description>

<!-- *************************************************************** -->
<!--                    Interface Description                        -->
<!-- *************************************************************** -->
<interface>
    <generic_map>
        <generic name="DATA_WIDTH" type="integer">
            Data width
        </generic>
    </generic_map>

 <port_map>
     <port name="RESET"        dir="in" width="1">
         Reset signal
     </port>
     <port name="ASYNC_CLK"    dir="in" width="1">
         Async clock signal incoming data are synchronized by.
     </port>
     <port name="SYNC_CLK"     dir="in" width="1">
         Sync clock signal outcoming data are synchronized by.
     </port>
     <port name="ASYNC_DATA"   dir="in" width="DATA_WIDTH">
          Data synchronized by ASYNC_CLK
     </port>
     <port name="SYNC_DATA"    dir="out" width="DATA_WIDTH">
          Outcoming data synchronized by SYNC_CLK
     </port>
 </port_map>
</interface>

<!-- STRUCTURE ************************************************* -->
<structure src="./fig/ad2sd.fig">
   AD2SD Architecture
</structure>

<!-- *************************************************************** -->
<!--                        Body section                             -->
<!-- *************************************************************** -->
<body>

</body>

</source>

