@W: MT532 :"c:\users\kyler\dropbox\ece 5780\lab3\lab3\hdl\ledreg.v":57:0:57:5|Found signal identified as System clock which controls 16 sequential elements including ledioreg[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
