# Reading pref.tcl
# do ComputerStrProject_YunKim_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/yechan/Desktop/project {C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:07:42 on Dec 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yechan/Desktop/project" C:/Users/yechan/Desktop/project/ComputerStrProject_YunKim.sv 
# -- Compiling module ComputerStrProject_YunKim
# 
# Top level modules:
# 	ComputerStrProject_YunKim
# End time: 20:07:42 on Dec 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/yechan/Desktop/project {C:/Users/yechan/Desktop/project/tb_ComputerStrProject_YunKim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:07:42 on Dec 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yechan/Desktop/project" C:/Users/yechan/Desktop/project/tb_ComputerStrProject_YunKim.sv 
# -- Compiling module tb_ComputerStrProject_YunKim
# 
# Top level modules:
# 	tb_ComputerStrProject_YunKim
# End time: 20:07:42 on Dec 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_ComputerStrProject_YunKim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_ComputerStrProject_YunKim 
# Start time: 20:07:42 on Dec 06,2020
# Loading sv_std.std
# Loading work.tb_ComputerStrProject_YunKim
# Loading work.ComputerStrProject_YunKim
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yechan  Hostname: DESKTOP-BE94NI1  ProcessID: 7764
#           Attempting to use alternate WLF file "./wlftqtsgm7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqtsgm7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 20:14:37 on Dec 06,2020, Elapsed time: 0:06:55
# Errors: 0, Warnings: 2
