<stg><name>delta_encoding_Pipeline_INIT_LOOP</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln131 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %icmp_ln131 = icmp_eq  i10 %i_1, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %add_ln131 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln131 = br i1 %icmp_ln131, void %for.inc.split, void %TIME_LOOP.exitStub

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln131 = trunc i10 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln132"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_1, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln131 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %integrator_addr = getelementptr i32 %integrator, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %integrator_1_addr = getelementptr i32 %integrator_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %integrator_2_addr = getelementptr i32 %integrator_2, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %integrator_3_addr = getelementptr i32 %integrator_3, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %integrator_4_addr = getelementptr i32 %integrator_4, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_4_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %integrator_5_addr = getelementptr i32 %integrator_5, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %integrator_6_addr = getelementptr i32 %integrator_6, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %integrator_7_addr = getelementptr i32 %integrator_7, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="integrator_7_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:14 %switch_ln133 = switch i3 %trunc_ln131, void %arrayidx.case.7, i3 0, void %arrayidx.case.0, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %arrayidx.case.3, i3 4, void %arrayidx.case.4, i3 5, void %arrayidx.case.5, i3 6, void %arrayidx.case.6

]]></Node>
<StgValue><ssdm name="switch_ln133"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.6:0 %store_ln133 = store i32 0, i7 %integrator_6_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.5:0 %store_ln133 = store i32 0, i7 %integrator_5_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.4:0 %store_ln133 = store i32 0, i7 %integrator_4_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.3:0 %store_ln133 = store i32 0, i7 %integrator_3_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.2:0 %store_ln133 = store i32 0, i7 %integrator_2_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.1:0 %store_ln133 = store i32 0, i7 %integrator_1_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.0:0 %store_ln133 = store i32 0, i7 %integrator_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx.case.7:0 %store_ln133 = store i32 0, i7 %integrator_7_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="trunc_ln131" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln133 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.exit:0 %store_ln131 = store i10 %add_ln131, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit:1 %br_ln131 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
TIME_LOOP.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="integrator_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="integrator_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="integrator_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="integrator_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="integrator_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="integrator_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="integrator_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="integrator" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="integrator"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="i" fromId="59" toId="4">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln131" fromId="61" toId="5">
</dataflow>
<dataflow id="63" from="i" to="store_ln131" fromId="4" toId="5">
</dataflow>
<dataflow id="64" from="i" to="i_1" fromId="4" toId="7">
</dataflow>
<dataflow id="65" from="i_1" to="icmp_ln131" fromId="7" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln131" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="i_1" to="add_ln131" fromId="7" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="add_ln131" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="icmp_ln131" to="br_ln131" fromId="8" toId="10">
</dataflow>
<dataflow id="72" from="i_1" to="trunc_ln131" fromId="7" toId="11">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecPipeline" to="specpipeline_ln132" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_59" to="specpipeline_ln132" fromId="59" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specpipeline_ln132" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specpipeline_ln132" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_76" to="specpipeline_ln132" fromId="76" toId="12">
</dataflow>
<dataflow id="81" from="empty_0" to="specpipeline_ln132" fromId="80" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln131" fromId="82" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="speclooptripcount_ln131" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_84" to="speclooptripcount_ln131" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_84" to="speclooptripcount_ln131" fromId="84" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="empty_13" to="specloopname_ln131" fromId="90" toId="14">
</dataflow>
<dataflow id="93" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="i_1" to="lshr_ln" fromId="7" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="lshr_ln" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="lshr_ln" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="lshr_ln" to="zext_ln131" fromId="15" toId="16">
</dataflow>
<dataflow id="100" from="integrator" to="integrator_addr" fromId="58" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="integrator_addr" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="zext_ln131" to="integrator_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="104" from="integrator_1" to="integrator_1_addr" fromId="57" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_101" to="integrator_1_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="106" from="zext_ln131" to="integrator_1_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="107" from="integrator_2" to="integrator_2_addr" fromId="56" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_101" to="integrator_2_addr" fromId="101" toId="19">
</dataflow>
<dataflow id="109" from="zext_ln131" to="integrator_2_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="110" from="integrator_3" to="integrator_3_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_101" to="integrator_3_addr" fromId="101" toId="20">
</dataflow>
<dataflow id="112" from="zext_ln131" to="integrator_3_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="113" from="integrator_4" to="integrator_4_addr" fromId="54" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_101" to="integrator_4_addr" fromId="101" toId="21">
</dataflow>
<dataflow id="115" from="zext_ln131" to="integrator_4_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="116" from="integrator_5" to="integrator_5_addr" fromId="53" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_101" to="integrator_5_addr" fromId="101" toId="22">
</dataflow>
<dataflow id="118" from="zext_ln131" to="integrator_5_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="119" from="integrator_6" to="integrator_6_addr" fromId="52" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_101" to="integrator_6_addr" fromId="101" toId="23">
</dataflow>
<dataflow id="121" from="zext_ln131" to="integrator_6_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="122" from="integrator_7" to="integrator_7_addr" fromId="51" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_101" to="integrator_7_addr" fromId="101" toId="24">
</dataflow>
<dataflow id="124" from="zext_ln131" to="integrator_7_addr" fromId="16" toId="24">
</dataflow>
<dataflow id="125" from="trunc_ln131" to="switch_ln133" fromId="11" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_126" to="switch_ln133" fromId="126" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="switch_ln133" fromId="128" toId="25">
</dataflow>
<dataflow id="131" from="StgValue_130" to="switch_ln133" fromId="130" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_132" to="switch_ln133" fromId="132" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_134" to="switch_ln133" fromId="134" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_136" to="switch_ln133" fromId="136" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_138" to="switch_ln133" fromId="138" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln133" fromId="140" toId="26">
</dataflow>
<dataflow id="142" from="integrator_6_addr" to="store_ln133" fromId="23" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_140" to="store_ln133" fromId="140" toId="28">
</dataflow>
<dataflow id="144" from="integrator_5_addr" to="store_ln133" fromId="22" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_140" to="store_ln133" fromId="140" toId="30">
</dataflow>
<dataflow id="146" from="integrator_4_addr" to="store_ln133" fromId="21" toId="30">
</dataflow>
<dataflow id="147" from="StgValue_140" to="store_ln133" fromId="140" toId="32">
</dataflow>
<dataflow id="148" from="integrator_3_addr" to="store_ln133" fromId="20" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_140" to="store_ln133" fromId="140" toId="34">
</dataflow>
<dataflow id="150" from="integrator_2_addr" to="store_ln133" fromId="19" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_140" to="store_ln133" fromId="140" toId="36">
</dataflow>
<dataflow id="152" from="integrator_1_addr" to="store_ln133" fromId="18" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_140" to="store_ln133" fromId="140" toId="38">
</dataflow>
<dataflow id="154" from="integrator_addr" to="store_ln133" fromId="17" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_140" to="store_ln133" fromId="140" toId="40">
</dataflow>
<dataflow id="156" from="integrator_7_addr" to="store_ln133" fromId="24" toId="40">
</dataflow>
<dataflow id="157" from="add_ln131" to="store_ln131" fromId="9" toId="42">
</dataflow>
<dataflow id="158" from="i" to="store_ln131" fromId="4" toId="42">
</dataflow>
<dataflow id="159" from="icmp_ln131" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="160" from="trunc_ln131" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
