
---------- Begin Simulation Statistics ----------
final_tick                                33195787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210388                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437596                       # Number of bytes of host memory used
host_op_rate                                   372953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    90.24                       # Real time elapsed on the host
host_tick_rate                              367854765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18985730                       # Number of instructions simulated
sim_ops                                      33655819                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033196                       # Number of seconds simulated
sim_ticks                                 33195787500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               82                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     82                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    8985730                       # Number of instructions committed
system.cpu0.committedOps                     14739439                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.388544                       # CPI: cycles per instruction
system.cpu0.discardedOps                      4688480                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1345509                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2666                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     589237                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       36688654                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.135345                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4325130                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          246                       # TLB misses on write requests
system.cpu0.numCycles                        66391460                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              10510      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               12663481     85.92%     85.99% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.03% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1585      0.01%     86.04% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.95%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.00% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.00% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.00% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.02% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.12%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.14% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.19%     87.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.24%     87.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.57% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.33%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1140516      7.74%     95.64% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               516129      3.50%     99.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.55%     99.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.31%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14739439                       # Class of committed instruction
system.cpu0.tickCycles                       29702806                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.639157                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501869                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32890                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1224                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       33879926                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.150622                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366940                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu1.numCycles                        66391575                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32511649                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       281424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        563873                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2599447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5198959                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            894                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             239657                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       132871                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148553                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        239657                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       846322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       846322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 846322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26580480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26580480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26580480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            282449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  282449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              282449                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1190717000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1493141250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4252762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4252762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4252762                       # number of overall hits
system.cpu0.icache.overall_hits::total        4252762                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72304                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72304                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72304                       # number of overall misses
system.cpu0.icache.overall_misses::total        72304                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1544944500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1544944500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1544944500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1544944500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4325066                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4325066                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4325066                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4325066                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016717                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016717                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016717                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016717                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21367.344822                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21367.344822                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21367.344822                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21367.344822                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72288                       # number of writebacks
system.cpu0.icache.writebacks::total            72288                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72304                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72304                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72304                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72304                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1472640500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1472640500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1472640500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1472640500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016717                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016717                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016717                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016717                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20367.344822                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20367.344822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20367.344822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20367.344822                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72288                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4252762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4252762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72304                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72304                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1544944500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1544944500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4325066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4325066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016717                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21367.344822                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21367.344822                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72304                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72304                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1472640500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1472640500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20367.344822                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20367.344822                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999588                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4325066                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72304                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.817797                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999588                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34672832                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34672832                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1636667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1636667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1636724                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1636724                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       263945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        263945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       264002                       # number of overall misses
system.cpu0.dcache.overall_misses::total       264002                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  19342518000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19342518000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  19342518000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19342518000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1900612                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1900612                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1900726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1900726                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138874                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138874                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138895                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138895                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73282.380799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73282.380799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73266.558587                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73266.558587                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       112110                       # number of writebacks
system.cpu0.dcache.writebacks::total           112110                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10113                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10113                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10113                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       253832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       253832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       253889                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       253889                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  18443183500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18443183500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  18445368500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18445368500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133553                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133553                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133575                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133575                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72659.016594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72659.016594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72651.310218                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72651.310218                       # average overall mshr miss latency
system.cpu0.dcache.replacements                253872                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1095419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1095419                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       243607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       243607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  18007710000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18007710000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1339026                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1339026                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.181929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.181929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73921.151691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73921.151691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       242140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       242140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17684378500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17684378500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.180833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.180833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73033.693318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73033.693318                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       541248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        541248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20338                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1334808000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1334808000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       561586                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       561586                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036215                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036215                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65631.232176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65631.232176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    758805000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    758805000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64899.503934                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64899.503934                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2185000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2185000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 38333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 38333.333333                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999614                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1890612                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           253888                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.446638                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15459696                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15459696                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730871                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730871                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730871                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730871                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1636016                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1636016                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1636016                       # number of overall misses
system.cpu1.icache.overall_misses::total      1636016                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21450282000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21450282000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21450282000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21450282000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366887                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366887                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366887                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366887                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485914                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485914                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485914                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485914                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13111.291088                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13111.291088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13111.291088                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13111.291088                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1636000                       # number of writebacks
system.cpu1.icache.writebacks::total          1636000                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1636016                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1636016                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1636016                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1636016                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19814266000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19814266000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19814266000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19814266000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485914                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485914                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485914                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485914                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12111.291088                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12111.291088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12111.291088                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12111.291088                       # average overall mshr miss latency
system.cpu1.icache.replacements               1636000                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730871                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1636016                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1636016                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21450282000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21450282000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366887                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485914                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485914                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13111.291088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13111.291088                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1636016                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1636016                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19814266000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19814266000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485914                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12111.291088                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12111.291088                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999568                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366887                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1636016                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057979                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999568                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28571112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28571112                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402050                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402050                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722637                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722637                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722637                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722637                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14014680000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14014680000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14014680000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14014680000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124687                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175198                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19393.803528                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19393.803528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19393.803528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19393.803528                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       426549                       # number of writebacks
system.cpu1.dcache.writebacks::total           426549                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85334                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85334                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85334                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85334                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637303                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637303                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637303                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637303                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11022314500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11022314500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11022314500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11022314500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17295.249669                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17295.249669                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17295.249669                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17295.249669                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637287                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963567                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963567                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466735                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466735                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6957135000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6957135000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192048                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14905.963770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14905.963770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18086                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6248396500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6248396500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13927.137919                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13927.137919                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255902                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255902                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7057545000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7057545000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151029                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151029                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27579.092778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27579.092778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4773918000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4773918000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25305.151229                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25305.151229                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039353                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637303                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338199                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999595                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634799                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634799                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               64855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               22438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1634129                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595641                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2317063                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              64855                       # number of overall hits
system.l2.overall_hits::.cpu0.data              22438                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1634129                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595641                       # number of overall hits
system.l2.overall_hits::total                 2317063                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            231451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 282449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           231451                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1887                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41662                       # number of overall misses
system.l2.overall_misses::total                282449                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    609458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  17802273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3516963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22081669000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    609458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  17802273500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3516963000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22081669000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          253889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1636016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2599512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         253889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1636016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2599512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.911623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.911623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81817.492281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76915.949812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81067.302597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84416.566655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78179.313788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81817.492281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76915.949812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81067.302597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84416.566655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78179.313788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              132871                       # number of writebacks
system.l2.writebacks::total                    132871                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       231451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            282449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       231451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           282449                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    534968500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  15487763500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    134104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3100343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19257179000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    534968500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  15487763500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    134104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3100343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19257179000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.911623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.911623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108655                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71817.492281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66915.949812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71067.302597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74416.566655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68179.313788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71817.492281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66915.949812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71067.302597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74416.566655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68179.313788                       # average overall mshr miss latency
system.l2.replacements                         282222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       538659                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           538659                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       538659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       538659                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1708288                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1708288                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1708288                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1708288                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           97                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            97                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                157554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    711851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2846384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3558235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.781218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77934.201883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84567.844198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83151.885867                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    620511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2509804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3130315500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.781218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67934.201883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74567.844198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73151.885867                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         64855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1634129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1698984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    609458500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    762432500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1636016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1708320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81817.492281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81067.302597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81665.863325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    534968500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    134104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    669072500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71817.492281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71067.302597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71665.863325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        19880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            460525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       222317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          230321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  17090422500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    670578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17761001000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       242197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        690846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.917918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76874.114440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83780.422289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77114.118990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       222317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       230321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  14867252500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    590538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15457791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.917918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.333390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66874.114440                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73780.422289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67114.118990                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.167096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5198862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    283246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.354582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.440792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.501817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      248.758543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      168.122622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      547.343321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.242928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.164182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.534515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41874918                       # Number of tag accesses
system.l2.tags.data_accesses                 41874918                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        476736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      14812864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2666368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18076736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       476736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        597504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8503744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8503744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         231451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              282449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       132871                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             132871                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14361340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        446227221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3638052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80322481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544549094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14361340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3638052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17999392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      256169371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            256169371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      256169371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14361340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       446227221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3638052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80322481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            800718465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    132839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    230270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000294952500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              692661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             125019                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      282449                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     132871                       # Number of write requests accepted
system.mem_ctrls.readBursts                    282449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132871                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2512                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2371157500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1406260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7644632500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8430.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27180.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                282449                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132871                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    442.558445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.043783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.615860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12762     21.31%     21.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13292     22.20%     43.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7099     11.86%     55.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5113      8.54%     63.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2814      4.70%     68.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2196      3.67%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1718      2.87%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1549      2.59%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13334     22.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.245330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.911704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.428911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6191     77.61%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           440      5.52%     83.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           548      6.87%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          480      6.02%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          259      3.25%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           27      0.34%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.05%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7977                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.650119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.623009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5326     66.77%     66.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              380      4.76%     71.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2033     25.49%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              216      2.71%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7977                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18000128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8500352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18076736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8503744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       542.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       256.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    256.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33195725500                       # Total gap between requests
system.mem_ctrls.avgGap                      79928.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       476736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     14737280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2665344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8500352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14361340.275479231030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 443950305.441616714001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3638051.966684026178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80291633.388724401593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 256067189.248033374548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       231451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       132871                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    229656250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5974430000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56712750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1383833500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 808198865250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30830.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25812.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30054.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33215.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6082582.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            166519080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             88503195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           761266800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          274707720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11826250560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2788234560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18525692235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.073588                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7118470750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24968936750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            261052680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138730020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1246872480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          418602240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13466513340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1406960640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19558941720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.199510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3517729250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28569678250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2399165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       671530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1708288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          501851                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1708320                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       690846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       761649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4908032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7798470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9253888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23423872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209409024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68086528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              310173312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          282222                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8503744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2881734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2880840     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    894      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2881734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4846426500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956021864                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2454084379                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         384789569                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108619171                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33195787500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
