

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.870 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  0.524 us|  0.524 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_757_1  |      129|      129|         4|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     283|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     283|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln757_fu_208_p2             |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                |       and|   0|  0|   2|           1|           1|
    |icmp_ln757_fu_202_p2            |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  35|          17|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_80                  |   9|          2|    7|         14|
    |mid_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  59|         13|   12|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln757_reg_350                          |   7|   0|    7|          0|
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |i_2_reg_342                                |   7|   0|    7|          0|
    |i_fu_80                                    |   7|   0|    7|          0|
    |trunc_ln758_2_reg_360                      |  32|   0|   32|          0|
    |trunc_ln758_3_reg_365                      |  32|   0|   32|          0|
    |trunc_ln758_4_reg_370                      |  32|   0|   32|          0|
    |trunc_ln758_5_reg_375                      |  32|   0|   32|          0|
    |trunc_ln758_6_reg_380                      |  32|   0|   32|          0|
    |trunc_ln758_7_reg_385                      |  32|   0|   32|          0|
    |trunc_ln758_8_reg_390                      |  32|   0|   32|          0|
    |trunc_ln758_reg_355                        |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 283|   0|  283|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|mid_dout                                                                 |   in|  256|     ap_fifo|                                                             mid|       pointer|
|mid_empty_n                                                              |   in|    1|     ap_fifo|                                                             mid|       pointer|
|mid_read                                                                 |  out|    1|     ap_fifo|                                                             mid|       pointer|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FFT.cpp:757]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mid, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln757 = store i7 0, i7 %i" [FFT.cpp:757]   --->   Operation 9 'store' 'store_ln757' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln757 = br void %for.inc" [FFT.cpp:757]   --->   Operation 10 'br' 'br_ln757' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [FFT.cpp:757]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln757 = icmp_eq  i7 %i_2, i7 64" [FFT.cpp:757]   --->   Operation 12 'icmp' 'icmp_ln757' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln757 = add i7 %i_2, i7 1" [FFT.cpp:757]   --->   Operation 13 'add' 'add_ln757' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln757 = br i1 %icmp_ln757, void %for.inc.split, void %for.body.i.preheader.exitStub" [FFT.cpp:757]   --->   Operation 14 'br' 'br_ln757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln757)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 15 [1/1] ( I:1.46ns O:1.46ns )   --->   "%mid_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %mid" [FFT.cpp:758]   --->   Operation 15 'read' 'mid_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln758 = trunc i256 %mid_read" [FFT.cpp:758]   --->   Operation 16 'trunc' 'trunc_ln758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln758_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 32, i32 63" [FFT.cpp:758]   --->   Operation 17 'partselect' 'trunc_ln758_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln758_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 64, i32 95" [FFT.cpp:758]   --->   Operation 18 'partselect' 'trunc_ln758_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln758_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 96, i32 127" [FFT.cpp:758]   --->   Operation 19 'partselect' 'trunc_ln758_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln758_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 128, i32 159" [FFT.cpp:758]   --->   Operation 20 'partselect' 'trunc_ln758_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln758_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 160, i32 191" [FFT.cpp:758]   --->   Operation 21 'partselect' 'trunc_ln758_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln758_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 192, i32 223" [FFT.cpp:758]   --->   Operation 22 'partselect' 'trunc_ln758_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln758_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %mid_read, i32 224, i32 255" [FFT.cpp:758]   --->   Operation 23 'partselect' 'trunc_ln758_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln757 = store i7 %add_ln757, i7 %i" [FFT.cpp:757]   --->   Operation 24 'store' 'store_ln757' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln757 = zext i7 %i_2" [FFT.cpp:757]   --->   Operation 25 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln757 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:757]   --->   Operation 26 'specpipeline' 'specpipeline_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln757 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [FFT.cpp:757]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln757 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [FFT.cpp:757]   --->   Operation 28 'specloopname' 'specloopname_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln758 = bitcast i32 %trunc_ln758" [FFT.cpp:758]   --->   Operation 29 'bitcast' 'bitcast_ln758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln758_1 = bitcast i32 %trunc_ln758_2" [FFT.cpp:758]   --->   Operation 30 'bitcast' 'bitcast_ln758_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln758_2 = bitcast i32 %trunc_ln758_3" [FFT.cpp:758]   --->   Operation 31 'bitcast' 'bitcast_ln758_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln758_3 = bitcast i32 %trunc_ln758_4" [FFT.cpp:758]   --->   Operation 32 'bitcast' 'bitcast_ln758_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln758_4 = bitcast i32 %trunc_ln758_5" [FFT.cpp:758]   --->   Operation 33 'bitcast' 'bitcast_ln758_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln758_5 = bitcast i32 %trunc_ln758_6" [FFT.cpp:758]   --->   Operation 34 'bitcast' 'bitcast_ln758_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln758_6 = bitcast i32 %trunc_ln758_7" [FFT.cpp:758]   --->   Operation 35 'bitcast' 'bitcast_ln758_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln758_7 = bitcast i32 %trunc_ln758_8" [FFT.cpp:758]   --->   Operation 36 'bitcast' 'bitcast_ln758_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 37 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 38 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 39 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 40 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 41 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 42 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 43 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:758]   --->   Operation 44 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_2, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:758]   --->   Operation 45 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_4, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:758]   --->   Operation 46 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_6, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:758]   --->   Operation 47 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3, i64 0, i64 %zext_ln757" [FFT.cpp:758]   --->   Operation 48 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_1, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:758]   --->   Operation 49 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_3, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:758]   --->   Operation 50 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 51 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_5, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:758]   --->   Operation 51 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln758 = store i32 %bitcast_ln758_7, i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:758]   --->   Operation 52 'store' 'store_ln758' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln757 = br void %for.inc" [FFT.cpp:757]   --->   Operation 53 'br' 'br_ln757' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                   (alloca           ) [ 01110]
specinterface_ln0                                                   (specinterface    ) [ 00000]
store_ln757                                                         (store            ) [ 00000]
br_ln757                                                            (br               ) [ 00000]
i_2                                                                 (load             ) [ 01111]
icmp_ln757                                                          (icmp             ) [ 00100]
add_ln757                                                           (add              ) [ 01010]
br_ln757                                                            (br               ) [ 00000]
mid_read                                                            (read             ) [ 00000]
trunc_ln758                                                         (trunc            ) [ 00101]
trunc_ln758_2                                                       (partselect       ) [ 00101]
trunc_ln758_3                                                       (partselect       ) [ 00101]
trunc_ln758_4                                                       (partselect       ) [ 00101]
trunc_ln758_5                                                       (partselect       ) [ 00101]
trunc_ln758_6                                                       (partselect       ) [ 00101]
trunc_ln758_7                                                       (partselect       ) [ 00101]
trunc_ln758_8                                                       (partselect       ) [ 00101]
store_ln757                                                         (store            ) [ 00000]
zext_ln757                                                          (zext             ) [ 00000]
specpipeline_ln757                                                  (specpipeline     ) [ 00000]
speclooptripcount_ln757                                             (speclooptripcount) [ 00000]
specloopname_ln757                                                  (specloopname     ) [ 00000]
bitcast_ln758                                                       (bitcast          ) [ 00000]
bitcast_ln758_1                                                     (bitcast          ) [ 00000]
bitcast_ln758_2                                                     (bitcast          ) [ 00000]
bitcast_ln758_3                                                     (bitcast          ) [ 00000]
bitcast_ln758_4                                                     (bitcast          ) [ 00000]
bitcast_ln758_5                                                     (bitcast          ) [ 00000]
bitcast_ln758_6                                                     (bitcast          ) [ 00000]
bitcast_ln758_7                                                     (bitcast          ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr (getelementptr    ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr (getelementptr    ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr (getelementptr    ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
store_ln758                                                         (store            ) [ 00000]
br_ln757                                                            (br               ) [ 00000]
ret_ln0                                                             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mid">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mid_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mid_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln758_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln758_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln758_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln758_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln758_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln758_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln758_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln758_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln758/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln757_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln757/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_2_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln757_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln757/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln757_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln757/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln758_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="256" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln758/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln758_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="256" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln758_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="256" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln758_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="256" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="8" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_4/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln758_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="256" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="0" index="3" bw="9" slack="0"/>
<pin id="253" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_5/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln758_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="256" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="0" index="3" bw="9" slack="0"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_6/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln758_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="256" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="0" index="3" bw="9" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_7/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln758_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="256" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="0" index="3" bw="9" slack="0"/>
<pin id="283" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln758_8/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln757_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="0" index="1" bw="7" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln757/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln757_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="2"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln757/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln758_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bitcast_ln758_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln758_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bitcast_ln758_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln758_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_4/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="bitcast_ln758_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_5/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="bitcast_ln758_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bitcast_ln758_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln758_7/4 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="2"/>
<pin id="344" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="add_ln757_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln757 "/>
</bind>
</comp>

<comp id="355" class="1005" name="trunc_ln758_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758 "/>
</bind>
</comp>

<comp id="360" class="1005" name="trunc_ln758_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="trunc_ln758_3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="trunc_ln758_4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln758_5_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="trunc_ln758_6_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln758_7_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_7 "/>
</bind>
</comp>

<comp id="390" class="1005" name="trunc_ln758_8_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln758_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="78" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="78" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="78" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="78" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="90" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="104" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="118" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="132" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="78" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="97" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="111" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="125" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="163" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="84" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="84" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="84" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="84" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="84" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="84" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="84" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="84" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="338"><net_src comp="80" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="345"><net_src comp="199" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="353"><net_src comp="208" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="358"><net_src comp="214" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="363"><net_src comp="218" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="368"><net_src comp="228" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="373"><net_src comp="238" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="378"><net_src comp="248" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="383"><net_src comp="258" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="388"><net_src comp="268" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="393"><net_src comp="278" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="331" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2 | {4 }
	Port: FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3 | {4 }
 - Input state : 
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : mid | {3 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2 | {}
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3 | {}
  - Chain level:
	State 1
		store_ln757 : 1
	State 2
		icmp_ln757 : 1
		add_ln757 : 1
		br_ln757 : 2
	State 3
	State 4
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr : 1
		store_ln758 : 2
		store_ln758 : 2
		store_ln758 : 2
		store_ln758 : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr : 1
		store_ln758 : 2
		store_ln758 : 2
		store_ln758 : 2
		store_ln758 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln757_fu_202  |    0    |    14   |
|----------|----------------------|---------|---------|
|    add   |   add_ln757_fu_208   |    0    |    14   |
|----------|----------------------|---------|---------|
|   read   |  mid_read_read_fu_84 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln758_fu_214  |    0    |    0    |
|----------|----------------------|---------|---------|
|          | trunc_ln758_2_fu_218 |    0    |    0    |
|          | trunc_ln758_3_fu_228 |    0    |    0    |
|          | trunc_ln758_4_fu_238 |    0    |    0    |
|partselect| trunc_ln758_5_fu_248 |    0    |    0    |
|          | trunc_ln758_6_fu_258 |    0    |    0    |
|          | trunc_ln758_7_fu_268 |    0    |    0    |
|          | trunc_ln758_8_fu_278 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln757_fu_292  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    28   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln757_reg_350  |    7   |
|     i_2_reg_342     |    7   |
|      i_reg_335      |    7   |
|trunc_ln758_2_reg_360|   32   |
|trunc_ln758_3_reg_365|   32   |
|trunc_ln758_4_reg_370|   32   |
|trunc_ln758_5_reg_375|   32   |
|trunc_ln758_6_reg_380|   32   |
|trunc_ln758_7_reg_385|   32   |
|trunc_ln758_8_reg_390|   32   |
| trunc_ln758_reg_355 |   32   |
+---------------------+--------+
|        Total        |   277  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   277  |    -   |
+-----------+--------+--------+
|   Total   |   277  |   28   |
+-----------+--------+--------+
