$date
	Sat May 10 13:57:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 ! out $end
$var wire 1 $ rst $end
$var reg 2 % curr_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
0"
0!
$end
#5
b0 &
b0 %
1"
#10
0"
#15
1!
1"
0$
#20
0"
#25
0!
b1 %
b0 &
1"
1#
#30
0"
#35
b10 %
b1 &
1"
0#
#40
0"
#45
b10 &
1"
1#
#50
0"
#55
b1 %
b10 &
1"
0#
#60
0"
#65
b1 &
b10 %
1"
#70
0"
#75
b10 &
b1 %
1"
#80
0"
#85
1!
b0 %
b1 &
1"
1#
#90
0"
#95
b0 &
1"
0#
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
