FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;2.457481;0.018742;0.007444;0.008285;0.046898;0.001056;Number of seconds simulated 
sim_ticks;2457481425500;18742088000;7444274500;8284825000;46897756000;1056185000;Number of ticks simulated 
final_tick;2457481425500;2476223513500;2483667788000;2491952613000;2538850369000;2539906554000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;168291;1409558;6252236;2664886;431882;44371248;Simulator instruction rate (inst/s) 
host_op_rate;168291;1409557;6252232;2664886;431882;44371099;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;4271925358;231045950;394153571;169606436;109085037;251384238;Simulator tick rate (ticks/s) 
host_mem_usage;462316;466412;466412;466412;467436;467436;Number of bytes of host memory used 
host_seconds;575.26;81.12;18.89;48.85;429.92;4.20;Real time elapsed on the host 
sim_insts;96811565;114341084;118084174;130172570;185674491;186423550;Number of instructions simulated 
sim_ops;96811565;114341084;118084174;130172570;185674491;186423550;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;57437184;7185920;2229056;2596672;2655552;313984;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;162018816;2595200;1094720;2359360;15914496;399104;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;13312;2240;1792;1792;1920;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;41846592;6534592;882432;591232;1377856;375616;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;15004736;3055552;1231616;821888;14547264;735040;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;276320640;19373504;5439616;6370944;34497088;1823744;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;57437184;7185920;2229056;2596672;2655552;313984;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;41846592;6534592;882432;591232;1377856;375616;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;99283776;13720512;3111488;3187904;4033408;689600;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;28207232;3603968;1361792;1769472;20370624;656576;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;31039616;4451840;2099072;2473984;21071040;656576;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;897456;112280;34829;40573;41493;4906;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2531544;40550;17105;36865;248664;6236;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;208;35;28;28;30;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;653853;102103;13788;9238;21529;5869;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;234449;47743;19244;12842;227301;11485;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4317510;302711;84994;99546;539017;28496;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;440738;56312;21278;27648;318291;10259;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;484994;69560;32798;38656;329235;10259;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;23372378;383410856;299432268;313425087;56624287;297281253;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;65928806;138469097;147055297;284780910;339344509;377873195;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;5417;119517;240722;216299;40940;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;17028243;348658698;118538348;71363245;29379998;355634666;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;6105737;163031568;165444732;99204027;310191046;695938685;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;112440581;1033689736;730711368;768989568;735580781;1726727799;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;23372378;383410856;299432268;313425087;56624287;297281253;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;17028243;348658698;118538348;71363245;29379998;355634666;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;40400621;732069554;417970616;384788333;86004286;652915919;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;11478106;192292769;182931460;213579889;434362446;621648670;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;1152556;45238930;99039873;85036437;14934958;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;12630661;237531699;281971332;298616326;449297403;621648670;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;11478106;192292769;182931460;213579889;434362446;621648670;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;23372378;383410856;299432268;313425087;56624287;297281253;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;65928806;138469097;147055297;284780910;339344509;377873195;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;1157973;45358447;99280595;85252736;14975898;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;17028243;348658698;118538348;71363245;29379998;355634666;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;6105737;163031568;165444732;99204027;310191046;695938685;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;125071243;1271221435;1012682700;1067605894;1184878185;2348376468;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4317510;302711;84995;99545;539018;28495;Number of read requests accepted 
system.mem_ctrls.writeReqs;484994;69560;32798;38656;329235;10259;Number of write requests accepted 
system.mem_ctrls.readBursts;4317510;302711;84995;99545;539018;28495;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;484994;69560;32798;38656;329235;10259;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;273892672;19087424;5405312;6315136;33852736;1805440;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2427968;286080;34368;55744;644416;18240;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;30685056;4323520;2096960;2469376;21029120;653696;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;276320640;19373504;5439680;6370880;34497152;1823680;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;31039616;4451840;2099072;2473984;21071040;656576;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;37937;4470;537;871;10069;285;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;5514;2003;38;77;656;41;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;19733;12275;356;1162;1193;30;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;271556;12392;4725;6060;31803;1684;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;256444;7943;5081;5046;31252;1991;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;248721;33144;7827;7934;36654;2211;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;225577;11394;5376;6107;27948;1661;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;249414;18441;5147;5554;31606;1037;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;248997;15473;5641;6560;31700;1972;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;256584;20797;5029;6030;39883;1595;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;287194;8878;4635;6023;29040;1364;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;312912;54433;6075;8535;36506;2223;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;231772;9424;3353;4814;28977;1661;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;258507;20184;5357;5715;40786;2185;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;341335;9226;5246;6407;33061;2147;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;295963;34916;5477;6681;34188;1479;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;292857;15671;7032;7272;34711;1761;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;264855;9323;4919;4969;33000;1783;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;236885;16602;3538;4967;27834;1456;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;24476;3483;1716;2340;19398;475;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;31697;5093;3267;2689;19993;724;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;27391;4487;2843;2721;22247;785;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;52736;3873;2384;2859;16273;596;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;24545;4266;1763;1996;19476;317;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;21489;3898;2051;2519;17544;778;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;27330;3921;1889;2841;30592;646;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;37438;4055;2309;2978;18147;440;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;25732;4213;1843;2923;19691;486;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;23815;4981;1884;2797;17991;874;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;24726;4212;1664;1562;30257;761;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;49654;4049;2295;2375;19704;1218;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;22787;4143;1645;1682;20458;566;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;23734;4636;1863;1969;18313;319;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;29625;4575;1965;2073;21399;753;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;32279;3670;1384;2260;17097;476;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;51;6;6;14;8;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;2457481366000;18742096500;7444323500;8284745000;46897836000;1056141000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4317510;302711;84995;99545;539018;28495;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;484994;69560;32798;38656;329235;10259;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;2864191;155318;45634;55277;267875;12365;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;1044067;86949;24386;28252;169429;10188;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;273485;30414;8834;9573;52410;3580;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;78783;13308;3794;3915;21759;1593;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;14199;6724;1171;997;8538;293;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;3487;3178;402;375;4500;122;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;995;1472;163;192;2669;51;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;305;780;71;92;1677;16;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;36;82;3;1;74;2;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;5;15;0;0;18;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;2;1;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;1102;107;79;141;3871;9;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;1549;157;114;176;4680;10;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;16338;946;513;829;10711;199;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;19443;1481;749;1119;13564;293;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;21475;1938;961;1322;14840;386;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;26384;2928;1398;1829;17436;641;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;28342;3336;1506;1931;18275;666;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;30041;4034;1827;2251;20252;672;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;31922;4832;2121;2556;22082;775;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;32861;5106;2270;2688;22730;759;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;32898;5307;2391;2813;23063;786;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;34744;5310;2370;2739;23235;766;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;33871;5027;2217;2604;22836;733;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;33836;4979;2312;2745;22677;744;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;31025;4705;2183;2577;21791;742;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;30803;4642;2164;2558;21341;720;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;30580;4517;2119;2485;20859;666;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;30307;4384;2057;2447;20314;646;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;1533;529;333;339;753;5;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;1262;410;292;263;510;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;1038;349;251;228;381;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;878;259;197;171;285;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;760;236;175;161;243;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;587;206;154;129;213;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;485;189;115;121;185;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;422;171;110;106;158;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;405;162;117;89;129;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;341;136;101;103;107;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;333;117;102;101;75;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;307;98;107;101;76;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;285;82;115;88;66;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;270;81;109;87;77;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;240;69;99;65;74;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;231;59;124;64;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;226;53;93;43;63;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;178;44;91;50;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;181;53;80;42;46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;171;59;70;34;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;185;53;54;37;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;167;52;60;34;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;161;51;51;31;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;171;62;66;32;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;182;65;82;35;47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;205;51;68;46;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;179;38;62;35;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;169;33;50;34;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;149;22;37;31;30;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;107;16;22;27;21;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;136;16;22;42;20;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1038829;96667;29804;32164;491123;9352;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;293.193324;242.168765;251.733190;273.078473;111.748853;263.028229;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;169.598291;158.345731;155.017739;164.477445;81.875081;157.136385;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;327.564972;253.650458;284.823795;303.755448;163.569337;300.838317;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;417741;36009;12042;12553;390799;3904;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;261857;28356;8581;8799;68983;2489;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;88003;11826;2958;3185;9805;904;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;51609;6896;1536;1656;3705;433;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;38826;3897;950;1304;2594;291;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;22610;2506;640;695;1674;211;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;18942;1582;464;480;1505;136;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;13459;909;347;451;1250;142;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;125782;4686;2286;3041;10808;842;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1038829;96667;29804;32164;491123;9352;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;29280;4035;1904;2270;19670;637;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;146.158402;73.915737;44.361870;43.475771;26.892222;44.255887;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6033.229109;418.352119;98.147132;97.690723;221.489052;41.821936;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;29279;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;29280;4035;1904;2270;19670;637;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;29280;4035;1904;2270;19670;637;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;16.374795;16.742255;17.208508;16.997357;16.704626;16.034537;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;16.204436;16.335321;16.524057;16.480280;16.614444;16.032498;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.725748;7.333678;9.817521;8.572815;2.976973;0.266707;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;29009;3964;1857;2219;19069;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;109;17;7;10;564;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;7;2;3;5;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;54;18;15;14;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;10;4;;1;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;5;1;;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;4;;1;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;3;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;1;;1;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;1;1;;2;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;3;;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;3;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;2;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;5;2;4;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;3;1;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;2;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;43;15;10;10;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;4;3;1;1;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::144-147;3;;;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::152-155;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::188-191;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::224-227;2;1;1;1;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;29280;4035;1904;2270;19670;637;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;44100054026;5191069011;1509036257;1586888739;14522717992;546601753;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;124342047776;10783087761;3092623757;3437026239;24440511742;1075539253;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;21397865000;1491205000;422290000;493370000;2644745000;141050000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;10304.78;17405.62;17867.30;16082.14;27455.80;19376.17;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;29054.78;36155.62;36617.30;34832.14;46205.80;38126.17;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;111.45;1018.43;726.10;762.25;721.84;1709.40;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;12.49;230.69;281.69;298.06;448.40;618.92;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;112.44;1033.69;730.72;768.98;735.58;1726.67;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;12.63;237.53;281.97;298.62;449.30;621.65;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.97;9.76;7.87;8.28;9.14;18.19;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.87;7.96;5.67;5.96;5.64;13.35;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.10;1.80;2.20;2.33;3.50;4.84;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.06;1.64;1.31;1.33;1.52;1.81;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;25.02;25.74;25.92;26.86;25.92;26.01;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3381545;216623;60673;73294;233620;20899;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;338653;52502;26742;31793;132788;8183;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;79.02;72.63;71.84;74.28;44.17;74.08;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;70.63;77.72;81.63;82.41;40.41;80.08;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;511708.34;50345.30;63198.35;59947.07;54014.02;27252.44;Average gap between requests 
system.mem_ctrls.pageHitRate;78.17;73.57;74.57;76.56;42.73;75.68;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2190696022500;7323090500;3399498750;3126351000;14493563250;720000;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;82060680000;625820000;248560000;276640000;1565980000;35360000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;184724690750;10792144250;3795626750;4881530500;30837080250;1022810250;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;3343742640;3648569400;3759036120;3875634000;5698531440;5730729480;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;4509797040;4935757680;5050609200;5177118240;7066989720;7105689360;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;1824462750;1990786875;2051061375;2114681250;3109317750;3126886125;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;2460702750;2693121750;2755788750;2824816500;3855996375;3877112250;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;15946873800;16948822800;17287740600;17672358600;19699430400;19805097000;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;17433670800;18757931400;19077692400;19462677000;21561267000;21676028400;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1601220960;1815553440;1933632000;2069342640;3129840000;3160775520;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1505640960;1729064880;1823303520;1937500560;3006110880;3041569440;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;160510690080;161734794000;162220977360;162762085200;165825142080;165894306240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;160510690080;161734794000;162220977360;162762085200;165825142080;165894306240;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;157029891660;164688435315;167373988605;170760631635;192372832575;193083237540;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;160875483300;168580515870;171269643060;174628534500;196242784020;196954616835;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1336743031500;1341269921250;1343380383750;1345380357000;1354560260250;1354572432000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1333369705500;1337855815500;1339963143000;1341987459750;1351165566000;1351176485250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;1676999913390;1692096883080;1698006819810;1704635090325;1744395354495;1745373463905;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;1680665690430;1696287001080;1702161157290;1708780191750;1748723856075;1749725807775;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;682.406077;683.337999;683.669518;684.056523;687.081645;687.180296;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;683.897758;685.030140;685.342182;685.719919;688.786553;688.893881;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4106347;307954;72373;88396;253317;19450;Transaction distribution 
system.membus.trans_dist::ReadResp;4105947;307953;72372;88396;253316;19451;Transaction distribution 
system.membus.trans_dist::WriteReq;16758;3718;1613;1615;1588;6;Transaction distribution 
system.membus.trans_dist::WriteResp;16758;3718;1613;1615;1588;6;Transaction distribution 
system.membus.trans_dist::Writeback;440738;56312;21278;27648;318291;10259;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;53130;27824;678;1623;2806;54;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;26087;19303;260;454;2510;36;Transaction distribution 
system.membus.trans_dist::UpgradeResp;79217;47127;938;2077;5316;90;Transaction distribution 
system.membus.trans_dist::ReadExReq;315423;48482;17641;18163;295036;9151;Transaction distribution 
system.membus.trans_dist::ReadExResp;315423;48482;17641;18163;295036;9151;Transaction distribution 
system.membus.trans_dist::BadAddressError;400;1;;1;;;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88929;26566;23096;22072;21948;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88929;26566;23096;22072;21948;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;1796843;224569;69660;81149;83013;9812;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;1796843;224569;69660;81149;83013;9812;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;37856;12958;9976;10084;8608;6;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5506769;161648;45275;97517;671098;16135;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio;680;2;;2;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5545305;174608;55251;107603;679706;16141;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;1307811;204218;27582;18483;43072;11739;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;1307811;204218;27582;18483;43072;11739;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;10218;2258;46;72;560;6;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;659449;180488;51609;36323;611931;29790;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio;120;;;;;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;669787;182746;51655;36395;612491;29796;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9408675;812707;227244;265702;1440230;67488;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2845696;850112;739072;706304;702336;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2845696;850112;739072;706304;702336;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;57437184;7185920;2229056;2596672;2655552;313984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;57437184;7185920;2229056;2596672;2655552;313984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;61147;14555;6334;6343;6030;24;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;183084160;4257088;1719232;3680704;26587904;628736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;183145307;4271643;1725566;3687047;26593934;628760;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;41846592;6534592;882432;591232;1377856;375616;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;41846592;6534592;882432;591232;1377856;375616;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;36804;7981;177;281;848;24;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;22146624;4997632;1968896;1270016;24244480;1161984;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;22183428;5005613;1969073;1270297;24245328;1162008;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;307458207;23847880;7545199;8851552;55575006;2480368;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;156065;84709;2203;4465;10462;166;Total snoops (count) 
system.membus.snoop_fanout::samples;4978753;469262;120358;143843;879916;38950;Request fanout histogram 
system.membus.snoop_fanout::mean;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;4978753;469262;120358;143843;879916;38950;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::max_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::total;4978753;469262;120358;143843;879916;38950;Request fanout histogram 
system.membus.reqLayer0.occupancy;44602999;13174500;8103999;8305998;7555498;13500;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.1;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;10155375705;1111397684;400625463;476801460;3673988858;126341499;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.4;5.9;5.4;5.8;7.8;12.0;Layer utilization (%) 
system.membus.reqLayer2.occupancy;485500;1000;;1500;;;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;0.0;;0.0;;;Layer utilization (%) 
system.membus.respLayer1.occupancy;46406274;13615460;11836193;11327942;11287433;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.1;0.2;0.1;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;8488600242;1060890699;328190859;382467105;391295109;46200975;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.3;5.7;4.4;4.6;0.8;4.4;Layer utilization (%) 
system.membus.respLayer3.occupancy;24469329067;643382498;173796812;368630624;2362412671;58241475;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;1.0;3.4;2.3;4.4;5.0;5.5;Layer utilization (%) 
system.membus.respLayer4.occupancy;6168418360;964701804;129941153;87106180;203254002;55301484;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.3;5.1;1.7;1.1;0.4;5.2;Layer utilization (%) 
system.membus.respLayer5.occupancy;2582333067;699271174;187493086;138244657;2153614982;106931225;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;3.7;2.5;1.7;4.6;10.1;Layer utilization (%) 
system.iocache.tags.replacements;44428;13283;11548;11036;10974;0;number of replacements 
system.iocache.tags.tagsinuse;0.240393;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44428;13283;11548;11036;10974;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2419620196000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.240393;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.015025;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.015025;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::3;16;;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400289;119611;103932;99404;98766;0;Number of tag accesses 
system.iocache.tags.data_accesses;400289;119611;103932;99404;98766;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;35;28;28;30;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;35;28;28;30;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;13;8;;10;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;13;8;;10;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;35;28;28;30;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;35;28;28;30;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;35;28;28;30;;number of overall misses 
system.iocache.overall_misses::total;209;35;28;28;30;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;37582102;5171230;4002233;4243484;4872732;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;37582102;5171230;4002233;4243484;4872732;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;37582102;5171230;4002233;4243484;4872732;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;37582102;5171230;4002233;4243484;4872732;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;37582102;5171230;4002233;4243484;4872732;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;37582102;5171230;4002233;4243484;4872732;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;35;28;28;30;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;35;28;28;30;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44269;13256;11520;11018;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44269;13256;11520;11018;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;35;28;28;30;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;35;28;28;30;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;35;28;28;30;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;35;28;28;30;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000294;0.000604;;0.000908;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000294;0.000604;;0.000908;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;179818.669856;147749.428571;142936.892857;151553;162424.400000;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;524;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;11.644444;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;35;28;28;30;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;35;28;28;30;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;35;28;28;30;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;35;28;28;30;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;35;28;28;30;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;35;28;28;30;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;26653104;3330730;2535733;2772484;3301232;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;26653104;3330730;2535733;2772484;3301232;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;3025668439;898156130;800658367;762639678;749939199;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;3025668439;898156130;800658367;762639678;749939199;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;26653104;3330730;2535733;2772484;3301232;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;26653104;3330730;2535733;2772484;3301232;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;26653104;3330730;2535733;2772484;3301232;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;26653104;3330730;2535733;2772484;3301232;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999706;0.999396;1;0.999092;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999706;0.999396;1;0.999092;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;68367.417729;67795.601600;69501.594358;69280.494004;68525.146107;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;68367.417729;67795.601600;69501.594358;69280.494004;68525.146107;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;127526.813397;95163.714286;90561.892857;99017.285714;110041.066667;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu0.branchPred.lookups;20920163;2736529;791451;1547503;8046782;84837;Number of BP lookups 
system.cpu0.branchPred.condPredicted;17560155;2380637;621655;1279227;7826625;68596;Number of conditional branches predicted 
system.cpu0.branchPred.condIncorrect;442473;50648;20332;48140;30911;4093;Number of conditional branches incorrect 
system.cpu0.branchPred.BTBLookups;13069119;2276104;623441;1274489;3427553;54250;Number of BTB lookups 
system.cpu0.branchPred.BTBHits;8553801;1719560;233868;802593;2320259;34390;Number of BTB hits 
system.cpu0.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu0.branchPred.BTBHitPct;65.450479;75.548393;37.512451;62.973709;67.694329;63.391705;BTB Hit Percentage 
system.cpu0.branchPred.usedRAS;1396783;139449;70754;118370;84450;5824;Number of times the RAS was used to get a target. 
system.cpu0.branchPred.RASInCorrect;25843;3070;1241;1318;1596;215;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;500;500;500;500;500;500;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;14174944;2620093;504059;1638377;11229666;79727;DTB read hits 
system.cpu0.dtb.read_misses;58902;4753;2573;4304;111415;1230;DTB read misses 
system.cpu0.dtb.read_acv;73;42;24;26;6;19;DTB read access violations 
system.cpu0.dtb.read_accesses;674871;460100;147356;1218970;10762287;16920;DTB read accesses 
system.cpu0.dtb.write_hits;6150836;834991;279032;852095;2549780;46696;DTB write hits 
system.cpu0.dtb.write_misses;9786;2284;629;1499;654163;231;DTB write misses 
system.cpu0.dtb.write_acv;229;43;40;54;55;46;DTB write access violations 
system.cpu0.dtb.write_accesses;258604;114803;72856;559877;2570798;8725;DTB write accesses 
system.cpu0.dtb.data_hits;20325780;3455084;783091;2490472;13779446;126423;DTB hits 
system.cpu0.dtb.data_misses;68688;7037;3202;5803;765578;1461;DTB misses 
system.cpu0.dtb.data_acv;302;85;64;80;61;65;DTB access violations 
system.cpu0.dtb.data_accesses;933475;574903;220212;1778847;13333085;25645;DTB accesses 
system.cpu0.itb.fetch_hits;1428788;354278;170674;1106062;5482255;20014;ITB hits 
system.cpu0.itb.fetch_misses;15763;6384;1017;1446;12622;1011;ITB misses 
system.cpu0.itb.fetch_acv;433;523;252;233;277;10;ITB acv 
system.cpu0.itb.fetch_accesses;1444551;360662;171691;1107508;5494877;21025;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;298856257;19768175;7295715;11278849;88969920;939585;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.fetch.icacheStallCycles;39242505;4786746;1469434;2636817;7755490;210235;Number of cycles fetch is stalled on an Icache miss 
system.cpu0.fetch.Insts;95339734;11260006;3481627;9740715;67068350;480151;Number of instructions fetch has processed 
system.cpu0.fetch.Branches;20920163;2736529;791451;1547503;8046782;84837;Number of branches that fetch encountered 
system.cpu0.fetch.predictedBranches;9950584;1859009;304622;920963;2404709;40214;Number of branches that fetch has predicted taken 
system.cpu0.fetch.Cycles;196735629;7230175;3485972;5921365;76349660;367171;Number of cycles fetch has run and was not squashing or blocked 
system.cpu0.fetch.SquashCycles;1276642;159168;64554;124848;973186;12932;Number of cycles fetch has spent squashing 
system.cpu0.fetch.TlbCycles;1622;257;;;334;20;Number of cycles fetch has spent waiting for tlb 
system.cpu0.fetch.MiscStallCycles;75752;12231;1605;1857;6213;193;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu0.fetch.PendingTrapStallCycles;894837;674757;25283;41143;1638088;52108;Number of stall cycles due to pending traps 
system.cpu0.fetch.PendingQuiesceStallCycles;494324;13842;6502;6383;2636;30;Number of stall cycles due to pending quiesce instructions 
system.cpu0.fetch.IcacheWaitRetryStallCycles;688;208;82;72;80;;Number of stall cycles due to full MSHR 
system.cpu0.fetch.CacheLines;12071862;1131206;479284;1472756;5994092;65490;Number of cache lines fetched 
system.cpu0.fetch.IcacheSquashes;317132;37138;15184;22101;20478;2955;Number of outstanding Icache misses that were squashed 
system.cpu0.fetch.ItlbSquashes;8;1;;;;1;Number of outstanding ITLB misses that were squashed 
system.cpu0.fetch.rateDist::samples;238083678;12797800;5021155;8670061;86239094;636223;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::mean;0.400446;0.879839;0.693392;1.123489;0.777702;0.754690;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::stdev;1.516611;2.052753;2.000164;2.340971;2.215981;2.067586;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::0;217998768;9992617;4359724;6759868;75314478;544365;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::1;2537584;124001;48423;87306;356417;6334;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::2;2863713;1346043;84104;188868;645034;12621;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::3;1602913;137493;62161;136674;1856016;6403;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::4;3934500;230618;95420;494105;494604;17195;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::5;910258;119815;42661;84480;561476;4638;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::6;1616035;99467;58333;407164;325388;8527;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::7;678771;68877;29102;68921;369755;2886;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::8;5941136;678869;241227;442675;6315926;33254;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::total;238083678;12797800;5021155;8670061;86239094;636223;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.branchRate;0.070001;0.138431;0.108482;0.137204;0.090444;0.090292;Number of branch fetches per cycle 
system.cpu0.fetch.rate;0.319015;0.569603;0.477215;0.863627;0.753832;0.511025;Number of inst fetches per cycle 
system.cpu0.decode.IdleCycles;28583257;3407825;1147071;2013559;5744703;160549;Number of cycles decode is idle 
system.cpu0.decode.BlockedCycles;194716870;6786913;3304904;5014835;72405784;392860;Number of cycles decode is blocked 
system.cpu0.decode.RunCycles;10593587;2368540;474807;1327956;4558012;67367;Number of cycles decode is running 
system.cpu0.decode.UnblockCycles;3602242;162016;64960;254611;3047481;9494;Number of cycles decode is unblocking 
system.cpu0.decode.SquashCycles;587721;72506;29413;59100;483114;5953;Number of cycles decode is squashing 
system.cpu0.decode.BranchResolved;684382;101552;53659;97427;60538;4658;Number of times decode resolved a branch 
system.cpu0.decode.BranchMispred;51076;7121;2906;3373;3524;520;Number of times decode detected a branch misprediction 
system.cpu0.decode.DecodedInsts;86598144;10266618;2985958;8945029;52024339;420074;Number of instructions handled by decode 
system.cpu0.decode.SquashedInsts;143789;18743;8860;9846;10072;1516;Number of squashed instructions handled by decode 
system.cpu0.rename.SquashCycles;587721;72506;29413;59100;483114;5953;Number of cycles rename is squashing 
system.cpu0.rename.IdleCycles;30025058;3510288;1182224;2137838;6507056;166453;Number of cycles rename is idle 
system.cpu0.rename.BlockCycles;151065957;1796237;1194594;1679812;21532516;75921;Number of cycles rename is blocking 
system.cpu0.rename.serializeStallCycles;28167977;4090504;1836985;2107113;19625294;239691;count of cycles rename stalled for serializing inst 
system.cpu0.rename.RunCycles;12449934;2430149;502918;1449417;5880664;70624;Number of cycles rename is running 
system.cpu0.rename.UnblockCycles;15787029;898116;275021;1236781;32210450;77581;Number of cycles rename is unblocking 
system.cpu0.rename.RenamedInsts;84283523;9928840;2861893;8680503;49823511;400618;Number of instructions processed by rename 
system.cpu0.rename.ROBFullEvents;94747;9657;7733;18504;4906;762;Number of times rename has blocked due to ROB full 
system.cpu0.rename.IQFullEvents;7989942;92323;56444;115068;9463463;4727;Number of times rename has blocked due to IQ full 
system.cpu0.rename.LQFullEvents;1673865;301767;15519;770737;18243665;7307;Number of times rename has blocked due to LQ full 
system.cpu0.rename.SQFullEvents;4426643;294343;131914;225008;737470;53138;Number of times rename has blocked due to SQ full 
system.cpu0.rename.RenamedOperands;61410508;6731972;2049923;6464407;38547303;271939;Number of destination operands rename has renamed 
system.cpu0.rename.RenameLookups;108457087;12435683;3577211;11476212;64135130;495623;Number of register rename lookups that rename has made 
system.cpu0.rename.int_rename_lookups;108337006;11446931;3169498;9351622;42483781;495155;Number of integer rename lookups 
system.cpu0.rename.fp_rename_lookups;111280;985125;407207;2123596;21650401;372;Number of floating rename lookups 
system.cpu0.rename.CommittedMaps;53879370;6021094;1675105;5753659;24665345;214987;Number of HB maps that are committed 
system.cpu0.rename.UndoneMaps;7531138;710878;374818;710740;13881964;56954;Number of HB maps that are undone due to squashing 
system.cpu0.rename.serializingInsts;1325464;211524;69532;86516;2762183;14875;count of serializing insts renamed 
system.cpu0.rename.tempSerializingInsts;233042;29983;7688;9453;13949;1630;count of temporary serializing insts renamed 
system.cpu0.rename.skidInsts;23643526;1251225;460076;1629178;20681074;69473;count of insts added to the skid buffer 
system.cpu0.memDep0.insertedLoads;14382942;2657076;523711;1696404;11548226;76615;Number of loads inserted to the mem dependence unit. 
system.cpu0.memDep0.insertedStores;6491360;880199;294658;892317;3576068;50127;Number of stores inserted to the mem dependence unit. 
system.cpu0.memDep0.conflictingLoads;1720200;260596;140293;590750;1239523;14261;Number of conflicting loads. 
system.cpu0.memDep0.conflictingStores;1099162;130621;72885;485954;746232;9933;Number of conflicting stores. 
system.cpu0.iq.iqInstsAdded;79165631;9453683;2643515;8143230;45452023;366378;Number of instructions added to the IQ (excludes non-spec) 
system.cpu0.iq.iqNonSpecInstsAdded;1858309;224279;94895;107425;2010456;12447;Number of non-speculative instructions added to the IQ 
system.cpu0.iq.iqInstsIssued;77334369;9342630;2550051;7941062;44250178;359160;Number of instructions issued 
system.cpu0.iq.iqSquashedInstsIssued;71922;10883;2476;3482;7704;401;Number of squashed instructions issued 
system.cpu0.iq.iqSquashedInstsExamined;9266606;885931;464233;747261;18592016;69558;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu0.iq.iqSquashedOperandsExamined;4740368;431362;239747;457265;3784471;36035;Number of squashed operands that are examined and possibly removed from graph 
system.cpu0.iq.iqSquashedNonSpecRemoved;1164031;127336;62511;70225;1964222;8243;Number of squashed non-spec instructions that were removed 
system.cpu0.iq.issued_per_cycle::samples;238083678;12797800;5021155;8670061;86239094;636223;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::mean;0.324820;0.730018;0.507861;0.915918;0.513110;0.564519;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::stdev;1.002140;1.383814;1.265520;1.483693;1.182392;1.270064;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::0;203687583;8870843;4006535;5455251;63190788;489687;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::1;16767190;1156404;398666;1044887;13623287;55186;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::2;6462022;1663072;203713;786327;4964819;30177;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::3;3669116;368561;157615;680616;1836561;26166;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::4;3882945;324920;120932;426306;597229;20721;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::5;1684553;188895;60285;153099;737868;7401;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::6;1110823;116355;42026;75463;388282;4067;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::7;539264;57886;17259;26720;422458;1713;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::8;280182;50864;14124;21392;477802;1105;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::total;238083678;12797800;5021155;8670061;86239094;636223;Number of insts issued each cycle 
system.cpu0.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntAlu;354060;20993;8915;10312;14554;494;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntMult;6;0;1;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatAdd;0;6895;707;3;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCmp;0;5;141;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCvt;0;157;180;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatMult;0;11145;6930;13713;4;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatDiv;0;23721;204;1592;12;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemRead;578580;109518;32332;35967;276949;7272;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemWrite;357807;76650;20309;28436;61658;3713;attempts to use FU when none available 
system.cpu0.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.FU_type_0::No_OpClass;4679;79;386;1029;518;6;Type of FU issued 
system.cpu0.iq.FU_type_0::IntAlu;55499847;5236012;1524797;4495895;14932112;216456;Type of FU issued 
system.cpu0.iq.FU_type_0::IntMult;130220;6517;4113;52666;5393;286;Type of FU issued 
system.cpu0.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatAdd;66470;298745;92347;410789;6425008;56;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCmp;0;21048;6993;49;29;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCvt;0;5213;11677;17317;107;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatMult;0;87310;50750;355936;6030145;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatDiv;2269;17943;3071;20963;248;3;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatSqrt;0;1;0;1;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::MemRead;14665364;2697462;532998;1679137;11396738;84883;Type of FU issued 
system.cpu0.iq.FU_type_0::MemWrite;6252027;848716;282722;857373;3212225;47920;Type of FU issued 
system.cpu0.iq.FU_type_0::IprAccess;713493;123584;40197;49907;2247655;9550;Type of FU issued 
system.cpu0.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::total;77334369;9342630;2550051;7941062;44250178;359160;Type of FU issued 
system.cpu0.iq.rate;0.258768;0.472610;0.349527;0.704067;0.497361;0.382254;Inst issue rate 
system.cpu0.iq.fu_busy_cnt;1290453;249084;69719;90023;353177;11479;FU busy when requested 
system.cpu0.iq.fu_busy_rate;0.016687;0.026661;0.027340;0.011336;0.007981;0.031961;FU busy rate (busy events/executed inst) 
system.cpu0.iq.int_inst_queue_reads;393594026;29987228;9617106;20629660;149653475;1365017;Number of integer instruction queue reads 
system.cpu0.iq.int_inst_queue_writes;90054278;9687906;2809077;6784562;53315899;448048;Number of integer instruction queue writes 
system.cpu0.iq.int_inst_queue_wakeup_accesses;75622389;8348964;2207650;5835155;30443621;339236;Number of integer instruction queue wakeup accesses 
system.cpu0.iq.fp_inst_queue_reads;520765;1755799;576346;4016029;25446856;1407;Number of floating instruction queue reads 
system.cpu0.iq.fp_inst_queue_writes;264333;880082;396147;2216491;12743215;718;Number of floating instruction queue writes 
system.cpu0.iq.fp_inst_queue_wakeup_accesses;243879;819606;276260;1964256;12722716;629;Number of floating instruction queue wakeup accesses 
system.cpu0.iq.int_alu_accesses;78343669;8681539;2324475;6014014;31879035;369877;Number of integer alu accesses 
system.cpu0.iq.fp_alu_accesses;276474;910096;294909;2016042;12723802;756;Number of floating point alu accesses 
system.cpu0.iew.lsq.thread0.forwLoads;647868;65421;36824;137971;54548;3004;Number of loads that had data forwarded from stores 
system.cpu0.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.squashedLoads;1764187;204763;99965;178552;6826305;16572;Number of loads squashed 
system.cpu0.iew.lsq.thread0.ignoredResponses;2737;172;239;168;261;83;Number of memory responses ignored because the instruction is squashed 
system.cpu0.iew.lsq.thread0.memOrderViolation;28714;4153;2614;3195;4732;386;Number of memory ordering violations 
system.cpu0.iew.lsq.thread0.squashedStores;749780;85742;33438;56815;1922930;6173;Number of stores squashed 
system.cpu0.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu0.iew.lsq.thread0.rescheduledLoads;19808;3998;3527;3612;3218;8;Number of loads that were rescheduled 
system.cpu0.iew.lsq.thread0.cacheBlocked;537517;54134;21572;29609;58666;12016;Number of times an access to memory failed due to the cache being blocked 
system.cpu0.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu0.iew.iewSquashCycles;587721;72506;29413;59100;483114;5953;Number of cycles IEW is squashing 
system.cpu0.iew.iewBlockCycles;134755639;1164671;968116;1097741;7581525;18436;Number of cycles IEW is blocking 
system.cpu0.iew.iewUnblockCycles;2800107;566741;176970;495083;3438650;47683;Number of cycles IEW is unblocking 
system.cpu0.iew.iewDispatchedInsts;82765882;9767165;2801557;8457543;48053777;386976;Number of instructions dispatched to IQ 
system.cpu0.iew.iewDispSquashedInsts;148474;30636;8185;12940;11497;1723;Number of squashed instructions skipped by dispatch 
system.cpu0.iew.iewDispLoadInsts;14382942;2657076;523711;1696404;11548226;76615;Number of dispatched load instructions 
system.cpu0.iew.iewDispStoreInsts;6491360;880199;294658;892317;3576068;50127;Number of dispatched store instructions 
system.cpu0.iew.iewDispNonSpecInsts;1514284;168328;71199;80947;1980498;9828;Number of dispatched non-speculative instructions 
system.cpu0.iew.iewIQFullEvents;408377;6123;4676;6168;697157;288;Number of times the IQ has become full, causing a stall 
system.cpu0.iew.iewLSQFullEvents;1750677;557147;170783;486352;1594288;47270;Number of times the LSQ has become full, causing a stall 
system.cpu0.iew.memOrderViolationEvents;28714;4153;2614;3195;4732;386;Number of memory order violations 
system.cpu0.iew.predictedTakenIncorrect;199479;27668;9285;41937;15753;1818;Number of branches that were predicted taken incorrectly 
system.cpu0.iew.predictedNotTakenIncorrect;395462;43689;17861;21859;244896;3504;Number of branches that were predicted not taken incorrectly 
system.cpu0.iew.branchMispredicts;594941;71357;27146;63796;260649;5322;Number of branch mispredicts detected at execute 
system.cpu0.iew.iewExecutedInsts;76763977;9270109;2524016;7879047;44163375;355082;Number of executed instructions 
system.cpu0.iew.iewExecLoadInsts;14250964;2631374;508374;1644890;11362742;81658;Number of load instructions executed 
system.cpu0.iew.iewExecSquashedInsts;570392;72521;26035;62014;86803;4079;Number of squashed instructions skipped in execute 
system.cpu0.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu0.iew.exec_nop;1741942;89203;63147;206888;591298;8151;number of nop insts executed 
system.cpu0.iew.exec_refs;20424085;3472737;788516;2499183;14567260;128843;number of memory reference insts executed 
system.cpu0.iew.exec_branches;13097012;2019617;372711;1000079;2308391;49447;Number of branches executed 
system.cpu0.iew.exec_stores;6173121;841363;280142;854293;3204518;47185;Number of stores executed 
system.cpu0.iew.exec_rate;0.256859;0.468941;0.345959;0.698568;0.496385;0.377914;Inst execution rate 
system.cpu0.iew.wb_sent;76030001;9187639;2494833;7821697;43993803;342414;cumulative count of insts sent to commit 
system.cpu0.iew.wb_count;75866268;9168570;2483910;7799411;43166337;339865;cumulative count of insts written-back 
system.cpu0.iew.wb_producers;41955942;4625759;1327056;4200411;32270502;159820;num instructions producing a value 
system.cpu0.iew.wb_consumers;57946435;5741788;1735886;4887696;39010252;203003;num instructions consuming a value 
system.cpu0.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu0.iew.wb_rate;0.253855;0.463805;0.340461;0.691508;0.485179;0.361718;insts written-back per cycle 
system.cpu0.iew.wb_fanout;0.724047;0.805630;0.764483;0.859385;0.827231;0.787279;average fanout of values written-back 
system.cpu0.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu0.commit.commitSquashedInsts;9880192;925680;496775;777252;15724545;74320;The number of squashed insts skipped by commit 
system.cpu0.commit.commitNonSpecStalls;694278;96943;32384;37200;46234;4204;The number of times commit has been forced to stall to communicate backwards 
system.cpu0.commit.branchMispredicts;552445;66321;25661;54288;257819;4938;The number of times a branch was mispredicted 
system.cpu0.commit.committed_per_cycle::samples;236433789;12635283;4937894;8535239;83942761;622885;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::mean;0.307961;0.697342;0.465889;0.898696;0.350277;0.499107;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::stdev;1.185624;1.581458;1.470126;2.011102;0.944311;1.496638;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::0;210213672;9290664;4169538;6428261;65957540;512829;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::1;11988929;976035;329429;728969;12777026;51761;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::2;5192188;1498795;137149;182086;3380190;20848;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::3;2308807;238145;75546;112173;307573;7161;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::4;1693056;131357;48897;320653;392227;6735;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::5;718688;77928;30560;353905;253686;3294;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::6;407800;56627;16325;26303;427712;3509;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::7;585069;57635;19792;32146;34933;2502;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::8;3325580;308097;110658;350743;411874;14246;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::total;236433789;12635283;4937894;8535239;83942761;622885;Number of insts commited each cycle 
system.cpu0.commit.committedInsts;72812313;8811111;2300511;7670581;29403258;310886;Number of instructions committed 
system.cpu0.commit.committedOps;72812313;8811111;2300511;7670581;29403258;310886;Number of ops (including micro ops) committed 
system.cpu0.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu0.commit.refs;18360335;3246770;684966;2353354;6375059;103997;Number of memory references committed 
system.cpu0.commit.loads;12618755;2452313;423746;1517852;4721921;60043;Number of loads committed 
system.cpu0.commit.membars;294356;45438;18104;20594;23277;1991;Number of memory barriers committed 
system.cpu0.commit.branches;12321804;1955920;337488;950168;1437224;43211;Number of branches committed 
system.cpu0.commit.fp_insts;225341;802422;238192;1957200;12720596;556;Number of committed floating point instructions. 
system.cpu0.commit.int_insts;70338030;8201455;2068255;6641713;16101579;299155;Number of committed integer instructions. 
system.cpu0.commit.function_calls;1157263;117149;58138;104550;66151;3625;Number of function calls committed. 
system.cpu0.commit.op_class_0::No_OpClass;1476815;61806;49379;193488;563096;5759;Class of committed instruction 
system.cpu0.commit.op_class_0::IntAlu;51756173;4904375;1359790;4200419;7734027;188974;Class of committed instruction 
system.cpu0.commit.op_class_0::IntMult;123757;6327;3975;52152;5060;269;Class of committed instruction 
system.cpu0.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatAdd;65561;292852;81218;410658;6424136;54;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCmp;0;20505;5951;36;21;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCvt;0;4536;9166;17292;92;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatMult;0;84879;44815;351040;6029325;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatDiv;2269;17840;2300;20924;248;3;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatSqrt;0;1;0;1;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::MemRead;12913111;2497751;441850;1538446;4745198;62034;Class of committed instruction 
system.cpu0.commit.op_class_0::MemWrite;5761135;796656;261870;836220;1654401;44243;Class of committed instruction 
system.cpu0.commit.op_class_0::IprAccess;713492;123583;40197;49905;2247654;9550;Class of committed instruction 
system.cpu0.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::total;72812313;8811111;2300511;7670581;29403258;310886;Class of committed instruction 
system.cpu0.commit.bw_lim_events;3325580;308097;110658;350743;411874;14246;number cycles where commit BW limit reached 
system.cpu0.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu0.rob.rob_reads;315614764;22029411;7606448;16606328;125788165;984625;The number of ROB reads 
system.cpu0.rob.rob_writes;167030054;19635661;5678065;17030871;92552603;783873;The number of ROB writes 
system.cpu0.timesIdled;838259;95336;29163;33982;35523;3996;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu0.idleCycles;60772579;6970375;2274560;2608788;2730826;303362;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu0.quiesceCycles;4615226902;17465838;8204612;5808881;4825592;51093;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu0.committedInsts;71340038;8749384;2251518;7478122;28840680;305133;Number of Instructions Simulated 
system.cpu0.committedOps;71340038;8749384;2251518;7478122;28840680;305133;Number of Ops (including micro ops) Simulated 
system.cpu0.cpi;4.189180;2.259379;3.240354;1.508246;3.084876;3.079264;CPI: Cycles Per Instruction 
system.cpu0.cpi_total;4.189180;2.259379;3.240354;1.508246;3.084876;3.079264;CPI: Total CPI of All Threads 
system.cpu0.ipc;0.238710;0.442599;0.308608;0.663022;0.324162;0.324753;IPC: Instructions Per Cycle 
system.cpu0.ipc_total;0.238710;0.442599;0.308608;0.663022;0.324162;0.324753;IPC: Total IPC of All Threads 
system.cpu0.int_regfile_reads;101981766;10879667;2945677;8795315;40121543;458385;number of integer regfile reads 
system.cpu0.int_regfile_writes;57287635;5627387;1633685;4446449;24698753;241901;number of integer regfile writes 
system.cpu0.fp_regfile_reads;110155;956680;334263;1937597;21634488;355;number of floating regfile reads 
system.cpu0.fp_regfile_writes;94033;716996;228650;1578485;12588427;262;number of floating regfile writes 
system.cpu0.misc_regfile_reads;1834598;1392883;511134;2854205;14402200;17103;number of misc regfile reads 
system.cpu0.misc_regfile_writes;804703;130501;35518;43871;940680;7162;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7488;3925;3426;3491;3026;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7488;3925;3426;3491;3026;;Transaction distribution 
system.iobus.trans_dist::WriteReq;61001;16958;13133;12613;12532;6;Transaction distribution 
system.iobus.trans_dist::WriteResp;61014;16966;13133;12623;12532;6;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;13;8;;10;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;17892;4116;290;320;504;12;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;36;24;24;44;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;256;384;400;336;368;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20536;9720;8492;8708;7388;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;2470;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;960;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;48074;15216;10022;10156;9168;12;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26566;23096;22072;21948;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26566;23096;22072;21948;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;137004;41782;33118;32228;31116;12;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;71568;16464;1160;1280;2016;48;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;144;96;96;176;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;268;528;550;462;506;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10268;4860;4246;4354;3694;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;9860;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;540;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;97951;22536;6511;6624;6878;48;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848152;737504;704736;700656;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848152;737504;704736;700656;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2935591;870688;744015;711360;707534;48;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;17771000;4048000;223000;262000;440000;12000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;27000;18000;18000;33000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;223000;336000;350000;294000;322000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15191000;6135000;5370000;5495000;4675000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.1;0.1;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;2452000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;780000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398820817;119320320;103746293;99149104;98566864;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.6;1.4;1.2;0.2;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;31316000;11498000;8409000;8541000;7580000;6000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.1;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45161726;13325540;11582807;11073058;11013567;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.1;0.2;0.1;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;896624;112284;34831;40572;41497;4906;number of replacements 
system.cpu0.icache.tags.tagsinuse;509.141933;511.847050;512;511.995145;508.801541;511.440285;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;11086303;1009902;440106;1408463;5947575;85580;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;896624;112284;34831;40572;41497;5417;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;12.364495;8.994175;12.635468;34.715148;143.325421;15.798412;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;59563456750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;509.141933;511.847050;512;511.995145;508.801541;511.440285;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.994418;0.999701;1;0.999991;0.993753;0.998907;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.994418;0.999701;1;0.999991;0.993753;0.998907;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;512;512;511;511;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;508;512;512;398;399;511;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;4;;;;;;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;1;1;0.998047;0.998047;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;25043101;2374689;993399;2986088;12029701;135887;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;25043101;2374689;993399;2986088;12029701;135887;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;11091571;1010504;440753;1427584;5947657;59860;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;11091571;1010504;440753;1427584;5947657;59860;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;11091571;1010504;440753;1427584;5947657;59860;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;11091571;1010504;440753;1427584;5947657;59860;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;11091571;1010504;440753;1427584;5947657;59860;number of overall hits 
system.cpu0.icache.overall_hits::total;11091571;1010504;440753;1427584;5947657;59860;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;980286;120696;38531;45172;46434;5630;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;980286;120696;38531;45172;46434;5630;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;980286;120696;38531;45172;46434;5630;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;980286;120696;38531;45172;46434;5630;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;980286;120696;38531;45172;46434;5630;number of overall misses 
system.cpu0.icache.overall_misses::total;980286;120696;38531;45172;46434;5630;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;52431040039;6537898107;2113096588;2451485081;2616862822;315683472;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;12071857;1131200;479284;1472756;5994091;65490;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;12071857;1131200;479284;1472756;5994091;65490;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;12071857;1131200;479284;1472756;5994091;65490;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;12071857;1131200;479284;1472756;5994091;65490;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;12071857;1131200;479284;1472756;5994091;65490;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;12071857;1131200;479284;1472756;5994091;65490;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.081204;0.106697;0.080393;0.030672;0.007747;0.085967;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;53485.452245;54168.308038;54841.467598;54270.014190;56356.609855;56071.664654;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;17321;3085;3273;1355;2053;156;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;307;55;42;34;38;5;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;56.420195;56.090909;77.928571;39.852941;54.026316;31.200000;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst;80899;8407;3700;4596;4914;724;number of ReadReq MSHR hits 
system.cpu0.icache.ReadReq_mshr_hits::total;80899;8407;3700;4596;4914;724;number of ReadReq MSHR hits 
system.cpu0.icache.demand_mshr_hits::cpu0.inst;80899;8407;3700;4596;4914;724;number of demand (read+write) MSHR hits 
system.cpu0.icache.demand_mshr_hits::total;80899;8407;3700;4596;4914;724;number of demand (read+write) MSHR hits 
system.cpu0.icache.overall_mshr_hits::cpu0.inst;80899;8407;3700;4596;4914;724;number of overall MSHR hits 
system.cpu0.icache.overall_mshr_hits::total;80899;8407;3700;4596;4914;724;number of overall MSHR hits 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;899387;112289;34831;40576;41520;4906;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;899387;112289;34831;40576;41520;4906;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;899387;112289;34831;40576;41520;4906;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;899387;112289;34831;40576;41520;4906;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;899387;112289;34831;40576;41520;4906;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;899387;112289;34831;40576;41520;4906;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;45972074249;5788196300;1836190389;2121501395;2261118140;268221025;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.074503;0.099265;0.072673;0.027551;0.006927;0.074912;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;51114.897423;51547.313628;52717.130975;52284.636115;54458.529383;54672.039340;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2553111;41026;16791;37061;249264;6253;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1014.593031;987.065758;973.178771;990.687182;1015.302022;967.663515;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;14009609;3066725;616386;2129837;11984696;93354;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2553111;41026;16791;37061;249264;7162;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.487270;74.750768;36.709309;57.468417;48.080332;13.034627;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;27659750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1014.593031;987.065758;973.178771;990.687182;1015.302022;967.663515;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.990814;0.963931;0.950370;0.967468;0.991506;0.944984;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.990814;0.963931;0.950370;0.967468;0.991506;0.944984;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;835;707;696;1024;1024;909;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::2;822;704;690;47;47;907;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;13;1;5;1;;2;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.815430;0.690430;0.679688;1;1;0.887695;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;40153744;6657604;1424043;4649251;25852529;227880;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;40153744;6657604;1424043;4649251;25852529;227880;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;9520318;2403580;406963;1394037;10818876;53351;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;9520318;2403580;406963;1394037;10818876;53351;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;4069432;601910;197425;710715;1139524;24913;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;4069432;601910;197425;710715;1139524;24913;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;166300;19148;7030;8203;11310;1011;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;166300;19148;7030;8203;11310;1011;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;197320;13473;5972;7134;9350;1085;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;197320;13473;5972;7134;9350;1085;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;13589750;3005490;604388;2104752;11958400;78264;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;13589750;3005490;604388;2104752;11958400;78264;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;13589750;3005490;604388;2104752;11958400;78264;number of overall hits 
system.cpu0.dcache.overall_hits::total;13589750;3005490;604388;2104752;11958400;78264;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;3346500;75455;29175;68749;316647;12368;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;3346500;75455;29175;68749;316647;12368;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;1443669;163975;55800;115366;500919;17852;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;1443669;163975;55800;115366;500919;17852;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;24278;8779;638;852;2320;211;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;24278;8779;638;852;2320;211;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;14805;9721;136;256;1315;14;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;14805;9721;136;256;1315;14;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;4790169;239430;84975;184115;817566;30220;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;4790169;239430;84975;184115;817566;30220;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;4790169;239430;84975;184115;817566;30220;number of overall misses 
system.cpu0.dcache.overall_misses::total;4790169;239430;84975;184115;817566;30220;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;173295665465;3335579572;1828011072;3685039553;17784717765;756370221;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;173295665465;3335579572;1828011072;3685039553;17784717765;756370221;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;80637313535;10080511966;3577120208;7232808917;37248371293;1067686865;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;80637313535;10080511966;3577120208;7232808917;37248371293;1067686865;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;949808993;92610984;38298998;47593250;87753481;14064750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;949808993;92610984;38298998;47593250;87753481;14064750;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;83997703;53310253;796486;1445470;8305920;91998;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;83997703;53310253;796486;1445470;8305920;91998;number of StoreCondReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;253932979000;13416091538;5405131280;10917848470;55033089058;1824057086;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;253932979000;13416091538;5405131280;10917848470;55033089058;1824057086;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;253932979000;13416091538;5405131280;10917848470;55033089058;1824057086;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;253932979000;13416091538;5405131280;10917848470;55033089058;1824057086;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;12866818;2479035;436138;1462786;11135523;65719;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;12866818;2479035;436138;1462786;11135523;65719;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;5513101;765885;253225;826081;1640443;42765;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;5513101;765885;253225;826081;1640443;42765;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;190578;27927;7668;9055;13630;1222;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;190578;27927;7668;9055;13630;1222;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;212125;23194;6108;7390;10665;1099;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;212125;23194;6108;7390;10665;1099;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;18379919;3244920;689363;2288867;12775966;108484;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;18379919;3244920;689363;2288867;12775966;108484;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;18379919;3244920;689363;2288867;12775966;108484;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;18379919;3244920;689363;2288867;12775966;108484;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.260088;0.030437;0.066894;0.046999;0.028436;0.188195;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.260088;0.030437;0.066894;0.046999;0.028436;0.188195;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.261862;0.214099;0.220357;0.139655;0.305356;0.417444;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.261862;0.214099;0.220357;0.139655;0.305356;0.417444;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.127391;0.314355;0.083203;0.094092;0.170213;0.172668;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.127391;0.314355;0.083203;0.094092;0.170213;0.172668;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.069794;0.419117;0.022266;0.034641;0.123301;0.012739;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.069794;0.419117;0.022266;0.034641;0.123301;0.012739;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.260620;0.073786;0.123266;0.080439;0.063992;0.278566;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.260620;0.073786;0.123266;0.080439;0.063992;0.278566;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.260620;0.073786;0.123266;0.080439;0.063992;0.278566;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.260620;0.073786;0.123266;0.080439;0.063992;0.278566;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;51784.152238;44206.209953;62656.763393;53601.354972;56165.754815;61155.418904;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;51784.152238;44206.209953;62656.763393;53601.354972;56165.754815;61155.418904;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;55855.818429;61475.907705;64106.096918;62694.458653;74360.068780;59807.689054;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;55855.818429;61475.907705;64106.096918;62694.458653;74360.068780;59807.689054;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;39122.209119;10549.149561;60029.777429;55860.622066;37824.776293;66657.582938;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;39122.209119;10549.149561;60029.777429;55860.622066;37824.776293;66657.582938;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;5673.603715;5484.029729;5856.514706;5646.367188;6316.288973;6571.285714;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;5673.603715;5484.029729;5856.514706;5646.367188;6316.288973;6571.285714;average StoreCondReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;53011.277681;56033.460878;63608.488144;59299.071070;67313.328903;60359.268233;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;53011.277681;56033.460878;63608.488144;59299.071070;67313.328903;60359.268233;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;53011.277681;56033.460878;63608.488144;59299.071070;67313.328903;60359.268233;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;53011.277681;56033.460878;63608.488144;59299.071070;67313.328903;60359.268233;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;5786996;682301;240047;440239;1745740;91089;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;32180;6715;6824;6623;11470;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;210163;20058;8371;16243;52021;3313;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;313;68;58;61;90;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;27.535751;34.016402;28.676024;27.103306;33.558371;27.494416;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;102.811502;98.750000;117.655172;108.573770;127.444444;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;329146;25967;9758;20646;166772;3588;number of writebacks 
system.cpu0.dcache.writebacks::total;329146;25967;9758;20646;166772;3588;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data;986574;39695;19515;45874;220714;8693;number of ReadReq MSHR hits 
system.cpu0.dcache.ReadReq_mshr_hits::total;986574;39695;19515;45874;220714;8693;number of ReadReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data;1202301;128329;47785;99490;344953;15375;number of WriteReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::total;1202301;128329;47785;99490;344953;15375;number of WriteReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data;5963;772;231;308;600;77;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::total;5963;772;231;308;600;77;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.demand_mshr_hits::cpu0.data;2188875;168024;67300;145364;565667;24068;number of demand (read+write) MSHR hits 
system.cpu0.dcache.demand_mshr_hits::total;2188875;168024;67300;145364;565667;24068;number of demand (read+write) MSHR hits 
system.cpu0.dcache.overall_mshr_hits::cpu0.data;2188875;168024;67300;145364;565667;24068;number of overall MSHR hits 
system.cpu0.dcache.overall_mshr_hits::total;2188875;168024;67300;145364;565667;24068;number of overall MSHR hits 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2359926;35760;9660;22875;95933;3675;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2359926;35760;9660;22875;95933;3675;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;241368;35646;8015;15876;155966;2477;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;241368;35646;8015;15876;155966;2477;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;18315;8007;407;544;1720;134;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;18315;8007;407;544;1720;134;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;14803;9652;136;254;1314;14;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;14803;9652;136;254;1314;14;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2601294;71406;17675;38751;251899;6152;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2601294;71406;17675;38751;251899;6152;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2601294;71406;17675;38751;251899;6152;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2601294;71406;17675;38751;251899;6152;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;112647647084;1372443052;622545793;1250174804;5720585968;241281511;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;112647647084;1372443052;622545793;1250174804;5720585968;241281511;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;12013200053;1664389791;521391192;1013757298;11509547442;154890675;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;12013200053;1664389791;521391192;1013757298;11509547442;154890675;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;573580005;47751509;22025252;25858000;46279510;8106000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;573580005;47751509;22025252;25858000;46279510;8106000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;34312797;22549747;350514;619030;4209080;46502;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;34312797;22549747;350514;619030;4209080;46502;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;124660847137;3036832843;1143936985;2263932102;17230133410;396172186;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;124660847137;3036832843;1143936985;2263932102;17230133410;396172186;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;124660847137;3036832843;1143936985;2263932102;17230133410;396172186;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;124660847137;3036832843;1143936985;2263932102;17230133410;396172186;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1321890500;765442000;673116000;686922500;585333500;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1321890500;765442000;673116000;686922500;585333500;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2290002498;515648500;302392000;301252000;265139000;603500;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2290002498;515648500;302392000;301252000;265139000;603500;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;3611892998;1281090500;975508000;988174500;850472500;603500;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;3611892998;1281090500;975508000;988174500;850472500;603500;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.183412;0.014425;0.022149;0.015638;0.008615;0.055920;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.183412;0.014425;0.022149;0.015638;0.008615;0.055920;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.043781;0.046542;0.031652;0.019218;0.095076;0.057921;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.043781;0.046542;0.031652;0.019218;0.095076;0.057921;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.096102;0.286712;0.053078;0.060077;0.126192;0.109656;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.096102;0.286712;0.053078;0.060077;0.126192;0.109656;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.069784;0.416142;0.022266;0.034371;0.123207;0.012739;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.069784;0.416142;0.022266;0.034371;0.123207;0.012739;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.141529;0.022005;0.025640;0.016930;0.019717;0.056709;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.141529;0.022005;0.025640;0.016930;0.019717;0.056709;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.141529;0.022005;0.025640;0.016930;0.019717;0.056709;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.141529;0.022005;0.025640;0.016930;0.019717;0.056709;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;47733.550579;38379.279978;64445.734265;54652.450448;59631.054674;65654.832925;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;47733.550579;38379.279978;64445.734265;54652.450448;59631.054674;65654.832925;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;49771.303789;46692.189615;65051.926638;63854.705089;73795.233846;62531.560355;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;49771.303789;46692.189615;65051.926638;63854.705089;73795.233846;62531.560355;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;31317.499590;5963.720370;54116.098280;47533.088235;26906.691860;60492.537313;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;31317.499590;5963.720370;54116.098280;47533.088235;26906.691860;60492.537313;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;2317.962372;2336.277145;2577.308824;2437.125984;3203.257230;3321.571429;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;2317.962372;2336.277145;2577.308824;2437.125984;3203.257230;3321.571429;average StoreCondReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;47922.628944;42529.098997;64720.621499;58422.546567;68400.959948;64397.299415;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;47922.628944;42529.098997;64720.621499;58422.546567;68400.959948;64397.299415;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;47922.628944;42529.098997;64720.621499;58422.546567;68400.959948;64397.299415;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;47922.628944;42529.098997;64720.621499;58422.546567;68400.959948;64397.299415;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.branchPred.lookups;9677586;2411519;322139;684650;7570415;109073;Number of BP lookups 
system.cpu1.branchPred.condPredicted;8407438;2116729;259502;642511;7500005;89687;Number of conditional branches predicted 
system.cpu1.branchPred.condIncorrect;239432;49073;12567;29769;12136;5299;Number of conditional branches incorrect 
system.cpu1.branchPred.BTBLookups;5200335;1971932;222265;576915;2408858;70866;Number of BTB lookups 
system.cpu1.branchPred.BTBHits;2618027;1708494;162044;538109;2091030;52003;Number of BTB hits 
system.cpu1.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu1.branchPred.BTBHitPct;50.343430;86.640614;72.905766;93.273532;86.805864;73.382158;BTB Hit Percentage 
system.cpu1.branchPred.usedRAS;475893;108064;22826;15769;22079;6936;Number of times the RAS was used to get a target. 
system.cpu1.branchPred.RASInCorrect;19203;2869;453;348;612;142;Number of incorrect RAS predictions. 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;5652541;2686668;373583;1003322;10730177;109657;DTB read hits 
system.cpu1.dtb.read_misses;32991;6307;2970;1973;106404;1378;DTB read misses 
system.cpu1.dtb.read_acv;166;31;28;26;45;1;DTB read access violations 
system.cpu1.dtb.read_accesses;546758;597852;212769;895959;10568311;44621;DTB read accesses 
system.cpu1.dtb.write_hits;3646109;908934;248714;474074;2199475;92886;DTB write hits 
system.cpu1.dtb.write_misses;9963;3612;1153;328;642253;904;DTB write misses 
system.cpu1.dtb.write_acv;275;69;62;52;37;8;DTB write access violations 
system.cpu1.dtb.write_accesses;157420;190614;124431;418673;2432903;18067;DTB write accesses 
system.cpu1.dtb.data_hits;9298650;3595602;622297;1477396;12929652;202543;DTB hits 
system.cpu1.dtb.data_misses;42954;9919;4123;2301;748657;2282;DTB misses 
system.cpu1.dtb.data_acv;441;100;90;78;82;9;DTB access violations 
system.cpu1.dtb.data_accesses;704178;788466;337200;1314632;13001214;62688;DTB accesses 
system.cpu1.itb.fetch_hits;1079878;399732;158312;793014;5344131;35707;ITB hits 
system.cpu1.itb.fetch_misses;9910;11616;2278;1830;3929;749;ITB misses 
system.cpu1.itb.fetch_acv;192;447;27;27;23;4;ITB acv 
system.cpu1.itb.fetch_accesses;1089788;411348;160590;794844;5348060;36456;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;90662992;17076747;2913447;3810299;83340416;1298093;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.fetch.icacheStallCycles;24520284;4363573;676879;1128621;6767411;273581;Number of cycles fetch is stalled on an Icache miss 
system.cpu1.fetch.Insts;38216917;10924684;2023343;5649744;64231573;687507;Number of instructions fetch has processed 
system.cpu1.fetch.Branches;9677586;2411519;322139;684650;7570415;109073;Number of branches that fetch encountered 
system.cpu1.fetch.predictedBranches;3093920;1816558;184870;553878;2113109;58939;Number of branches that fetch has predicted taken 
system.cpu1.fetch.Cycles;21231536;5506290;1249384;1959941;74205093;626746;Number of cycles fetch has run and was not squashing or blocked 
system.cpu1.fetch.SquashCycles;791438;148068;36178;67102;917308;15066;Number of cycles fetch has spent squashing 
system.cpu1.fetch.TlbCycles;478;126;19;16;31;;Number of cycles fetch has spent waiting for tlb 
system.cpu1.fetch.MiscStallCycles;62439;12789;891;961;5854;171;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu1.fetch.PendingTrapStallCycles;426252;662355;122546;105750;363300;41058;Number of stall cycles due to pending traps 
system.cpu1.fetch.PendingQuiesceStallCycles;96348;14415;277;475;3878;24;Number of stall cycles due to pending quiesce instructions 
system.cpu1.fetch.IcacheWaitRetryStallCycles;319;172;60;;31;13;Number of stall cycles due to full MSHR 
system.cpu1.fetch.CacheLines;5286063;1054104;270328;856881;5576911;90436;Number of cache lines fetched 
system.cpu1.fetch.IcacheSquashes;187631;34092;8607;9086;8844;3643;Number of outstanding Icache misses that were squashed 
system.cpu1.fetch.ItlbSquashes;6;1;;;;;Number of outstanding ITLB misses that were squashed 
system.cpu1.fetch.rateDist::samples;46733375;10633754;2068145;3229315;81804252;949126;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::mean;0.817765;1.027359;0.978337;1.749518;0.785186;0.724358;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::stdev;2.139804;2.178285;2.279701;2.622340;2.232412;2.015994;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::0;39373681;7892941;1668587;2100965;71455617;816133;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::1;454474;125556;31077;26145;301958;8683;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::2;1085876;1326334;51160;107808;574580;16345;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::3;625351;129705;41379;33048;1790728;11611;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::4;1370292;231276;72187;374844;399151;28802;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::5;455357;113747;27195;56489;512541;6359;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::6;387858;89969;27902;351170;284690;9717;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::7;214351;70116;15590;10770;339074;5812;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::8;2766135;654110;133068;168076;6145913;45664;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::total;46733375;10633754;2068145;3229315;81804252;949126;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.branchRate;0.106742;0.141217;0.110570;0.179684;0.090837;0.084026;Number of branch fetches per cycle 
system.cpu1.fetch.rate;0.421527;0.639740;0.694484;1.482756;0.770713;0.529628;Number of inst fetches per cycle 
system.cpu1.decode.IdleCycles;19045834;3145958;524721;847979;4949718;192865;Number of cycles decode is idle 
system.cpu1.decode.BlockedCycles;21289020;4900909;1177791;1398359;69291977;644649;Number of cycles decode is blocked 
system.cpu1.decode.RunCycles;5398434;2360308;309973;785757;4114609;80305;Number of cycles decode is running 
system.cpu1.decode.UnblockCycles;641314;159103;38905;164585;2990555;24230;Number of cycles decode is unblocking 
system.cpu1.decode.SquashCycles;358772;67476;16755;32635;457393;7077;Number of cycles decode is squashing 
system.cpu1.decode.BranchResolved;339174;87671;20204;13411;16542;5710;Number of times decode resolved a branch 
system.cpu1.decode.BranchMispred;37128;6615;1355;930;1281;468;Number of times decode detected a branch misprediction 
system.cpu1.decode.DecodedInsts;31947233;10209618;1866941;5356472;49300921;615386;Number of instructions handled by decode 
system.cpu1.decode.SquashedInsts;117938;18157;3754;2706;3887;1269;Number of squashed instructions handled by decode 
system.cpu1.rename.SquashCycles;358772;67476;16755;32635;457393;7077;Number of cycles rename is squashing 
system.cpu1.rename.IdleCycles;19451755;3243488;545150;926293;5682345;203944;Number of cycles rename is idle 
system.cpu1.rename.BlockCycles;2589440;1044723;400642;290592;20207642;282079;Number of cycles rename is blocking 
system.cpu1.rename.serializeStallCycles;15857669;2898587;538255;363426;18124240;224503;count of cycles rename stalled for serializing inst 
system.cpu1.rename.RunCycles;5605235;2423043;326851;864739;5412191;92523;Number of cycles rename is running 
system.cpu1.rename.UnblockCycles;2870502;956437;240492;751630;31920441;139000;Number of cycles rename is unblocking 
system.cpu1.rename.RenamedInsts;30493751;9902097;1812488;5214588;47171702;592771;Number of instructions processed by rename 
system.cpu1.rename.ROBFullEvents;218860;9227;1077;17166;488;503;Number of times rename has blocked due to ROB full 
system.cpu1.rename.IQFullEvents;197492;68998;27661;31790;9404016;21928;Number of times rename has blocked due to IQ full 
system.cpu1.rename.LQFullEvents;370186;310977;10103;592695;18196046;5456;Number of times rename has blocked due to LQ full 
system.cpu1.rename.SQFullEvents;1138352;376294;164450;67715;603123;93676;Number of times rename has blocked due to SQ full 
system.cpu1.rename.RenamedOperands;21006781;6674976;1240573;4036507;36689473;389884;Number of destination operands rename has renamed 
system.cpu1.rename.RenameLookups;38669897;12562149;2382284;7189849;60712302;787487;Number of register rename lookups that rename has made 
system.cpu1.rename.int_rename_lookups;38508934;11563220;2293242;5243902;39064074;784614;Number of integer rename lookups 
system.cpu1.rename.fp_rename_lookups;149395;995007;88388;1945446;21647686;2544;Number of floating rename lookups 
system.cpu1.rename.CommittedMaps;18214684;5981365;1043455;3602720;23099773;293962;Number of HB maps that are committed 
system.cpu1.rename.UndoneMaps;2792089;693611;197124;433789;13589700;95914;Number of HB maps that are undone due to squashing 
system.cpu1.rename.serializingInsts;1053649;196684;35272;23954;2721072;14928;count of serializing insts renamed 
system.cpu1.rename.tempSerializingInsts;103618;30259;3826;2391;6520;1770;count of temporary serializing insts renamed 
system.cpu1.rename.skidInsts;5414400;1185090;256371;966903;20304884;152300;count of insts added to the skid buffer 
system.cpu1.memDep0.insertedLoads;5829801;2704550;367932;1037930;11045371;110494;Number of loads inserted to the mem dependence unit. 
system.cpu1.memDep0.insertedStores;3834631;955398;259695;499077;3232381;98338;Number of stores inserted to the mem dependence unit. 
system.cpu1.memDep0.conflictingLoads;890576;184779;43513;381726;1439568;22612;Number of conflicting loads. 
system.cpu1.memDep0.conflictingStores;582837;106367;25396;360337;869510;13865;Number of conflicting stores. 
system.cpu1.iq.iqInstsAdded;28263670;9472315;1701835;4982373;42965317;550075;Number of instructions added to the IQ (excludes non-spec) 
system.cpu1.iq.iqNonSpecInstsAdded;1327969;178015;29592;20858;1939905;11953;Number of non-speculative instructions added to the IQ 
system.cpu1.iq.iqInstsIssued;27806095;9369995;1661460;4856559;41784538;521292;Number of instructions issued 
system.cpu1.iq.iqSquashedInstsIssued;36794;10502;1755;865;4636;834;Number of squashed instructions issued 
system.cpu1.iq.iqSquashedInstsExamined;3888050;824768;229365;385357;18233276;113634;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu1.iq.iqSquashedOperandsExamined;1753103;417557;134333;267857;3651947;74288;Number of squashed operands that are examined and possibly removed from graph 
system.cpu1.iq.iqSquashedNonSpecRemoved;898982;96671;19354;13662;1922382;7346;Number of squashed non-spec instructions that were removed 
system.cpu1.iq.issued_per_cycle::samples;46733375;10633754;2068145;3229315;81804252;949126;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::mean;0.594994;0.881156;0.803358;1.503898;0.510787;0.549234;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::stdev;1.274043;1.484164;1.532140;1.686200;1.167491;1.270406;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::0;34720472;6766237;1445953;1317399;59652506;734768;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::1;5143452;1052958;201004;564658;13245652;86401;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::2;2491126;1682893;136979;514510;4873324;42291;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::3;1824334;385514;113587;381616;1655417;36060;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::4;1328393;323967;80435;268427;544970;24331;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::5;684455;193996;45355;100583;619517;12522;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::6;369839;119000;24921;48308;346248;8463;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::7;117924;58651;11592;18950;461910;2903;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::8;53380;50538;8319;14864;404708;1387;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::total;46733375;10633754;2068145;3229315;81804252;949126;Number of insts issued each cycle 
system.cpu1.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntAlu;25252;14171;1704;1341;2567;790;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntMult;1;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatAdd;0;7291;326;0;1;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCmp;0;12;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCvt;0;165;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatMult;0;11398;545;12973;2;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatDiv;0;24575;0;324;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemRead;356971;115395;25148;14021;255937;8872;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemWrite;240962;79553;16976;9103;37054;7684;attempts to use FU when none available 
system.cpu1.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.FU_type_0::No_OpClass;3866;474;802;542;15;455;Type of FU issued 
system.cpu1.iq.FU_type_0::IntAlu;17430894;5136956;962393;2631584;13386978;299207;Type of FU issued 
system.cpu1.iq.FU_type_0::IntMult;52386;6819;979;794;2577;538;Type of FU issued 
system.cpu1.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatAdd;23818;303265;19589;364932;6423853;1172;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCmp;0;20852;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCvt;0;5033;571;844;12;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatMult;0;87971;15360;344872;6030322;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatDiv;1928;18131;401;4370;7;227;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::MemRead;5919146;2751881;387548;1017987;10869803;115965;Type of FU issued 
system.cpu1.iq.FU_type_0::MemWrite;3759495;924297;252162;475930;2846821;94702;Type of FU issued 
system.cpu1.iq.FU_type_0::IprAccess;614562;114316;21655;14704;2224150;9026;Type of FU issued 
system.cpu1.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::total;27806095;9369995;1661460;4856559;41784538;521292;Type of FU issued 
system.cpu1.iq.rate;0.306697;0.548699;0.570273;1.274587;0.501372;0.401583;Inst issue rate 
system.cpu1.iq.fu_busy_cnt;623186;252560;44699;37762;295561;17346;FU busy when requested 
system.cpu1.iq.fu_busy_rate;0.022412;0.026954;0.026903;0.007775;0.007073;0.033275;FU busy rate (busy events/executed inst) 
system.cpu1.iq.int_inst_queue_reads;102363528;27854864;5270276;9354133;140234398;2002038;Number of integer instruction queue reads 
system.cpu1.iq.int_inst_queue_writes;33196032;9583865;1878390;3372328;50401486;672245;Number of integer instruction queue writes 
system.cpu1.iq.int_inst_queue_wakeup_accesses;26845296;8362866;1524871;2996861;28035010;494439;Number of integer instruction queue wakeup accesses 
system.cpu1.iq.fp_inst_queue_reads;642016;1781942;167243;3626928;25439127;7851;Number of floating instruction queue reads 
system.cpu1.iq.fp_inst_queue_writes;299132;894344;83470;2017031;12738782;3902;Number of floating instruction queue writes 
system.cpu1.iq.fp_inst_queue_wakeup_accesses;295462;832352;78664;1771969;12718996;3743;Number of floating instruction queue wakeup accesses 
system.cpu1.iq.int_alu_accesses;28079531;8697532;1619917;3073462;29360298;534092;Number of integer alu accesses 
system.cpu1.iq.fp_alu_accesses;345884;924549;85440;1820317;12719786;4091;Number of floating point alu accesses 
system.cpu1.iew.lsq.thread0.forwLoads;356714;75844;25790;18217;19123;4593;Number of loads that had data forwarded from stores 
system.cpu1.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.squashedLoads;769944;188133;53886;96685;6750338;26658;Number of loads squashed 
system.cpu1.iew.lsq.thread0.ignoredResponses;1102;208;144;108;61;42;Number of memory responses ignored because the instruction is squashed 
system.cpu1.iew.lsq.thread0.memOrderViolation;16091;3210;1112;797;1813;505;Number of memory ordering violations 
system.cpu1.iew.lsq.thread0.squashedStores;363509;86465;18941;30556;1894581;9258;Number of stores squashed 
system.cpu1.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu1.iew.lsq.thread0.rescheduledLoads;1054;59;4;5;60;1;Number of loads that were rescheduled 
system.cpu1.iew.lsq.thread0.cacheBlocked;154835;67595;32606;15639;40061;12198;Number of times an access to memory failed due to the cache being blocked 
system.cpu1.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu1.iew.iewSquashCycles;358772;67476;16755;32635;457393;7077;Number of cycles IEW is squashing 
system.cpu1.iew.iewBlockCycles;1093229;275373;122694;69726;6660312;96106;Number of cycles IEW is blocking 
system.cpu1.iew.iewUnblockCycles;1051612;701828;242922;190968;3088053;165658;Number of cycles IEW is unblocking 
system.cpu1.iew.iewDispatchedInsts;29899190;9744773;1765773;5039256;45457096;573292;Number of instructions dispatched to IQ 
system.cpu1.iew.iewDispSquashedInsts;88049;22886;6114;7105;5414;1793;Number of squashed instructions skipped by dispatch 
system.cpu1.iew.iewDispLoadInsts;5829801;2704550;367932;1037930;11045371;110494;Number of dispatched load instructions 
system.cpu1.iew.iewDispStoreInsts;3834631;955398;259695;499077;3232381;98338;Number of dispatched store instructions 
system.cpu1.iew.iewDispNonSpecInsts;1106188;136676;23435;16544;1930574;9097;Number of dispatched non-speculative instructions 
system.cpu1.iew.iewIQFullEvents;10968;3359;1465;426;692610;1149;Number of times the IQ has become full, causing a stall 
system.cpu1.iew.iewLSQFullEvents;1034870;695596;240603;189868;1249841;163845;Number of times the LSQ has become full, causing a stall 
system.cpu1.iew.memOrderViolationEvents;16091;3210;1112;797;1813;505;Number of memory order violations 
system.cpu1.iew.predictedTakenIncorrect;98954;25463;6170;32923;5972;2622;Number of branches that were predicted taken incorrectly 
system.cpu1.iew.predictedNotTakenIncorrect;254053;41171;9469;6286;230385;3945;Number of branches that were predicted not taken incorrectly 
system.cpu1.iew.branchMispredicts;353007;66634;15639;39209;236357;6567;Number of branch mispredicts detected at execute 
system.cpu1.iew.iewExecutedInsts;27475613;9303055;1646406;4816181;41704681;515325;Number of executed instructions 
system.cpu1.iew.iewExecLoadInsts;5708698;2699832;377791;1006154;10857918;111518;Number of load instructions executed 
system.cpu1.iew.iewExecSquashedInsts;330481;66940;15054;40379;79857;5966;Number of squashed instructions skipped in execute 
system.cpu1.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu1.iew.exec_nop;307551;94443;34346;36025;551874;11264;number of nop insts executed 
system.cpu1.iew.exec_refs;9380998;3616841;628157;1480933;13700219;205489;number of memory reference insts executed 
system.cpu1.iew.exec_branches;4000280;1997573;228466;560073;1951296;68016;Number of branches executed 
system.cpu1.iew.exec_stores;3672300;917009;250366;474779;2842301;93971;Number of stores executed 
system.cpu1.iew.exec_rate;0.303052;0.544779;0.565106;1.263990;0.500414;0.396986;Inst execution rate 
system.cpu1.iew.wb_sent;27220931;9214012;1610993;4780064;41567163;502073;cumulative count of insts sent to commit 
system.cpu1.iew.wb_count;27140758;9195218;1603535;4768830;40754006;498182;cumulative count of insts written-back 
system.cpu1.iew.wb_producers;12326605;4614693;789957;2537363;30964060;245328;num instructions producing a value 
system.cpu1.iew.wb_consumers;16097218;5730513;1046928;2839087;37285215;336325;num instructions consuming a value 
system.cpu1.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu1.iew.wb_rate;0.299359;0.538464;0.550391;1.251563;0.489007;0.383780;insts written-back per cycle 
system.cpu1.iew.wb_fanout;0.765760;0.805284;0.754548;0.893725;0.830465;0.729437;average fanout of values written-back 
system.cpu1.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu1.commit.commitSquashedInsts;4176589;856815;238328;395509;15318940;114530;The number of squashed insts skipped by commit 
system.cpu1.commit.commitNonSpecStalls;428987;81344;10238;7196;17523;4607;The number of times commit has been forced to stall to communicate backwards 
system.cpu1.commit.branchMispredicts;334870;61762;14402;31176;235178;6058;The number of times a branch was mispredicted 
system.cpu1.commit.committed_per_cycle::samples;45951895;10481909;2026914;3161335;79572362;929832;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::mean;0.557936;0.844329;0.749942;1.468101;0.341758;0.487461;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::stdev;1.510200;1.712820;1.806588;2.353937;0.901319;1.415886;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::0;36597472;7155027;1527032;1915704;62323244;763413;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::1;4404444;946546;209982;408982;12458611;76319;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::2;1441045;1506711;84561;59470;3256912;28962;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::3;906475;232946;47716;27347;242973;14200;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::4;612086;134843;42181;266908;330504;17008;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::5;703211;69499;16610;288875;226903;5278;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::6;234906;63121;15733;12120;407009;5798;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::7;159631;59952;13148;8964;15101;3628;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::8;892625;313264;69951;172965;311105;15226;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::total;45951895;10481909;2026914;3161335;79572362;929832;Number of insts commited each cycle 
system.cpu1.commit.committedInsts;25638211;8850175;1520068;4641158;27194486;453257;Number of instructions committed 
system.cpu1.commit.committedOps;25638211;8850175;1520068;4641158;27194486;453257;Number of ops (including micro ops) committed 
system.cpu1.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu1.commit.refs;8530979;3385350;554800;1409766;5632833;172916;Number of memory references committed 
system.cpu1.commit.loads;5059857;2516417;314046;941245;4295033;83836;Number of loads committed 
system.cpu1.commit.membars;146448;34985;4985;3400;7628;2485;Number of memory barriers committed 
system.cpu1.commit.branches;3724937;1934868;208518;540046;1111880;58405;Number of branches committed 
system.cpu1.commit.fp_insts;292554;815067;78176;1765349;12717143;3617;Number of committed floating point instructions. 
system.cpu1.commit.int_insts;24823851;8245602;1436533;3887308;13965437;435468;Number of committed integer instructions. 
system.cpu1.commit.function_calls;394876;87541;16892;12059;15601;4342;Number of function calls committed. 
system.cpu1.commit.op_class_0::No_OpClass;170540;70514;29298;31426;533260;9785;Class of committed instruction 
system.cpu1.commit.op_class_0::IntAlu;16043908;4810965;872223;2470720;6341254;257073;Class of committed instruction 
system.cpu1.commit.op_class_0::IntMult;49374;6659;928;748;2435;510;Class of committed instruction 
system.cpu1.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatAdd;23727;297114;19486;364895;6423014;1171;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCmp;0;20416;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCvt;0;4408;562;837;8;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatMult;0;85373;15360;339968;6029506;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatDiv;1928;18031;401;4367;7;227;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::MemRead;5206305;2551402;319031;944645;4302661;86321;Class of committed instruction 
system.cpu1.commit.op_class_0::MemWrite;3527867;870977;241124;468848;1338191;89144;Class of committed instruction 
system.cpu1.commit.op_class_0::IprAccess;614562;114316;21655;14704;2224150;9026;Class of committed instruction 
system.cpu1.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::total;25638211;8850175;1520068;4641158;27194486;453257;Class of committed instruction 
system.cpu1.commit.bw_lim_events;892625;313264;69951;172965;311105;15226;number cycles where commit BW limit reached 
system.cpu1.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu1.rob.rob_reads;74698038;19833557;3696254;8013913;118905469;1474123;The number of ROB reads 
system.cpu1.rob.rob_writes;60408971;19565508;3558342;10141442;87259091;1155071;The number of ROB writes 
system.cpu1.timesIdled;596483;87226;11300;7583;18968;4877;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu1.idleCycles;43929617;6442993;845302;580984;1536164;348967;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu1.quiesceCycles;4824299860;20407429;11975102;11627544;10470154;1931026;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu1.committedInsts;25471527;8780135;1491572;4610274;26661241;443926;Number of Instructions Simulated 
system.cpu1.committedOps;25471527;8780135;1491572;4610274;26661241;443926;Number of Ops (including micro ops) Simulated 
system.cpu1.cpi;3.559386;1.944930;1.953273;0.826480;3.125902;2.924120;CPI: Cycles Per Instruction 
system.cpu1.cpi_total;3.559386;1.944930;1.953273;0.826480;3.125902;2.924120;CPI: Total CPI of All Threads 
system.cpu1.ipc;0.280947;0.514157;0.511961;1.209951;0.319908;0.341983;IPC: Instructions Per Cycle 
system.cpu1.ipc_total;0.280947;0.514157;0.511961;1.209951;0.319908;0.341983;IPC: Total IPC of All Threads 
system.cpu1.int_regfile_reads;35990650;11025813;2142558;4918496;36837225;702655;number of integer regfile reads 
system.cpu1.int_regfile_writes;19326379;5572671;1072231;2312933;22970501;334548;number of integer regfile writes 
system.cpu1.fp_regfile_reads;148701;967167;85495;1763391;21632095;2492;number of floating regfile reads 
system.cpu1.fp_regfile_writes;149947;727881;59643;1432118;12586494;2352;number of floating regfile writes 
system.cpu1.misc_regfile_reads;1787244;1387403;148755;2562375;14372047;17153;number of misc regfile reads 
system.cpu1.misc_regfile_writes;521803;121770;17208;11582;914394;7478;number of misc regfile writes 
system.cpu1.icache.tags.replacements;653331;102101;13790;9238;21529;5868;number of replacements 
system.cpu1.icache.tags.tagsinuse;496.430434;511.581888;511.996132;510.420808;509.130689;511.991539;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;4561764;943778;255349;860872;5557318;89550;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;653331;102101;13790;9238;21529;6380;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;6.982317;9.243573;18.516969;93.188136;258.131729;14.036050;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;2424202998750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;496.430434;511.581888;511.996132;510.420808;509.130689;511.991539;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.969591;0.999183;0.999992;0.996916;0.994396;0.999983;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.969591;0.999183;0.999992;0.996916;0.994396;0.999983;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::0;90;86;89;;;82;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::1;27;23;28;;;19;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;394;403;395;467;480;410;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;1;;;45;9;1;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;11226082;2210321;554447;1723008;11175365;186742;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;11226082;2210321;554447;1723008;11175365;186742;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;4587306;943878;254355;846280;5553205;83607;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;4587306;943878;254355;846280;5553205;83607;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;4587306;943878;254355;846280;5553205;83607;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;4587306;943878;254355;846280;5553205;83607;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;4587306;943878;254355;846280;5553205;83607;number of overall hits 
system.cpu1.icache.overall_hits::total;4587306;943878;254355;846280;5553205;83607;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;698756;110225;15972;10601;23706;6829;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;698756;110225;15972;10601;23706;6829;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;698756;110225;15972;10601;23706;6829;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;698756;110225;15972;10601;23706;6829;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;698756;110225;15972;10601;23706;6829;number of overall misses 
system.cpu1.icache.overall_misses::total;698756;110225;15972;10601;23706;6829;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;37924693978;5997576475;880425393;586038175;1428464954;366317982;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;5286062;1054103;270327;856881;5576911;90436;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;5286062;1054103;270327;856881;5576911;90436;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;5286062;1054103;270327;856881;5576911;90436;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;5286062;1054103;270327;856881;5576911;90436;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;5286062;1054103;270327;856881;5576911;90436;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;5286062;1054103;270327;856881;5576911;90436;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.132188;0.104568;0.059084;0.012372;0.004251;0.075512;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;54274.587951;54412.124972;55123.052404;55281.405056;60257.527799;53641.526139;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;8360;3675;1004;487;1060;85;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;162;57;17;12;19;5;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;51.604938;64.473684;59.058824;40.583333;55.789474;17;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst;44798;8110;2178;1356;2163;959;number of ReadReq MSHR hits 
system.cpu1.icache.ReadReq_mshr_hits::total;44798;8110;2178;1356;2163;959;number of ReadReq MSHR hits 
system.cpu1.icache.demand_mshr_hits::cpu1.inst;44798;8110;2178;1356;2163;959;number of demand (read+write) MSHR hits 
system.cpu1.icache.demand_mshr_hits::total;44798;8110;2178;1356;2163;959;number of demand (read+write) MSHR hits 
system.cpu1.icache.overall_mshr_hits::cpu1.inst;44798;8110;2178;1356;2163;959;number of overall MSHR hits 
system.cpu1.icache.overall_mshr_hits::total;44798;8110;2178;1356;2163;959;number of overall MSHR hits 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;653958;102115;13794;9245;21543;5870;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;653958;102115;13794;9245;21543;5870;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;653958;102115;13794;9245;21543;5870;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;653958;102115;13794;9245;21543;5870;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;653958;102115;13794;9245;21543;5870;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;653958;102115;13794;9245;21543;5870;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;33699279138;5296882696;741318096;499003820;1257324498;307216516;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.123714;0.096874;0.051027;0.010789;0.003863;0.064908;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;51531.259099;51871.739666;53742.068726;53975.534884;58363.482245;52336.714821;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;214879;48313;19327;13409;227007;11134;number of replacements 
system.cpu1.dcache.tags.tagsinuse;968.688451;977.442015;849.337528;890.784673;1008.412652;857.041695;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;7638118;3155958;451381;1375302;11341542;160138;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;214879;48313;19327;13409;227007;12158;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;35.546135;65.323164;23.354944;102.565590;49.961199;13.171410;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;2436379692250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;968.688451;977.442015;849.337528;890.784673;1008.412652;857.041695;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.945985;0.954533;0.829431;0.869907;0.984778;0.836955;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.945985;0.954533;0.829431;0.869907;0.984778;0.836955;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;1024;1024;1024;907;637;1024;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::0;109;98;100;;;103;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::1;867;873;870;;;870;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;48;53;53;868;629;49;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;1;1;1;0.885742;0.622070;1;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;17566165;6923305;1143534;2895323;24314051;381411;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;17566165;6923305;1143534;2895323;24314051;381411;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;4700978;2451656;282244;941381;10407139;79263;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;4700978;2451656;282244;941381;10407139;79263;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;2751221;639086;162958;444678;929667;36078;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;2751221;639086;162958;444678;929667;36078;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;78812;16866;2447;1349;3602;1190;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;78812;16866;2447;1349;3602;1190;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;79599;12511;2562;1376;3608;1253;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;79599;12511;2562;1376;3608;1253;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;7452199;3090742;445202;1386059;11336806;115341;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;7452199;3090742;445202;1386059;11336806;115341;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;7452199;3090742;445202;1386059;11336806;115341;number of overall hits 
system.cpu1.dcache.overall_hits::total;7452199;3090742;445202;1386059;11336806;115341;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;391670;83174;35964;28931;292466;15283;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;391670;83174;35964;28931;292466;15283;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;618206;203746;74846;22029;402592;51623;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;618206;203746;74846;22029;402592;51623;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;15291;8564;521;408;1625;216;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;15291;8564;521;408;1625;216;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;11287;9746;126;200;1198;22;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;11287;9746;126;200;1198;22;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;1009876;286920;110810;50960;695058;66906;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;1009876;286920;110810;50960;695058;66906;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;1009876;286920;110810;50960;695058;66906;number of overall misses 
system.cpu1.dcache.overall_misses::total;1009876;286920;110810;50960;695058;66906;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;21452110424;3938297672;2125200779;1567430751;16227846917;886636247;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;21452110424;3938297672;2125200779;1567430751;16227846917;886636247;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;35361835175;12983486362;4813057984;1365152486;30973917249;3380146096;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;35361835175;12983486362;4813057984;1365152486;30973917249;3380146096;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;574020234;98122237;29025498;18520749;47241731;12081250;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;574020234;98122237;29025498;18520749;47241731;12081250;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;70570827;53360577;768983;1116972;7624951;130997;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;70570827;53360577;768983;1116972;7624951;130997;number of StoreCondReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;56813945599;16921784034;6938258763;2932583237;47201764166;4266782343;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;56813945599;16921784034;6938258763;2932583237;47201764166;4266782343;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;56813945599;16921784034;6938258763;2932583237;47201764166;4266782343;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;56813945599;16921784034;6938258763;2932583237;47201764166;4266782343;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;5092648;2534830;318208;970312;10699605;94546;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;5092648;2534830;318208;970312;10699605;94546;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;3369427;842832;237804;466707;1332259;87701;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;3369427;842832;237804;466707;1332259;87701;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;94103;25430;2968;1757;5227;1406;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;94103;25430;2968;1757;5227;1406;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;90886;22257;2688;1576;4806;1275;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;90886;22257;2688;1576;4806;1275;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;8462075;3377662;556012;1437019;12031864;182247;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;8462075;3377662;556012;1437019;12031864;182247;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;8462075;3377662;556012;1437019;12031864;182247;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;8462075;3377662;556012;1437019;12031864;182247;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.076909;0.032812;0.113020;0.029816;0.027334;0.161646;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.076909;0.032812;0.113020;0.029816;0.027334;0.161646;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.183475;0.241740;0.314738;0.047201;0.302187;0.588625;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.183475;0.241740;0.314738;0.047201;0.302187;0.588625;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.162492;0.336768;0.175539;0.232214;0.310886;0.153627;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.162492;0.336768;0.175539;0.232214;0.310886;0.153627;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.124189;0.437885;0.046875;0.126904;0.249272;0.017255;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.124189;0.437885;0.046875;0.126904;0.249272;0.017255;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.119341;0.084946;0.199294;0.035462;0.057768;0.367117;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.119341;0.084946;0.199294;0.035462;0.057768;0.367117;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.119341;0.084946;0.199294;0.035462;0.057768;0.367117;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.119341;0.084946;0.199294;0.035462;0.057768;0.367117;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;54770.879628;47350.105466;59092.447420;54178.243096;55486.268206;58014.542106;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;54770.879628;47350.105466;59092.447420;54178.243096;55486.268206;58014.542106;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;57200.731107;63723.883473;64306.148411;61970.697081;76936.246247;65477.521570;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;57200.731107;63723.883473;64306.148411;61970.697081;76936.246247;65477.521570;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;37539.744556;11457.524171;55711.128599;45393.992647;29071.834462;55931.712963;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;37539.744556;11457.524171;55711.128599;45393.992647;29071.834462;55931.712963;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;6252.398955;5475.125898;6103.039683;5584.860000;6364.733723;5954.409091;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;6252.398955;5475.125898;6103.039683;5584.860000;6364.733723;5954.409091;average StoreCondReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;56258.338250;58977.359661;62614.012842;57546.766817;67910.540079;63772.790826;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;56258.338250;58977.359661;62614.012842;57546.766817;67910.540079;63772.790826;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;56258.338250;58977.359661;62614.012842;57546.766817;67910.540079;63772.790826;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;56258.338250;58977.359661;62614.012842;57546.766817;67910.540079;63772.790826;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;1544167;870231;328872;115715;1386069;198919;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;16229;1022;285;103;3391;0;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;50985;26295;11653;3779;38747;7257;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;152;13;3;1;25;0;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;30.286692;33.094923;28.222089;30.620535;35.772292;27.410638;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;106.769737;78.615385;95;103;135.640000;nan;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;111592;30346;11520;7002;151519;6671;number of writebacks 
system.cpu1.dcache.writebacks::total;111592;30346;11520;7002;151519;6671;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data;228850;45168;26030;17574;204202;10542;number of ReadReq MSHR hits 
system.cpu1.dcache.ReadReq_mshr_hits::total;228850;45168;26030;17574;204202;10542;number of ReadReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data;499836;163113;64549;18127;260738;44898;number of WriteReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::total;499836;163113;64549;18127;260738;44898;number of WriteReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data;2034;690;194;96;296;91;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::total;2034;690;194;96;296;91;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.demand_mshr_hits::cpu1.data;728686;208281;90579;35701;464940;55440;number of demand (read+write) MSHR hits 
system.cpu1.dcache.demand_mshr_hits::total;728686;208281;90579;35701;464940;55440;number of demand (read+write) MSHR hits 
system.cpu1.dcache.overall_mshr_hits::cpu1.data;728686;208281;90579;35701;464940;55440;number of overall MSHR hits 
system.cpu1.dcache.overall_mshr_hits::total;728686;208281;90579;35701;464940;55440;number of overall MSHR hits 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;162820;38006;9934;11357;88264;4741;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;162820;38006;9934;11357;88264;4741;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;118370;40633;10297;3902;141854;6725;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;118370;40633;10297;3902;141854;6725;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;13257;7874;327;312;1329;125;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;13257;7874;327;312;1329;125;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;11284;9674;124;200;1196;22;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;11284;9674;124;200;1196;22;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;281190;78639;20231;15259;230118;11466;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;281190;78639;20231;15259;230118;11466;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;281190;78639;20231;15259;230118;11466;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;281190;78639;20231;15259;230118;11466;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;8372887067;1527480990;598809047;566158292;5218140781;284260503;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;8372887067;1527480990;598809047;566158292;5218140781;284260503;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;5733259167;2060630011;680439371;204823910;10572600986;465630697;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;5733259167;2060630011;680439371;204823910;10572600986;465630697;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;420098012;49102258;15304752;11344250;25558259;6612000;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;420098012;49102258;15304752;11344250;25558259;6612000;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;32991673;22522923;362017;463028;3940049;59003;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;32991673;22522923;362017;463028;3940049;59003;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;14106146234;3588111001;1279248418;770982202;15790741767;749891200;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;14106146234;3588111001;1279248418;770982202;15790741767;749891200;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;14106146234;3588111001;1279248418;770982202;15790741767;749891200;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;14106146234;3588111001;1279248418;770982202;15790741767;749891200;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;23202500;4730000;;;6304500;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;23202500;4730000;;;6304500;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;973657500;211639000;4629000;7242500;35759000;604000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;973657500;211639000;4629000;7242500;35759000;604000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;996860000;216369000;4629000;7242500;42063500;604000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;996860000;216369000;4629000;7242500;42063500;604000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.031972;0.014994;0.031219;0.011704;0.008249;0.050145;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.031972;0.014994;0.031219;0.011704;0.008249;0.050145;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.035131;0.048210;0.043300;0.008361;0.106476;0.076681;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.035131;0.048210;0.043300;0.008361;0.106476;0.076681;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.140878;0.309634;0.110175;0.177575;0.254257;0.088905;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.140878;0.309634;0.110175;0.177575;0.254257;0.088905;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.124156;0.434650;0.046131;0.126904;0.248856;0.017255;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.124156;0.434650;0.046131;0.126904;0.248856;0.017255;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.033229;0.023282;0.036386;0.010619;0.019126;0.062915;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.033229;0.023282;0.036386;0.010619;0.019126;0.062915;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.033229;0.023282;0.036386;0.010619;0.019126;0.062915;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.033229;0.023282;0.036386;0.010619;0.019126;0.062915;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;51424.192771;40190.522286;60278.744413;49851.042705;59119.695244;59957.920903;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;51424.192771;40190.522286;60278.744413;49851.042705;59119.695244;59957.920903;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;48435.069418;50713.213669;66081.321841;52492.032291;74531.567569;69238.765353;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;48435.069418;50713.213669;66081.321841;52492.032291;74531.567569;69238.765353;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;31688.769103;6235.999238;46803.522936;36359.775641;19231.195636;52896;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;31688.769103;6235.999238;46803.522936;36359.775641;19231.195636;52896;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;2923.756912;2328.191338;2919.491935;2315.140000;3294.355351;2681.954545;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;2923.756912;2328.191338;2919.491935;2315.140000;3294.355351;2681.954545;average StoreCondReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;50165.888666;45627.627526;63232.090258;50526.391113;68620.193844;65401.290773;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;50165.888666;45627.627526;63232.090258;50526.391113;68620.193844;65401.290773;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;50165.888666;45627.627526;63232.090258;50526.391113;68620.193844;65401.290773;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;50165.888666;45627.627526;63232.090258;50526.391113;68620.193844;65401.290773;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;;;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;;;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;7880;508;69;67;43;2;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;160572;22751;8193;9472;230387;1358;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;53200;7228;2651;2956;3866;258;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;120;68;67;58;64;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;2461;19;8;8;48;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;750;458;7;13;10;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;83386;8840;3580;3796;5085;292;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;139917;16613;6313;6831;9073;552;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;52895;7228;2650;2953;3864;258;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;120;68;67;58;64;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;2461;19;8;8;48;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;750;458;7;13;10;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;52146;6770;2643;2940;3855;257;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;108372;14543;5375;5972;7841;517;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;2370092202500;13379237500;6017554500;6762407000;44897335000;416190500;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;110220000;56863500;57858000;50219000;51092500;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;978658000;11469000;3904000;5133000;35553500;1021000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;1046266000;279610500;6282500;10321000;9624500;1866000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;84814221000;4889826000;1664564000;1714312500;1904028500;77855500;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;2457041567500;18617006500;7750163000;8542392500;46897634000;496933000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.994267;1;0.999623;0.998985;0.999483;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.625357;0.765837;0.738268;0.774499;0.758112;0.880137;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.774545;0.875399;0.851418;0.874250;0.864212;0.936594;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::2;6;1;1;1;2;1;number of syscalls executed 
system.cpu0.kern.syscall::3;20;1;1;2;3;1;number of syscalls executed 
system.cpu0.kern.syscall::4;7;26;27;23;26;;number of syscalls executed 
system.cpu0.kern.syscall::6;21;1;1;2;1;1;number of syscalls executed 
system.cpu0.kern.syscall::17;9;;4;6;5;;number of syscalls executed 
system.cpu0.kern.syscall::19;10;1;1;1;2;;number of syscalls executed 
system.cpu0.kern.syscall::20;5;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;8;;;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::45;36;;;3;3;;number of syscalls executed 
system.cpu0.kern.syscall::47;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::48;5;1;1;1;;1;number of syscalls executed 
system.cpu0.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::58;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;1;1;1;1;;1;number of syscalls executed 
system.cpu0.kern.syscall::71;34;14;2;6;9;;number of syscalls executed 
system.cpu0.kern.syscall::73;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::74;9;1;1;2;2;;number of syscalls executed 
system.cpu0.kern.syscall::87;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::90;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::92;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::144;2;;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::total;213;48;44;53;58;5;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;1102;498;7;14;18;1;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;2529;1016;132;191;137;69;number of callpals executed 
system.cpu0.kern.callpal::tbi;21;6;6;6;4;5;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;132039;13384;5935;6300;8280;463;number of callpals executed 
system.cpu0.kern.callpal::rdps;5772;162;149;139;184;3;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;3;;1;2;1;;number of callpals executed 
system.cpu0.kern.callpal::rdusp;8;1;1;1;2;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;4547;2684;296;452;671;87;number of callpals executed 
system.cpu0.kern.callpal::callsys;322;1942;85;154;121;19;number of callpals executed 
system.cpu0.kern.callpal::imb;166;2;2;4;3;1;number of callpals executed 
system.cpu0.kern.callpal::total;146523;20134;6809;7478;9622;649;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;6798;3700;428;642;808;157;number of protection mode switches 
system.cpu0.kern.mode_switch::user;927;2141;213;372;587;85;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.136364;0.578649;0.497664;0.577882;0.726485;0.547771;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.240000;0.733094;0.664587;0.732742;0.841577;0.706612;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;2453827216000;16994178500;7020107000;7079931500;7198564000;334234500;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;2909711500;1743490000;430899000;1945588000;39699070000;128073000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;2530;1016;132;191;137;69;number of times the context was actually changed 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;3908;524;13;20;58;1;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;132385;19247;3169;2323;224303;1215;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;43592;5729;687;557;1382;248;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;2459;19;8;8;48;1;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;1102;498;7;14;18;1;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;65577;6475;771;661;1833;253;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;112730;12721;1473;1240;3281;503;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;42344;5726;685;557;1381;246;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;2459;19;8;8;48;1;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;1102;498;7;14;18;1;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;41245;5230;678;543;1363;245;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;87150;11473;1378;1122;2810;493;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;2376429884000;14828373000;7261525000;7515469500;46222245500;1568657000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;979809500;11840000;4634000;4476000;35977000;580500;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;1044890000;307899000;5154500;11212500;18408500;414000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;79025235000;3593845000;173143000;189308000;628654000;43141000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;2457479818500;18741957000;7444456500;7720466000;46905285000;1612792500;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.971371;0.999476;0.997089;1;0.999276;0.991935;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.628955;0.807722;0.879377;0.821483;0.743590;0.968379;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.773086;0.901895;0.935506;0.904839;0.856446;0.980119;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;2;1;1;1;;;number of syscalls executed 
system.cpu1.kern.syscall::3;13;2;2;1;;1;number of syscalls executed 
system.cpu1.kern.syscall::6;24;2;2;1;2;1;number of syscalls executed 
system.cpu1.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::17;9;5;1;;;1;number of syscalls executed 
system.cpu1.kern.syscall::19;1;1;1;1;;;number of syscalls executed 
system.cpu1.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::23;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;4;1;1;;;1;number of syscalls executed 
system.cpu1.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;26;3;3;;;3;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;5;1;1;1;2;;number of syscalls executed 
system.cpu1.kern.syscall::54;6;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::59;6;1;1;1;2;;number of syscalls executed 
system.cpu1.kern.syscall::71;29;4;4;;1;4;number of syscalls executed 
system.cpu1.kern.syscall::73;1;;;;2;;number of syscalls executed 
system.cpu1.kern.syscall::74;9;1;1;;1;1;number of syscalls executed 
system.cpu1.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::132;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::147;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;156;27;20;8;11;12;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;750;458;7;13;10;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;3816;1129;130;94;149;53;number of callpals executed 
system.cpu1.kern.callpal::tbi;45;8;7;6;9;1;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;103318;9499;1219;1016;2715;400;number of callpals executed 
system.cpu1.kern.callpal::rdps;5073;87;18;19;147;4;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;5;2;1;;1;1;number of callpals executed 
system.cpu1.kern.callpal::rdusp;2;1;1;1;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;5853;2705;239;202;500;101;number of callpals executed 
system.cpu1.kern.callpal::callsys;242;1917;71;111;50;15;number of callpals executed 
system.cpu1.kern.callpal::imb;73;5;4;1;3;3;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;238;6;6;17;;number of callpals executed 
system.cpu1.kern.callpal::total;119192;16050;1703;1469;3601;579;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;3887;2845;350;264;608;151;number of protection mode switches 
system.cpu1.kern.mode_switch::user;1052;2188;223;182;475;97;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;4552;989;19;33;41;2;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.535374;0.940598;0.654286;0.738636;0.809211;0.642384;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.226054;0.493428;0.315789;0.393939;0.414634;0;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.438521;0.888741;0.773649;0.814196;0.875445;0.776000;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;35750774500;5589030000;909253500;512877500;2420873000;458727500;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;2086755000;1841131000;505950000;1336851500;39198880000;176145000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;2419642281000;11311796000;6029253000;5799738000;5281464000;1052987000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;3817;1129;130;94;149;53;number of times the context was actually changed 
