arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
shorted_flyover_wires.xml	raygentop.v	common	11.46	vpr	85.09 MiB		-1	-1	2.03	42452	3	0.51	-1	-1	37000	-1	-1	127	236	1	6	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	87132	236	305	3199	3011	1	1523	675	19	19	361	io clb	auto	45.9 MiB	1.81	27296	13779	258108	83434	152259	22415	85.1 MiB	0.97	0.01	7.04327	4.6633	-2876.07	-4.6633	4.6633	0.21	0.00369266	0.0033896	0.35934	0.327445	-1	-1	-1	-1	66	28610	42	1.65001e+07	9.76854e+06	1.15238e+06	3192.19	3.53	1.25456	1.14436	36241	234685	-1	23562	17	7064	18761	2090675	558075	5.13544	5.13544	-3151.56	-5.13544	0	0	1.43513e+06	3975.42	0.04	0.44	0.14	-1	-1	0.04	0.201995	0.190283	
buffered_flyover_wires.xml	raygentop.v	common	11.12	vpr	85.59 MiB		-1	-1	2.02	42076	3	0.51	-1	-1	37000	-1	-1	127	236	1	6	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	87648	236	305	3199	3011	1	1523	675	19	19	361	io clb	auto	46.3 MiB	1.81	27785	13427	264026	91487	153189	19350	85.6 MiB	1.03	0.01	6.32496	5.30188	-3110.04	-5.30188	5.30188	0.22	0.00395257	0.00354299	0.383991	0.348239	-1	-1	-1	-1	68	25731	48	1.65001e+07	9.76854e+06	1.22105e+06	3382.40	3.17	1.46185	1.33293	36601	236909	-1	21906	18	6197	16350	1514118	406281	5.17215	5.17215	-3213.24	-5.17215	0	0	1.52022e+06	4211.15	0.04	0.38	0.15	-1	-1	0.04	0.206095	0.194201	
