; ModuleID = '<stdin>'
source_filename = "<stdin>"
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.8.0"

define i32 @test(double* nocapture %A, i8* nocapture %B) #0 {
entry:
  %0 = bitcast i8* %B to <2 x i8>*
  %1 = load <2 x i8>, <2 x i8>* %0, align 1
  %2 = add <2 x i8> <i8 3, i8 3>, %1
  %3 = extractelement <2 x i8> %2, i32 0
  %4 = insertelement <2 x i8> undef, i8 %3, i32 0
  %5 = extractelement <2 x i8> %2, i32 1
  %6 = insertelement <2 x i8> %4, i8 %5, i32 1
  %7 = sitofp <2 x i8> %6 to <2 x double>
  %8 = fmul <2 x double> %7, %7
  %9 = fadd <2 x double> <double 1.000000e+00, double 1.000000e+00>, %8
  %10 = fmul <2 x double> %9, %9
  %11 = fadd <2 x double> <double 1.000000e+00, double 1.000000e+00>, %10
  %12 = fmul <2 x double> %11, %11
  %13 = fadd <2 x double> <double 1.000000e+00, double 1.000000e+00>, %12
  %14 = fmul <2 x double> %13, %13
  %15 = fadd <2 x double> <double 1.000000e+00, double 1.000000e+00>, %14
  %16 = fmul <2 x double> %15, %15
  %17 = fadd <2 x double> <double 1.000000e+00, double 1.000000e+00>, %16
  %18 = bitcast double* %A to <2 x double>*
  store <2 x double> %17, <2 x double>* %18, align 8
  ret i32 undef
}

attributes #0 = { "target-cpu"="corei7-avx" }
