[2025-09-17 00:12:32] START suite=qualcomm_srv trace=srv297_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv297_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2580501 heartbeat IPC: 3.875 cumulative IPC: 3.875 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5440454 heartbeat IPC: 3.497 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5440454 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5440454 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9423063 heartbeat IPC: 2.511 cumulative IPC: 2.511 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 13589349 heartbeat IPC: 2.4 cumulative IPC: 2.454 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 17550870 heartbeat IPC: 2.524 cumulative IPC: 2.477 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 21519230 heartbeat IPC: 2.52 cumulative IPC: 2.488 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 25488559 heartbeat IPC: 2.519 cumulative IPC: 2.494 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 29472893 heartbeat IPC: 2.51 cumulative IPC: 2.497 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 33460170 heartbeat IPC: 2.508 cumulative IPC: 2.498 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 37439502 heartbeat IPC: 2.513 cumulative IPC: 2.5 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 41422003 heartbeat IPC: 2.511 cumulative IPC: 2.501 (Simulation time: 00 hr 07 min 55 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 39966874 cumulative IPC: 2.502 (Simulation time: 00 hr 08 min 37 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 39966874 cumulative IPC: 2.502 (Simulation time: 00 hr 08 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv297_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.502 instructions: 100000002 cycles: 39966874
CPU 0 Branch Prediction Accuracy: 97.2% MPKI: 4.352 Average ROB Occupancy at Mispredict: 54.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00046
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.183
BRANCH_DIRECT_CALL: 0.00125
BRANCH_INDIRECT_CALL: 0.00286
BRANCH_RETURN: 0.1646


====Backend Stall Breakdown====
ROB_STALL: 61228
LQ_STALL: 0
SQ_STALL: 976457


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 215.58441
REPLAY_LOAD: 81.625
NON_REPLAY_LOAD: 50.33287

== Total ==
ADDR_TRANS: 16600
REPLAY_LOAD: 8489
NON_REPLAY_LOAD: 36139

== Counts ==
ADDR_TRANS: 77
REPLAY_LOAD: 104
NON_REPLAY_LOAD: 718

cpu0->cpu0_STLB TOTAL        ACCESS:     841532 HIT:     841281 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     841532 HIT:     841281 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 468.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1484690 HIT:    1481247 MISS:       3443 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1482471 HIT:    1479650 MISS:       2821 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        363 HIT:        156 MISS:        207 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       1432 HIT:       1429 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        424 HIT:         12 MISS:        412 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16143224 HIT:   14032024 MISS:    2111200 MSHR_MERGE:     631699
cpu0->cpu0_L1I LOAD         ACCESS:   16143224 HIT:   14032024 MISS:    2111200 MSHR_MERGE:     631699
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28662349 HIT:   28656959 MISS:       5390 MSHR_MERGE:       1631
cpu0->cpu0_L1D LOAD         ACCESS:   12881453 HIT:   12877443 MISS:       4010 MSHR_MERGE:       1038
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   15780363 HIT:   15779411 MISS:        952 MSHR_MERGE:        589
cpu0->cpu0_L1D TRANSLATION  ACCESS:        533 HIT:        105 MISS:        428 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13300068 HIT:   12379729 MISS:     920339 MSHR_MERGE:     545403
cpu0->cpu0_ITLB LOAD         ACCESS:   13300068 HIT:   12379729 MISS:     920339 MSHR_MERGE:     545403
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.038 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26238788 HIT:   25377619 MISS:     861169 MSHR_MERGE:     394573
cpu0->cpu0_DTLB LOAD         ACCESS:   26238788 HIT:   25377619 MISS:     861169 MSHR_MERGE:     394573
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.238 cycles
cpu0->LLC TOTAL        ACCESS:       5058 HIT:       2002 MISS:       3056 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2821 HIT:        355 MISS:       2466 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        207 HIT:         23 MISS:        184 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1618 HIT:       1615 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        412 HIT:          9 MISS:        403 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         54
  ROW_BUFFER_MISS:       2999
  AVG DBUS CONGESTED CYCLE: 7.424
Channel 0 WQ ROW_BUFFER_HIT:        561
  ROW_BUFFER_MISS:       1510
  FULL:          0
Channel 0 REFRESHES ISSUED:       3330

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       722004          423           77          320
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16           14           10          123
  STLB miss resolved @ L2C                0            0            2            3           10
  STLB miss resolved @ LLC                0            0            0            1           12
  STLB miss resolved @ MEM                0           26           26           18          313

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             705485        17059       158247           40           65
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            6
  STLB miss resolved @ L2C                0            0            2            0            0
  STLB miss resolved @ LLC                0            0            1            0            3
  STLB miss resolved @ MEM                0            0           14            1           41
[2025-09-17 00:21:10] END   suite=qualcomm_srv trace=srv297_ap (rc=0)
