// Seed: 1135796299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  assign module_1.id_4 = 0;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(id_2 * 1 or posedge 1);
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_4 = 32'd98
) (
    input tri id_0,
    output supply0 _id_1,
    output wand id_2,
    input wire id_3,
    output wire _id_4
);
  assign id_2#(-1'b0, 1, -1, -1, -1, 1, 1) = id_3;
  logic [{  1  {  id_1  }  } : id_4] id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
