Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\ece385\lab6\lab61_soc.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\ece385\lab6\lab61_soc --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6/lab61_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding key0 [altera_avalon_pio 18.1]
Progress: Parameterizing module key0
Progress: Adding key1 [altera_avalon_pio 18.1]
Progress: Parameterizing module key1
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab61_soc.key0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.key1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab61_soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab61_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\ece385\lab6\lab61_soc.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\ece385\lab6\lab61_soc\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading lab6/lab61_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding key0 [altera_avalon_pio 18.1]
Progress: Parameterizing module key0
Progress: Adding key1 [altera_avalon_pio 18.1]
Progress: Parameterizing module key1
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab61_soc.key0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.key1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab61_soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab61_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab61_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab61_soc: Generating lab61_soc "lab61_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: key0: Starting RTL generation for module 'lab61_soc_key0'
Info: key0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab61_soc_key0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0271_key0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0271_key0_gen//lab61_soc_key0_component_configuration.pl  --do_build_sim=0  ]
Info: key0: Done RTL generation for module 'lab61_soc_key0'
Info: key0: "lab61_soc" instantiated altera_avalon_pio "key0"
Info: led: Starting RTL generation for module 'lab61_soc_led'
Info: led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab61_soc_led --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0272_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0272_led_gen//lab61_soc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'lab61_soc_led'
Info: led: "lab61_soc" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "lab61_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab61_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab61_soc_onchip_memory2_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0273_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0273_onchip_memory2_0_gen//lab61_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab61_soc_onchip_memory2_0'
Info: onchip_memory2_0: "lab61_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'lab61_soc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab61_soc_sdram --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0274_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0274_sdram_gen//lab61_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab61_soc_sdram'
Info: sdram: "lab61_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "lab61_soc" instantiated altpll "sdram_pll"
Info: sw: Starting RTL generation for module 'lab61_soc_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab61_soc_sw --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0277_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0277_sw_gen//lab61_soc_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'lab61_soc_sw'
Info: sw: "lab61_soc" instantiated altera_avalon_pio "sw"
Info: sysid_qsys_0: "lab61_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab61_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab61_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab61_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab61_soc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab61_soc_nios2_gen2_0_cpu --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0281_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9278_9147281666147466907.dir/0281_cpu_gen//lab61_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.13 16:30:25 (*) Starting Nios II generation
Info: cpu: # 2022.10.13 16:30:25 (*)   Checking for plaintext license.
Info: cpu: # 2022.10.13 16:30:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.10.13 16:30:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.10.13 16:30:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.10.13 16:30:25 (*)   Plaintext license not found.
Info: cpu: # 2022.10.13 16:30:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.10.13 16:30:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.13 16:30:25 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.13 16:30:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.13 16:30:26 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.13 16:30:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab61_soc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: lab61_soc: Done "lab61_soc" with 32 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
