// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_cnn_xcel_HH_
#define _dut_cnn_xcel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_perform_conv_1.h"
#include "dut_perform_conv.h"
#include "dut_sitofp_32s_32_6.h"
#include "dut_cnn_xcel_mem_conv1_0_V.h"
#include "dut_cnn_xcel_mem_conv1_2_V.h"
#include "dut_cnn_xcel_mem_conv2_0_V.h"

namespace ap_rtl {

struct dut_cnn_xcel : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<49> > input_V;
    sc_out< sc_lv<10> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<32> > output_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dut_cnn_xcel(sc_module_name name);
    SC_HAS_PROCESS(dut_cnn_xcel);

    ~dut_cnn_xcel();

    sc_trace_file* mVcdFile;

    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_0_V_U;
    dut_cnn_xcel_mem_conv1_0_V* mem_conv1_1_V_U;
    dut_cnn_xcel_mem_conv1_2_V* mem_conv1_2_V_U;
    dut_cnn_xcel_mem_conv2_0_V* mem_conv2_0_V_U;
    dut_cnn_xcel_mem_conv2_0_V* mem_conv2_1_V_U;
    dut_cnn_xcel_mem_conv2_0_V* mem_conv2_2_V_U;
    dut_cnn_xcel_mem_conv2_0_V* mem_conv2_3_V_U;
    dut_cnn_xcel_mem_conv2_0_V* mem_conv2_4_V_U;
    dut_perform_conv_1* grp_dut_perform_conv_1_fu_257;
    dut_perform_conv* grp_dut_perform_conv_fu_273;
    dut_sitofp_32s_32_6<1,6,32,32>* dut_sitofp_32s_32_6_U94;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_31;
    sc_signal< sc_lv<6> > i_fu_302_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_56;
    sc_signal< sc_lv<13> > next_mul_fu_334_p2;
    sc_signal< sc_lv<1> > exitcond5_fu_296_p2;
    sc_signal< sc_lv<6> > idx_urem_fu_369_p3;
    sc_signal< sc_lv<10> > i_3_fu_383_p2;
    sc_signal< sc_lv<10> > i_3_reg_545;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_73;
    sc_signal< sc_lv<10> > idx_urem8_fu_401_p3;
    sc_signal< sc_lv<10> > idx_urem8_reg_550;
    sc_signal< sc_lv<1> > exitcond_fu_377_p2;
    sc_signal< sc_lv<20> > next_mul5_fu_413_p2;
    sc_signal< sc_lv<20> > next_mul5_reg_555;
    sc_signal< sc_lv<1> > sel_tmp_fu_436_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_575;
    sc_signal< sc_lv<1> > sel_tmp2_fu_442_p2;
    sc_signal< sc_lv<1> > sel_tmp2_reg_580;
    sc_signal< sc_lv<14> > mem_conv1_V_load_phi_fu_455_p3;
    sc_signal< sc_lv<14> > mem_conv1_V_load_phi_reg_585;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_99;
    sc_signal< sc_lv<1> > tmp_17_fu_462_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_590;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_110;
    sc_signal< sc_lv<32> > p_Result_s_fu_492_p5;
    sc_signal< sc_lv<32> > p_Result_s_reg_600;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_lv<9> > mem_conv1_0_V_address0;
    sc_signal< sc_logic > mem_conv1_0_V_ce0;
    sc_signal< sc_logic > mem_conv1_0_V_we0;
    sc_signal< sc_lv<14> > mem_conv1_0_V_d0;
    sc_signal< sc_lv<14> > mem_conv1_0_V_q0;
    sc_signal< sc_logic > mem_conv1_0_V_ce1;
    sc_signal< sc_lv<14> > mem_conv1_0_V_q1;
    sc_signal< sc_lv<9> > mem_conv1_1_V_address0;
    sc_signal< sc_logic > mem_conv1_1_V_ce0;
    sc_signal< sc_logic > mem_conv1_1_V_we0;
    sc_signal< sc_lv<14> > mem_conv1_1_V_d0;
    sc_signal< sc_lv<14> > mem_conv1_1_V_q0;
    sc_signal< sc_logic > mem_conv1_1_V_ce1;
    sc_signal< sc_lv<14> > mem_conv1_1_V_q1;
    sc_signal< sc_lv<9> > mem_conv1_2_V_address0;
    sc_signal< sc_logic > mem_conv1_2_V_ce0;
    sc_signal< sc_logic > mem_conv1_2_V_we0;
    sc_signal< sc_lv<14> > mem_conv1_2_V_d0;
    sc_signal< sc_lv<14> > mem_conv1_2_V_q0;
    sc_signal< sc_logic > mem_conv1_2_V_ce1;
    sc_signal< sc_lv<14> > mem_conv1_2_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_0_V_address0;
    sc_signal< sc_logic > mem_conv2_0_V_ce0;
    sc_signal< sc_lv<14> > mem_conv2_0_V_q0;
    sc_signal< sc_logic > mem_conv2_0_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_0_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_1_V_address0;
    sc_signal< sc_logic > mem_conv2_1_V_ce0;
    sc_signal< sc_lv<14> > mem_conv2_1_V_q0;
    sc_signal< sc_logic > mem_conv2_1_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_1_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_2_V_address0;
    sc_signal< sc_logic > mem_conv2_2_V_ce0;
    sc_signal< sc_lv<14> > mem_conv2_2_V_q0;
    sc_signal< sc_logic > mem_conv2_2_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_2_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_3_V_address0;
    sc_signal< sc_logic > mem_conv2_3_V_ce0;
    sc_signal< sc_lv<14> > mem_conv2_3_V_q0;
    sc_signal< sc_logic > mem_conv2_3_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_3_V_q1;
    sc_signal< sc_lv<8> > mem_conv2_4_V_address0;
    sc_signal< sc_logic > mem_conv2_4_V_ce0;
    sc_signal< sc_lv<14> > mem_conv2_4_V_q0;
    sc_signal< sc_logic > mem_conv2_4_V_ce1;
    sc_signal< sc_lv<14> > mem_conv2_4_V_q1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_ap_start;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_ap_done;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_ap_idle;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_ap_ready;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V1_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V1_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V1_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V1_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V2_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V2_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V2_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V2_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V3_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V3_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V3_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V3_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V4_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V4_ce0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_1_fu_257_input_V4_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_input_V4_ce1;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_1_fu_257_output_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_1_fu_257_output_V_d0;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_1_fu_257_output_V5_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V5_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V5_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_1_fu_257_output_V5_d0;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_1_fu_257_output_V6_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V6_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_1_fu_257_output_V6_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_1_fu_257_output_V6_d0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_ap_start;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_ap_done;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_ap_idle;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_ap_ready;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_0_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_0_V_ce0;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_0_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_0_V_ce1;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_1_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_1_V_ce0;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_1_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_1_V_ce1;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_2_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_2_V_ce0;
    sc_signal< sc_lv<9> > grp_dut_perform_conv_fu_273_input_2_V_address1;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_input_2_V_ce1;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_273_output_0_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_0_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_0_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_fu_273_output_0_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_273_output_1_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_1_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_1_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_fu_273_output_1_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_273_output_2_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_2_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_2_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_fu_273_output_2_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_273_output_3_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_3_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_3_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_fu_273_output_3_V_d0;
    sc_signal< sc_lv<8> > grp_dut_perform_conv_fu_273_output_4_V_address0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_4_V_ce0;
    sc_signal< sc_logic > grp_dut_perform_conv_fu_273_output_4_V_we0;
    sc_signal< sc_lv<14> > grp_dut_perform_conv_fu_273_output_4_V_d0;
    sc_signal< sc_lv<6> > bvh_d_index_reg_190;
    sc_signal< sc_lv<13> > phi_mul_reg_201;
    sc_signal< sc_lv<6> > phi_urem_reg_212;
    sc_signal< sc_lv<10> > i2_reg_223;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_339;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_349;
    sc_signal< sc_lv<20> > phi_mul4_reg_235;
    sc_signal< sc_lv<10> > phi_urem6_reg_246;
    sc_signal< sc_logic > ap_reg_grp_dut_perform_conv_1_fu_257_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_363;
    sc_signal< sc_logic > ap_reg_grp_dut_perform_conv_fu_273_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_397;
    sc_signal< sc_lv<64> > newIndex_fu_350_p1;
    sc_signal< sc_lv<64> > newIndex3_fu_429_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_504_p1;
    sc_signal< sc_lv<3> > tmp_70_fu_330_p1;
    sc_signal< sc_lv<14> > tmp_22_cast_fu_323_p1;
    sc_signal< sc_lv<32> > grp_fu_289_p0;
    sc_signal< sc_lv<32> > index_assign_cast6_fu_292_p1;
    sc_signal< sc_lv<1> > tmp_fu_308_p3;
    sc_signal< sc_lv<13> > tmp_s_fu_315_p3;
    sc_signal< sc_lv<5> > tmp_71_fu_340_p4;
    sc_signal< sc_lv<6> > next_urem_fu_357_p2;
    sc_signal< sc_lv<1> > tmp_75_fu_363_p2;
    sc_signal< sc_lv<10> > next_urem7_fu_389_p2;
    sc_signal< sc_lv<1> > tmp_72_fu_395_p2;
    sc_signal< sc_lv<8> > tmp_74_fu_419_p4;
    sc_signal< sc_lv<3> > tmp_73_fu_409_p1;
    sc_signal< sc_lv<14> > sel_tmp1_fu_448_p3;
    sc_signal< sc_lv<32> > grp_fu_289_p1;
    sc_signal< sc_lv<32> > res_V_1_fu_472_p1;
    sc_signal< sc_lv<8> > exp_V_fu_476_p4;
    sc_signal< sc_lv<8> > exp_V_2_fu_486_p2;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_st1_fsm_0;
    static const sc_lv<14> ap_ST_st2_fsm_1;
    static const sc_lv<14> ap_ST_st3_fsm_2;
    static const sc_lv<14> ap_ST_st4_fsm_3;
    static const sc_lv<14> ap_ST_st5_fsm_4;
    static const sc_lv<14> ap_ST_st6_fsm_5;
    static const sc_lv<14> ap_ST_st7_fsm_6;
    static const sc_lv<14> ap_ST_st8_fsm_7;
    static const sc_lv<14> ap_ST_st9_fsm_8;
    static const sc_lv<14> ap_ST_st10_fsm_9;
    static const sc_lv<14> ap_ST_st11_fsm_10;
    static const sc_lv<14> ap_ST_st12_fsm_11;
    static const sc_lv<14> ap_ST_st13_fsm_12;
    static const sc_lv<14> ap_ST_st14_fsm_13;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<13> ap_const_lv13_56;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<20> ap_const_lv20_556;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_F4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_110();
    void thread_ap_sig_121();
    void thread_ap_sig_31();
    void thread_ap_sig_339();
    void thread_ap_sig_349();
    void thread_ap_sig_363();
    void thread_ap_sig_397();
    void thread_ap_sig_56();
    void thread_ap_sig_73();
    void thread_ap_sig_99();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_exitcond5_fu_296_p2();
    void thread_exitcond_fu_377_p2();
    void thread_exp_V_2_fu_486_p2();
    void thread_exp_V_fu_476_p4();
    void thread_grp_dut_perform_conv_1_fu_257_ap_start();
    void thread_grp_dut_perform_conv_fu_273_ap_start();
    void thread_grp_fu_289_p0();
    void thread_i_3_fu_383_p2();
    void thread_i_fu_302_p2();
    void thread_idx_urem8_fu_401_p3();
    void thread_idx_urem_fu_369_p3();
    void thread_index_assign_cast6_fu_292_p1();
    void thread_mem_conv1_0_V_address0();
    void thread_mem_conv1_0_V_ce0();
    void thread_mem_conv1_0_V_ce1();
    void thread_mem_conv1_0_V_d0();
    void thread_mem_conv1_0_V_we0();
    void thread_mem_conv1_1_V_address0();
    void thread_mem_conv1_1_V_ce0();
    void thread_mem_conv1_1_V_ce1();
    void thread_mem_conv1_1_V_d0();
    void thread_mem_conv1_1_V_we0();
    void thread_mem_conv1_2_V_address0();
    void thread_mem_conv1_2_V_ce0();
    void thread_mem_conv1_2_V_ce1();
    void thread_mem_conv1_2_V_d0();
    void thread_mem_conv1_2_V_we0();
    void thread_mem_conv1_V_load_phi_fu_455_p3();
    void thread_mem_conv2_0_V_address0();
    void thread_mem_conv2_0_V_ce0();
    void thread_mem_conv2_0_V_ce1();
    void thread_mem_conv2_1_V_address0();
    void thread_mem_conv2_1_V_ce0();
    void thread_mem_conv2_1_V_ce1();
    void thread_mem_conv2_2_V_address0();
    void thread_mem_conv2_2_V_ce0();
    void thread_mem_conv2_2_V_ce1();
    void thread_mem_conv2_3_V_address0();
    void thread_mem_conv2_3_V_ce0();
    void thread_mem_conv2_3_V_ce1();
    void thread_mem_conv2_4_V_address0();
    void thread_mem_conv2_4_V_ce0();
    void thread_mem_conv2_4_V_ce1();
    void thread_newIndex3_fu_429_p1();
    void thread_newIndex_fu_350_p1();
    void thread_next_mul5_fu_413_p2();
    void thread_next_mul_fu_334_p2();
    void thread_next_urem7_fu_389_p2();
    void thread_next_urem_fu_357_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_Result_s_fu_492_p5();
    void thread_res_V_1_fu_472_p1();
    void thread_sel_tmp1_fu_448_p3();
    void thread_sel_tmp2_fu_442_p2();
    void thread_sel_tmp_fu_436_p2();
    void thread_tmp_16_fu_504_p1();
    void thread_tmp_17_fu_462_p2();
    void thread_tmp_22_cast_fu_323_p1();
    void thread_tmp_70_fu_330_p1();
    void thread_tmp_71_fu_340_p4();
    void thread_tmp_72_fu_395_p2();
    void thread_tmp_73_fu_409_p1();
    void thread_tmp_74_fu_419_p4();
    void thread_tmp_75_fu_363_p2();
    void thread_tmp_fu_308_p3();
    void thread_tmp_s_fu_315_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
