<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › include › asm › tile-desc_64.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tile-desc_64.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* TILE-Gx opcode information.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef opcode_tile_h</span>
<span class="cp">#define opcode_tile_h</span>

<span class="cp">#include &lt;arch/opcode.h&gt;</span>


<span class="k">enum</span>
<span class="p">{</span>
  <span class="n">TILEGX_MAX_OPERANDS</span> <span class="o">=</span> <span class="mi">4</span> <span class="cm">/* bfexts */</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">enum</span>
<span class="p">{</span>
  <span class="n">TILEGX_OPC_BPT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_INFO</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_INFOL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MOVE</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MOVEI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MOVELI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L1_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L2_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L3</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_ADD_L3_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L1_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L2_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L3</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PREFETCH_L3_FAULT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_RAISE</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDXI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDXLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ADDXSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_AND</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ANDI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BEQZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BEQZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BFEXTS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BFEXTU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BFINS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BGEZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BGEZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BGTZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BGTZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLBC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLBCT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLBS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLBST</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLEZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLEZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLTZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BLTZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BNEZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_BNEZT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CLZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMOVEQZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMOVNEZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPEQ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPEQI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPEXCH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPEXCH4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLES</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLEU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLTS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLTSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLTU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPLTUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMPNE</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMUL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULAF</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULF</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULFR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CMULHR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CRC32_32</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CRC32_8</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_CTZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DBLALIGN</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DBLALIGN2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DBLALIGN4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DBLALIGN6</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DRAIN</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_DTLBPR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_EXCH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_EXCH4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_ADD_FLAGS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_ADDSUB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_MUL_FLAGS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_PACK1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_PACK2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_SUB_FLAGS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_UNPACK_MAX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FDOUBLE_UNPACK_MIN</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHADD4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHADDGEZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHADDGEZ4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHAND</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHAND4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHOR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FETCHOR4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FINV</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FLUSH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FLUSHWB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FNOP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_ADD1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_ADDSUB2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_MUL1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_MUL2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_PACK1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_PACK2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_FSINGLE_SUB1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ICOH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ILL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_INV</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_IRET</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_J</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_JAL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_JALR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_JALRP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_JR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_JRP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD1S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD1S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD1U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD1U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD2S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD2S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD2U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD2U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD4S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD4S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD4U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD4U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LD_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNA_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT1S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT1S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT1U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT1U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT2S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT2S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT2U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT2U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT4S</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT4S_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT4U</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT4U_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LDNT_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_LNK</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MF</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MFSPR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MM</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MNZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MTSPR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HS_HS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HS_HU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HS_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HS_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HU_HU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HU_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_HU_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_LS_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_LS_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MUL_LU_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HS_HS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HS_HU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HS_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HS_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HU_HU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HU_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_HU_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_LS_LS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_LS_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULA_LU_LU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULAX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MULX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_MZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_NAP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_NOP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_NOR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_OR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ORI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_PCNT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_REVBITS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_REVBYTES</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ROTL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ROTLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL16INSLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL1ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL1ADDX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL2ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL2ADDX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL3ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHL3ADDX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHLX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHLXI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRUX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHRUXI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SHUFFLEBYTES</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST1_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST2_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST4_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_ST_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT1_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT2_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT4</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT4_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_STNT_ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SUB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SUBX</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SUBXSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SWINT0</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SWINT1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SWINT2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_SWINT3</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_TBLIDXB0</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_TBLIDXB1</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_TBLIDXB2</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_TBLIDXB3</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1ADDI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1ADDUC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1ADIFFU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1AVGU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPEQ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPEQI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLES</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLEU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLTS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLTSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLTU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPLTUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1CMPNE</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DDOTPU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DDOTPUA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DDOTPUS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DDOTPUSA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTPA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTPU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTPUA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTPUS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1DOTPUSA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1INT_H</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1INT_L</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MAXU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MAXUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MINU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MINUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MNZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MULTU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MULU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MULUS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1MZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SADAU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SADU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHRS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHRSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHRU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SHRUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SUB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V1SUBUC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2ADDI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2ADDSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2ADIFFS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2AVGS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPEQ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPEQI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLES</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLEU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLTS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLTSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLTU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPLTUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2CMPNE</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2DOTP</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2DOTPA</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2INT_H</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2INT_L</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MAXS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MAXSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MINS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MINSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MNZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MULFSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MULS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MULTS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2MZ</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2PACKH</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2PACKL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2PACKUC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SADAS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SADAU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SADS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SADU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHLI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHLSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHRS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHRSI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHRU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SHRUI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SUB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V2SUBSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4ADD</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4ADDSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4INT_H</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4INT_L</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4PACKSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SHL</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SHLSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SHRS</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SHRU</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SUB</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_V4SUBSC</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_WH64</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_XOR</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_XORI</span><span class="p">,</span>
  <span class="n">TILEGX_OPC_NONE</span>
<span class="p">}</span> <span class="n">tilegx_mnemonic</span><span class="p">;</span>



<span class="k">typedef</span> <span class="k">enum</span>
<span class="p">{</span>
  <span class="n">TILEGX_PIPELINE_X0</span><span class="p">,</span>
  <span class="n">TILEGX_PIPELINE_X1</span><span class="p">,</span>
  <span class="n">TILEGX_PIPELINE_Y0</span><span class="p">,</span>
  <span class="n">TILEGX_PIPELINE_Y1</span><span class="p">,</span>
  <span class="n">TILEGX_PIPELINE_Y2</span><span class="p">,</span>
<span class="p">}</span> <span class="n">tilegx_pipeline</span><span class="p">;</span>

<span class="cp">#define tilegx_is_x_pipeline(p) ((int)(p) &lt;= (int)TILEGX_PIPELINE_X1)</span>

<span class="k">typedef</span> <span class="k">enum</span>
<span class="p">{</span>
  <span class="n">TILEGX_OP_TYPE_REGISTER</span><span class="p">,</span>
  <span class="n">TILEGX_OP_TYPE_IMMEDIATE</span><span class="p">,</span>
  <span class="n">TILEGX_OP_TYPE_ADDRESS</span><span class="p">,</span>
  <span class="n">TILEGX_OP_TYPE_SPR</span>
<span class="p">}</span> <span class="n">tilegx_operand_type</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">tilegx_operand</span>
<span class="p">{</span>
  <span class="cm">/* Is this operand a register, immediate or address? */</span>
  <span class="n">tilegx_operand_type</span> <span class="n">type</span><span class="p">;</span>

  <span class="cm">/* The default relocation type for this operand.  */</span>
  <span class="kt">signed</span> <span class="kt">int</span> <span class="n">default_reloc</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>

  <span class="cm">/* How many bits is this value? (used for range checking) */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num_bits</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>

  <span class="cm">/* Is the value signed? (used for range checking) */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_signed</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

  <span class="cm">/* Is this operand a source register? */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_src_reg</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

  <span class="cm">/* Is this operand written? (i.e. is it a destination register) */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_dest_reg</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

  <span class="cm">/* Is this operand PC-relative? */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_pc_relative</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

  <span class="cm">/* By how many bits do we right shift the value before inserting? */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rightshift</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>

  <span class="cm">/* Return the bits for this operand to be ORed into an existing bundle. */</span>
  <span class="n">tilegx_bundle_bits</span> <span class="p">(</span><span class="o">*</span><span class="n">insert</span><span class="p">)</span> <span class="p">(</span><span class="kt">int</span> <span class="n">op</span><span class="p">);</span>

  <span class="cm">/* Extract this operand and return it. */</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">extract</span><span class="p">)</span> <span class="p">(</span><span class="n">tilegx_bundle_bits</span> <span class="n">bundle</span><span class="p">);</span>
<span class="p">};</span>


<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tilegx_operand</span> <span class="n">tilegx_operands</span><span class="p">[];</span>

<span class="cm">/* One finite-state machine per pipe for rapid instruction decoding. */</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span> <span class="k">const</span>
<span class="n">tilegx_bundle_decoder_fsms</span><span class="p">[</span><span class="n">TILEGX_NUM_PIPELINE_ENCODINGS</span><span class="p">];</span>


<span class="k">struct</span> <span class="n">tilegx_opcode</span>
<span class="p">{</span>
  <span class="cm">/* The opcode mnemonic, e.g. &quot;add&quot; */</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>

  <span class="cm">/* The enum value for this mnemonic. */</span>
  <span class="n">tilegx_mnemonic</span> <span class="n">mnemonic</span><span class="p">;</span>

  <span class="cm">/* A bit mask of which of the five pipes this instruction</span>
<span class="cm">     is compatible with:</span>
<span class="cm">     X0  0x01</span>
<span class="cm">     X1  0x02</span>
<span class="cm">     Y0  0x04</span>
<span class="cm">     Y1  0x08</span>
<span class="cm">     Y2  0x10 */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pipes</span><span class="p">;</span>

  <span class="cm">/* How many operands are there? */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">num_operands</span><span class="p">;</span>

  <span class="cm">/* Which register does this write implicitly, or TREG_ZERO if none? */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">implicitly_written_register</span><span class="p">;</span>

  <span class="cm">/* Can this be bundled with other instructions (almost always true). */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">can_bundle</span><span class="p">;</span>

  <span class="cm">/* The description of the operands. Each of these is an</span>
<span class="cm">   * index into the tilegx_operands[] table. */</span>
  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">operands</span><span class="p">[</span><span class="n">TILEGX_NUM_PIPELINE_ENCODINGS</span><span class="p">][</span><span class="n">TILEGX_MAX_OPERANDS</span><span class="p">];</span>

<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">tilegx_opcode</span> <span class="n">tilegx_opcodes</span><span class="p">[];</span>

<span class="cm">/* Used for non-textual disassembly into structs. */</span>
<span class="k">struct</span> <span class="n">tilegx_decoded_instruction</span>
<span class="p">{</span>
  <span class="k">const</span> <span class="k">struct</span> <span class="n">tilegx_opcode</span> <span class="o">*</span><span class="n">opcode</span><span class="p">;</span>
  <span class="k">const</span> <span class="k">struct</span> <span class="n">tilegx_operand</span> <span class="o">*</span><span class="n">operands</span><span class="p">[</span><span class="n">TILEGX_MAX_OPERANDS</span><span class="p">];</span>
  <span class="kt">long</span> <span class="kt">long</span> <span class="n">operand_values</span><span class="p">[</span><span class="n">TILEGX_MAX_OPERANDS</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/* Disassemble a bundle into a struct for machine processing. */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">parse_insn_tilegx</span><span class="p">(</span><span class="n">tilegx_bundle_bits</span> <span class="n">bits</span><span class="p">,</span>
                             <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">,</span>
                             <span class="k">struct</span> <span class="n">tilegx_decoded_instruction</span>
                             <span class="n">decoded</span><span class="p">[</span><span class="n">TILEGX_MAX_INSTRUCTIONS_PER_BUNDLE</span><span class="p">]);</span>



<span class="cp">#endif </span><span class="cm">/* opcode_tilegx_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
