Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov  9 15:54:30 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 1323 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2940 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.721        0.000                      0                  692        0.142        0.000                      0                  692        4.500        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.721        0.000                      0                  692        0.142        0.000                      0                  692        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.686ns (51.186%)  route 2.562ns (48.814%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.540    10.181    Inst_MouseCtl/gtOp__8
    SLICE_X18Y148        LUT5 (Prop_lut5_I3_O)        0.329    10.510 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.510    Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)        0.029    15.231    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 2.686ns (51.215%)  route 2.559ns (48.785%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.537    10.178    Inst_MouseCtl/gtOp__8
    SLICE_X18Y148        LUT5 (Prop_lut5_I3_O)        0.329    10.507 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.507    Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)        0.031    15.233    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 2.686ns (51.703%)  route 2.509ns (48.297%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.487    10.128    Inst_MouseCtl/gtOp__8
    SLICE_X18Y148        LUT5 (Prop_lut5_I3_O)        0.329    10.457 r  Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.457    Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)        0.031    15.233    Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.686ns (51.750%)  route 2.504ns (48.250%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.482    10.124    Inst_MouseCtl/gtOp__8
    SLICE_X18Y148        LUT5 (Prop_lut5_I3_O)        0.329    10.453 r  Inst_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.453    Inst_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y148        FDRE                                         r  Inst_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)        0.032    15.234    Inst_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.944ns (19.947%)  route 3.789ns (80.053%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.630     5.151    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Teclado/ps2_keyboard_0/ps2_code_reg[2]/Q
                         net (fo=61, routed)          1.856     7.463    Teclado/ps2_keyboard_0/ps2_code[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124     7.587 r  Teclado/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.574     8.161    Teclado/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I0_O)        0.124     8.285 r  Teclado/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.296     8.581    Teclado/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.124     8.705 r  Teclado/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.550     9.255    Teclado/ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.116     9.371 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.513     9.884    Teclado/ps2_keyboard_0_n_17
    SLICE_X5Y32          FDRE                                         r  Teclado/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.509    14.850    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y32          FDRE (Setup_fdre_C_CE)      -0.409    14.679    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.686ns (52.013%)  route 2.478ns (47.987%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.456    10.097    Inst_MouseCtl/gtOp__8
    SLICE_X19Y149        LUT5 (Prop_lut5_I3_O)        0.329    10.426 r  Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.426    Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X19Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X19Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X19Y149        FDRE (Setup_fdre_C_D)        0.031    15.233    Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.686ns (52.023%)  route 2.477ns (47.977%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 f  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.455    10.096    Inst_MouseCtl/gtOp__8
    SLICE_X19Y149        LUT5 (Prop_lut5_I4_O)        0.329    10.425 r  Inst_MouseCtl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.425    Inst_MouseCtl/x_pos[9]_i_1_n_0
    SLICE_X19Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X19Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[9]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X19Y149        FDRE (Setup_fdre_C_D)        0.032    15.234    Inst_MouseCtl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.686ns (52.565%)  route 2.424ns (47.435%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 f  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.402    10.043    Inst_MouseCtl/gtOp__8
    SLICE_X16Y149        LUT3 (Prop_lut3_I0_O)        0.329    10.372 r  Inst_MouseCtl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.372    Inst_MouseCtl/x_pos[11]_i_1_n_0
    SLICE_X16Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[11]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X16Y149        FDRE (Setup_fdre_C_D)        0.029    15.231    Inst_MouseCtl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.686ns (52.683%)  route 2.412ns (47.317%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.390    10.032    Inst_MouseCtl/gtOp__8
    SLICE_X18Y149        LUT5 (Prop_lut5_I3_O)        0.329    10.361 r  Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.361    Inst_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X18Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y149        FDRE (Setup_fdre_C_D)        0.029    15.231    Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 2.686ns (52.714%)  route 2.409ns (47.286%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.741     5.262    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y148        FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y148        FDCE (Prop_fdce_C_Q)         0.419     5.681 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.070     6.752    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X19Y146        LUT3 (Prop_lut3_I1_O)        0.296     7.048 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.048    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.598 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X19Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X19Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.934 f  Inst_MouseCtl/gtOp_carry_i_1__1/O[0]
                         net (fo=3, routed)           0.952     8.885    Inst_MouseCtl/plusOp6[8]
    SLICE_X17Y149        LUT2 (Prop_lut2_I0_O)        0.299     9.184 r  Inst_MouseCtl/gtOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     9.184    Inst_MouseCtl/gtOp_carry_i_4__4_n_0
    SLICE_X17Y149        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.641 f  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.387    10.029    Inst_MouseCtl/gtOp__8
    SLICE_X18Y149        LUT5 (Prop_lut5_I4_O)        0.329    10.358 r  Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.358    Inst_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X18Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.615    14.956    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X18Y149        FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X18Y149        FDRE (Setup_fdre_C_D)        0.031    15.233    Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.676     1.560    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.089     1.790    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_counter_enable
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.835    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X2Y148         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.951     2.079    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.506     1.573    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120     1.693    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.436%)  route 0.107ns (36.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.676     1.560    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.701 f  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.107     1.808    Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X2Y149         LUT4 (Prop_lut4_I1_O)        0.045     1.853 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__0_n_0
    SLICE_X2Y149         FDCE                                         r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.951     2.079    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.503     1.576    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.121     1.697    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.676     1.560    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.111     1.812    Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X2Y149         LUT4 (Prop_lut4_I3_O)        0.045     1.857 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X2Y149         FDCE                                         r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.951     2.079    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y149         FDCE                                         r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.503     1.576    
    SLICE_X2Y149         FDCE (Hold_fdce_C_D)         0.120     1.696    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.905%)  route 0.131ns (48.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.646     1.530    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X17Y144        FDRE                                         r  Inst_MouseCtl/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  Inst_MouseCtl/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.131     1.801    Inst_MouseCtl/y_pos[2]
    SLICE_X15Y144        FDRE                                         r  Inst_MouseCtl/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.920     2.048    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X15Y144        FDRE                                         r  Inst_MouseCtl/ypos_reg[2]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X15Y144        FDRE (Hold_fdre_C_D)         0.070     1.636    Inst_MouseCtl/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.587     1.470    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  Teclado/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Teclado/ascii_reg[4]/Q
                         net (fo=2, routed)           0.111     1.722    Teclado/ascii_reg_n_0_[4]
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.983    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.072     1.556    Teclado/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.588%)  route 0.127ns (47.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.647     1.531    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X15Y147        FDRE                                         r  Inst_MouseCtl/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y147        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  Inst_MouseCtl/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.127     1.799    Inst_MouseCtl/y_pos[8]
    SLICE_X16Y147        FDRE                                         r  Inst_MouseCtl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.920     2.048    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X16Y147        FDRE                                         r  Inst_MouseCtl/ypos_reg[8]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X16Y147        FDRE (Hold_fdre_C_D)         0.066     1.632    Inst_MouseCtl/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.980%)  route 0.111ns (44.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.587     1.470    Teclado/CLK_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  Teclado/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Teclado/ascii_reg[4]/Q
                         net (fo=2, routed)           0.111     1.722    Teclado/ascii_reg_n_0_[4]
    SLICE_X6Y32          FDRE                                         r  Teclado/ascii_code_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.983    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  Teclado/ascii_code_reg[4]_lopt_replica/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.063     1.547    Teclado/ascii_code_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.674     1.558    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.123     1.822    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y143         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.950     2.078    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X1Y143         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.503     1.575    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.070     1.645    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.588     1.471    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  Teclado/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Teclado/ascii_reg[1]/Q
                         net (fo=2, routed)           0.121     1.733    Teclado/ascii_reg_n_0_[1]
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.983    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[1]_lopt_replica/C
                         clock pessimism             -0.499     1.484    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.070     1.554    Teclado/ascii_code_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Teclado/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.588     1.471    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  Teclado/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Teclado/ascii_reg[1]/Q
                         net (fo=2, routed)           0.121     1.733    Teclado/ascii_reg_n_0_[1]
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.856     1.983    Teclado/CLK_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Teclado/ascii_code_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.066     1.550    Teclado/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73    Teclado/ps2_keyboard_0/sync_ffs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    Teclado/shift_l_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    Teclado/shift_r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   Teclado/sig_ascii_new_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   Teclado/st1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y148  Inst_MouseCtl/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y143   Inst_MouseCtl/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y144   Inst_MouseCtl/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y144   Inst_MouseCtl/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y149   Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y149   Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    Teclado/shift_l_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    Teclado/shift_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y143   Inst_MouseCtl/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y144   Inst_MouseCtl/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y144   Inst_MouseCtl/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y143   Inst_MouseCtl/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y143   Inst_MouseCtl/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y143   Inst_MouseCtl/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y143   Inst_MouseCtl/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y143   Inst_MouseCtl/FSM_onehot_state_reg[17]/C



