|lab7
bus_busy <= inst13.DB_MAX_OUTPUT_PORT_TYPE
grant[0] <= arbitr:inst.grant[0]
grant[1] <= arbitr:inst.grant[1]
grant[2] <= arbitr:inst.grant[2]
grant[3] <= arbitr:inst.grant[3]
first_init => arbitr:inst.first_init
clk => arbitr:inst.clk
clk => master:inst29.clk
clk => slave:inst32.clk
clk => master:inst28.clk
clk => master:inst30.clk
clk => slave:inst34.clk
clk => slave:inst35.clk
clk => slave:inst33.clk
clk => master:inst27.clk
req[0] <= master:inst27.RB
req[1] <= master:inst28.RB
req[2] <= master:inst29.RB
req[3] <= master:inst30.RB
request[0] => master:inst27.request
request[1] => master:inst28.request
request[2] => master:inst29.request
request[3] => master:inst30.request
eq <= arbitr:inst.eq
A[0] <= arbitr:inst.A[0]
A[1] <= arbitr:inst.A[1]
A[2] <= arbitr:inst.A[2]
address[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
B[0] <= arbitr:inst.B[0]
B[1] <= arbitr:inst.B[1]
B[2] <= arbitr:inst.B[2]
COUNTER_CLK[0] <= slave:inst35.counter_clk[0]
COUNTER_CLK[1] <= slave:inst35.counter_clk[1]
COUNTER_CLK[2] <= slave:inst35.counter_clk[2]
data_shift[0] <= arbitr:inst.data_shift[0]
data_shift[1] <= arbitr:inst.data_shift[1]
data_shift[2] <= arbitr:inst.data_shift[2]
data_shift[3] <= arbitr:inst.data_shift[3]
data_shift[4] <= arbitr:inst.data_shift[4]
data_shift[5] <= arbitr:inst.data_shift[5]
data_shift[6] <= arbitr:inst.data_shift[6]
data_shift[7] <= arbitr:inst.data_shift[7]
data_shift[8] <= arbitr:inst.data_shift[8]
data_shift[9] <= arbitr:inst.data_shift[9]
data_shift[10] <= arbitr:inst.data_shift[10]
data_shift[11] <= arbitr:inst.data_shift[11]
dist[0] <= arbitr:inst.dist[0]
dist[1] <= arbitr:inst.dist[1]
dist[2] <= arbitr:inst.dist[2]
dist[3] <= arbitr:inst.dist[3]
distance[0] <= arbitr:inst.distance[0]
distance[1] <= arbitr:inst.distance[1]
distance[2] <= arbitr:inst.distance[2]
NEW_A[0] <= arbitr:inst.NEW_A[0]
NEW_A[1] <= arbitr:inst.NEW_A[1]
NEW_A[2] <= arbitr:inst.NEW_A[2]
output_data[0] <= output_data~7.DB_MAX_OUTPUT_PORT_TYPE
output_data[1] <= output_data~6.DB_MAX_OUTPUT_PORT_TYPE
output_data[2] <= output_data~5.DB_MAX_OUTPUT_PORT_TYPE
output_data[3] <= output_data~4.DB_MAX_OUTPUT_PORT_TYPE
output_data[4] <= output_data~3.DB_MAX_OUTPUT_PORT_TYPE
output_data[5] <= output_data~2.DB_MAX_OUTPUT_PORT_TYPE
output_data[6] <= output_data~1.DB_MAX_OUTPUT_PORT_TYPE
output_data[7] <= output_data~0.DB_MAX_OUTPUT_PORT_TYPE
r1[0] <= arbitr:inst.r1[0]
r1[1] <= arbitr:inst.r1[1]
r1[2] <= arbitr:inst.r1[2]
r2[0] <= arbitr:inst.r2[0]
r2[1] <= arbitr:inst.r2[1]
r2[2] <= arbitr:inst.r2[2]
r3[0] <= arbitr:inst.r3[0]
r3[1] <= arbitr:inst.r3[1]
r3[2] <= arbitr:inst.r3[2]
r4[0] <= arbitr:inst.r4[0]
r4[1] <= arbitr:inst.r4[1]
r4[2] <= arbitr:inst.r4[2]
res[0] <= arbitr:inst.res[0]
res[1] <= arbitr:inst.res[1]
res[2] <= arbitr:inst.res[2]
res[3] <= arbitr:inst.res[3]
res[4] <= arbitr:inst.res[4]
res[5] <= arbitr:inst.res[5]
res[6] <= arbitr:inst.res[6]
res[7] <= arbitr:inst.res[7]
res[8] <= arbitr:inst.res[8]
res[9] <= arbitr:inst.res[9]
res[10] <= arbitr:inst.res[10]
res[11] <= arbitr:inst.res[11]


|lab7|master:inst27
RB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
clk => inst5.CLK
SSYN => inst5~1.IN0
PB => inst5~0.IN1
request => inst3.CLK
request => inst3.DATAIN
MSYN <= inst5.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= lpm_bustri2:inst.tridata[0]
address[1] <= lpm_bustri2:inst.tridata[1]
address[2] <= lpm_bustri2:inst.tridata[2]
slave_addr[0] => lpm_bustri2:inst.data[0]
slave_addr[1] => lpm_bustri2:inst.data[1]
slave_addr[2] => lpm_bustri2:inst.data[2]
data[0] <= lpm_bustri1:inst1.tridata[0]
data[1] <= lpm_bustri1:inst1.tridata[1]
data[2] <= lpm_bustri1:inst1.tridata[2]
data[3] <= lpm_bustri1:inst1.tridata[3]
data[4] <= lpm_bustri1:inst1.tridata[4]
data[5] <= lpm_bustri1:inst1.tridata[5]
data[6] <= lpm_bustri1:inst1.tridata[6]
data[7] <= lpm_bustri1:inst1.tridata[7]
slave_data[0] => lpm_bustri1:inst1.data[0]
slave_data[1] => lpm_bustri1:inst1.data[1]
slave_data[2] => lpm_bustri1:inst1.data[2]
slave_data[3] => lpm_bustri1:inst1.data[3]
slave_data[4] => lpm_bustri1:inst1.data[4]
slave_data[5] => lpm_bustri1:inst1.data[5]
slave_data[6] => lpm_bustri1:inst1.data[6]
slave_data[7] => lpm_bustri1:inst1.data[7]


|lab7|master:inst27|lpm_bustri2:inst
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst27|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|master:inst27|lpm_bustri1:inst1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst27|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|arbitr:inst
eq <= first_init.DB_MAX_OUTPUT_PORT_TYPE
first_init => eq.DATAIN
first_init => inst80.IN0
first_init => lpm_dff0:inst48.sset
A[0] <= lpm_mux0:inst32.result[0]
A[1] <= lpm_mux0:inst32.result[1]
A[2] <= lpm_mux0:inst32.result[2]
grant[0] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= inst78.DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= inst79.DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= inst76.DB_MAX_OUTPUT_PORT_TYPE
req[0] => lpm_mux4:inst54.sel
req[0] => inst77.IN3
req[1] => lpm_mux4:inst55.sel
req[1] => inst78.IN2
req[2] => lpm_mux4:inst56.sel
req[2] => inst79.IN2
req[3] => lpm_mux4:inst63.sel
req[3] => inst76.IN2
clk => lpm_dff0:inst48.clock
bus_is_busy => lpm_mux3:inst47.sel
bus_is_busy => inst49.IN0
distance[0] <= lpm_add_sub1:inst43.result[0]
distance[1] <= lpm_add_sub1:inst43.result[1]
distance[2] <= lpm_add_sub1:inst43.result[2]
NEW_A[0] <= lpm_mux1:inst42.result[0]
NEW_A[1] <= lpm_mux1:inst42.result[1]
NEW_A[2] <= lpm_mux1:inst42.result[2]
B[0] <= lpm_mux0:inst31.result[0]
B[1] <= lpm_mux0:inst31.result[1]
B[2] <= lpm_mux0:inst31.result[2]
data_shift[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
data_shift[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
data_shift[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
data_shift[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
data_shift[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
data_shift[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
data_shift[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
data_shift[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
data_shift[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
data_shift[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
data_shift[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
data_shift[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dist[0] <= lpm_mux2:inst46.result[0]
dist[1] <= lpm_mux2:inst46.result[1]
dist[2] <= lpm_mux2:inst46.result[2]
dist[3] <= lpm_mux2:inst46.result[3]
r1[0] <= 1[0].DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= 1[1].DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= 1[2].DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= 2[0].DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= 2[1].DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= 2[2].DB_MAX_OUTPUT_PORT_TYPE
r3[0] <= 3[0].DB_MAX_OUTPUT_PORT_TYPE
r3[1] <= 3[1].DB_MAX_OUTPUT_PORT_TYPE
r3[2] <= 3[2].DB_MAX_OUTPUT_PORT_TYPE
r4[0] <= 4[0].DB_MAX_OUTPUT_PORT_TYPE
r4[1] <= 4[1].DB_MAX_OUTPUT_PORT_TYPE
r4[2] <= 4[2].DB_MAX_OUTPUT_PORT_TYPE
res[0] <= lpm_clshift0:inst.result[0]
res[1] <= lpm_clshift0:inst.result[1]
res[2] <= lpm_clshift0:inst.result[2]
res[3] <= lpm_clshift0:inst.result[3]
res[4] <= lpm_clshift0:inst.result[4]
res[5] <= lpm_clshift0:inst.result[5]
res[6] <= lpm_clshift0:inst.result[6]
res[7] <= lpm_clshift0:inst.result[7]
res[8] <= lpm_clshift0:inst.result[8]
res[9] <= lpm_clshift0:inst.result[9]
res[10] <= lpm_clshift0:inst.result[10]
res[11] <= lpm_clshift0:inst.result[11]


|lab7|arbitr:inst|lpm_mux0:inst32
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data1x[0] => sub_wire2[3].IN1
data1x[1] => sub_wire2[4].IN1
data1x[2] => sub_wire2[5].IN1
data2x[0] => sub_wire2[6].IN1
data2x[1] => sub_wire2[7].IN1
data2x[2] => sub_wire2[8].IN1
data3x[0] => sub_wire2[9].IN1
data3x[1] => sub_wire2[10].IN1
data3x[2] => sub_wire2[11].IN1
data4x[0] => sub_wire2[12].IN1
data4x[1] => sub_wire2[13].IN1
data4x[2] => sub_wire2[14].IN1
data5x[0] => sub_wire2[15].IN1
data5x[1] => sub_wire2[16].IN1
data5x[2] => sub_wire2[17].IN1
data6x[0] => sub_wire2[18].IN1
data6x[1] => sub_wire2[19].IN1
data6x[2] => sub_wire2[20].IN1
data7x[0] => sub_wire2[21].IN1
data7x[1] => sub_wire2[22].IN1
data7x[2] => sub_wire2[23].IN1
data8x[0] => sub_wire2[24].IN1
data8x[1] => sub_wire2[25].IN1
data8x[2] => sub_wire2[26].IN1
sel[0] => sel[0]~3.IN1
sel[1] => sel[1]~2.IN1
sel[2] => sel[2]~1.IN1
sel[3] => sel[3]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux0:inst32|lpm_mux:lpm_mux_component
data[0][0] => mux_3oc:auto_generated.data[0]
data[0][1] => mux_3oc:auto_generated.data[1]
data[0][2] => mux_3oc:auto_generated.data[2]
data[1][0] => mux_3oc:auto_generated.data[3]
data[1][1] => mux_3oc:auto_generated.data[4]
data[1][2] => mux_3oc:auto_generated.data[5]
data[2][0] => mux_3oc:auto_generated.data[6]
data[2][1] => mux_3oc:auto_generated.data[7]
data[2][2] => mux_3oc:auto_generated.data[8]
data[3][0] => mux_3oc:auto_generated.data[9]
data[3][1] => mux_3oc:auto_generated.data[10]
data[3][2] => mux_3oc:auto_generated.data[11]
data[4][0] => mux_3oc:auto_generated.data[12]
data[4][1] => mux_3oc:auto_generated.data[13]
data[4][2] => mux_3oc:auto_generated.data[14]
data[5][0] => mux_3oc:auto_generated.data[15]
data[5][1] => mux_3oc:auto_generated.data[16]
data[5][2] => mux_3oc:auto_generated.data[17]
data[6][0] => mux_3oc:auto_generated.data[18]
data[6][1] => mux_3oc:auto_generated.data[19]
data[6][2] => mux_3oc:auto_generated.data[20]
data[7][0] => mux_3oc:auto_generated.data[21]
data[7][1] => mux_3oc:auto_generated.data[22]
data[7][2] => mux_3oc:auto_generated.data[23]
data[8][0] => mux_3oc:auto_generated.data[24]
data[8][1] => mux_3oc:auto_generated.data[25]
data[8][2] => mux_3oc:auto_generated.data[26]
sel[0] => mux_3oc:auto_generated.sel[0]
sel[1] => mux_3oc:auto_generated.sel[1]
sel[2] => mux_3oc:auto_generated.sel[2]
sel[3] => mux_3oc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3oc:auto_generated.result[0]
result[1] <= mux_3oc:auto_generated.result[1]
result[2] <= mux_3oc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux0:inst32|lpm_mux:lpm_mux_component|mux_3oc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
data[6] => l1_w0_n1_mux_dataout~1.IN1
data[7] => l1_w1_n1_mux_dataout~1.IN1
data[8] => l1_w2_n1_mux_dataout~1.IN1
data[9] => l1_w0_n1_mux_dataout~0.IN1
data[10] => l1_w1_n1_mux_dataout~0.IN1
data[11] => l1_w2_n1_mux_dataout~0.IN1
data[12] => l1_w0_n2_mux_dataout~1.IN1
data[13] => l1_w1_n2_mux_dataout~1.IN1
data[14] => l1_w2_n2_mux_dataout~1.IN1
data[15] => l1_w0_n2_mux_dataout~0.IN1
data[16] => l1_w1_n2_mux_dataout~0.IN1
data[17] => l1_w2_n2_mux_dataout~0.IN1
data[18] => l1_w0_n3_mux_dataout~1.IN1
data[19] => l1_w1_n3_mux_dataout~1.IN1
data[20] => l1_w2_n3_mux_dataout~1.IN1
data[21] => l1_w0_n3_mux_dataout~0.IN1
data[22] => l1_w1_n3_mux_dataout~0.IN1
data[23] => l1_w2_n3_mux_dataout~0.IN1
data[24] => l1_w0_n4_mux_dataout~1.IN1
data[25] => l1_w1_n4_mux_dataout~1.IN1
data[26] => l1_w2_n4_mux_dataout~1.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~26.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~27.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~36.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~37.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~38.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~39.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~40.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~41.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~42.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~43.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~44.IN0


|lab7|arbitr:inst|lpm_constant8:inst27
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant8:inst27|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|lab7|arbitr:inst|lpm_constant7:inst22
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant7:inst22|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>


|lab7|arbitr:inst|lpm_constant6:inst21
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant6:inst21|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|arbitr:inst|lpm_constant5:inst16
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant5:inst16|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|arbitr:inst|lpm_constant4:inst14
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant4:inst14|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


|lab7|arbitr:inst|lpm_compare3:inst64
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb
alb <= lpm_compare:lpm_compare_component.alb


|lab7|arbitr:inst|lpm_compare3:inst64|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rsg:auto_generated.dataa[0]
dataa[1] => cmpr_rsg:auto_generated.dataa[1]
dataa[2] => cmpr_rsg:auto_generated.dataa[2]
datab[0] => cmpr_rsg:auto_generated.datab[0]
datab[1] => cmpr_rsg:auto_generated.datab[1]
datab[2] => cmpr_rsg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_rsg:auto_generated.alb
aeb <= <GND>
agb <= cmpr_rsg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare3:inst64|lpm_compare:lpm_compare_component|cmpr_rsg:auto_generated
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|lab7|arbitr:inst|lpm_mux4:inst54
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst54|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst54|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_constant8:inst28
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant8:inst28|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|lab7|arbitr:inst|lpm_dff0:inst48
clock => clock~0.IN1
data[0] => data[0]~11.IN1
data[1] => data[1]~10.IN1
data[2] => data[2]~9.IN1
data[3] => data[3]~8.IN1
data[4] => data[4]~7.IN1
data[5] => data[5]~6.IN1
data[6] => data[6]~5.IN1
data[7] => data[7]~4.IN1
data[8] => data[8]~3.IN1
data[9] => data[9]~2.IN1
data[10] => data[10]~1.IN1
data[11] => data[11]~0.IN1
sset => sset~0.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q


|lab7|arbitr:inst|lpm_dff0:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[11].IN0
sset => asdata[10].IN0
sset => asdata[9].IN0
sset => asdata[8].IN0
sset => asdata[7].IN0
sset => asdata[6].IN0
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[11].SLOAD
sset => dffs[10].SLOAD
sset => dffs[9].SLOAD
sset => dffs[8].SLOAD
sset => dffs[7].SLOAD
sset => dffs[6].SLOAD
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|lab7|arbitr:inst|lpm_dff0:inst48|lpm_ff:lpm_ff_component|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <VCC>


|lab7|arbitr:inst|lpm_clshift0:inst
data[0] => data[0]~11.IN1
data[1] => data[1]~10.IN1
data[2] => data[2]~9.IN1
data[3] => data[3]~8.IN1
data[4] => data[4]~7.IN1
data[5] => data[5]~6.IN1
data[6] => data[6]~5.IN1
data[7] => data[7]~4.IN1
data[8] => data[8]~3.IN1
data[9] => data[9]~2.IN1
data[10] => data[10]~1.IN1
data[11] => data[11]~0.IN1
distance[0] => distance[0]~3.IN1
distance[1] => distance[1]~2.IN1
distance[2] => distance[2]~1.IN1
distance[3] => distance[3]~0.IN1
result[0] <= lpm_clshift:lpm_clshift_component.result
result[1] <= lpm_clshift:lpm_clshift_component.result
result[2] <= lpm_clshift:lpm_clshift_component.result
result[3] <= lpm_clshift:lpm_clshift_component.result
result[4] <= lpm_clshift:lpm_clshift_component.result
result[5] <= lpm_clshift:lpm_clshift_component.result
result[6] <= lpm_clshift:lpm_clshift_component.result
result[7] <= lpm_clshift:lpm_clshift_component.result
result[8] <= lpm_clshift:lpm_clshift_component.result
result[9] <= lpm_clshift:lpm_clshift_component.result
result[10] <= lpm_clshift:lpm_clshift_component.result
result[11] <= lpm_clshift:lpm_clshift_component.result


|lab7|arbitr:inst|lpm_clshift0:inst|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fib:auto_generated.data[0]
data[1] => lpm_clshift_fib:auto_generated.data[1]
data[2] => lpm_clshift_fib:auto_generated.data[2]
data[3] => lpm_clshift_fib:auto_generated.data[3]
data[4] => lpm_clshift_fib:auto_generated.data[4]
data[5] => lpm_clshift_fib:auto_generated.data[5]
data[6] => lpm_clshift_fib:auto_generated.data[6]
data[7] => lpm_clshift_fib:auto_generated.data[7]
data[8] => lpm_clshift_fib:auto_generated.data[8]
data[9] => lpm_clshift_fib:auto_generated.data[9]
data[10] => lpm_clshift_fib:auto_generated.data[10]
data[11] => lpm_clshift_fib:auto_generated.data[11]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_fib:auto_generated.distance[0]
distance[1] => lpm_clshift_fib:auto_generated.distance[1]
distance[2] => lpm_clshift_fib:auto_generated.distance[2]
distance[3] => lpm_clshift_fib:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fib:auto_generated.result[0]
result[1] <= lpm_clshift_fib:auto_generated.result[1]
result[2] <= lpm_clshift_fib:auto_generated.result[2]
result[3] <= lpm_clshift_fib:auto_generated.result[3]
result[4] <= lpm_clshift_fib:auto_generated.result[4]
result[5] <= lpm_clshift_fib:auto_generated.result[5]
result[6] <= lpm_clshift_fib:auto_generated.result[6]
result[7] <= lpm_clshift_fib:auto_generated.result[7]
result[8] <= lpm_clshift_fib:auto_generated.result[8]
result[9] <= lpm_clshift_fib:auto_generated.result[9]
result[10] <= lpm_clshift_fib:auto_generated.result[10]
result[11] <= lpm_clshift_fib:auto_generated.result[11]
underflow <= <GND>


|lab7|arbitr:inst|lpm_clshift0:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_fib:auto_generated
data[0] => _~97.IN1
data[0] => _~100.IN1
data[0] => sbit_w[12]~95.IN1
data[1] => _~96.IN1
data[1] => _~111.IN1
data[1] => sbit_w[13]~94.IN1
data[2] => _~95.IN1
data[2] => _~110.IN1
data[2] => sbit_w[14]~93.IN1
data[3] => _~94.IN1
data[3] => _~109.IN1
data[3] => sbit_w[15]~92.IN1
data[4] => _~93.IN1
data[4] => _~108.IN1
data[4] => sbit_w[16]~91.IN1
data[5] => _~92.IN1
data[5] => _~107.IN1
data[5] => sbit_w[17]~90.IN1
data[6] => _~91.IN1
data[6] => _~106.IN1
data[6] => sbit_w[18]~89.IN1
data[7] => _~90.IN1
data[7] => _~105.IN1
data[7] => sbit_w[19]~88.IN1
data[8] => _~89.IN1
data[8] => _~104.IN1
data[8] => sbit_w[20]~87.IN1
data[9] => _~88.IN1
data[9] => _~103.IN1
data[9] => sbit_w[21]~86.IN1
data[10] => _~87.IN1
data[10] => _~102.IN1
data[10] => sbit_w[22]~85.IN1
data[11] => _~98.IN1
data[11] => _~101.IN1
data[11] => sbit_w[23]~84.IN1
distance[0] => _~86.IN0
distance[0] => _~99.IN0
distance[0] => _~112.IN0
distance[1] => _~58.IN0
distance[1] => _~71.IN0
distance[1] => _~84.IN0
distance[2] => _~30.IN0
distance[2] => _~43.IN0
distance[2] => _~56.IN0
distance[3] => _~2.IN0
distance[3] => _~15.IN0
distance[3] => _~28.IN0
result[0] <= sbit_w[48].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[49].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[50].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[51].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[52].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[53].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[54].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[55].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[56].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[57].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[58].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[59].DB_MAX_OUTPUT_PORT_TYPE


|lab7|arbitr:inst|lpm_mux3:inst47
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data0x[3] => sub_wire4[3].IN1
data1x[0] => sub_wire4[4].IN1
data1x[1] => sub_wire4[5].IN1
data1x[2] => sub_wire4[6].IN1
data1x[3] => sub_wire4[7].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux3:inst47|lpm_mux:lpm_mux_component
data[0][0] => mux_qnc:auto_generated.data[0]
data[0][1] => mux_qnc:auto_generated.data[1]
data[0][2] => mux_qnc:auto_generated.data[2]
data[0][3] => mux_qnc:auto_generated.data[3]
data[1][0] => mux_qnc:auto_generated.data[4]
data[1][1] => mux_qnc:auto_generated.data[5]
data[1][2] => mux_qnc:auto_generated.data[6]
data[1][3] => mux_qnc:auto_generated.data[7]
sel[0] => mux_qnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qnc:auto_generated.result[0]
result[1] <= mux_qnc:auto_generated.result[1]
result[2] <= mux_qnc:auto_generated.result[2]
result[3] <= mux_qnc:auto_generated.result[3]


|lab7|arbitr:inst|lpm_mux3:inst47|lpm_mux:lpm_mux_component|mux_qnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|lab7|arbitr:inst|lpm_mux2:inst46
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data1x[0] => sub_wire2[4].IN1
data1x[1] => sub_wire2[5].IN1
data1x[2] => sub_wire2[6].IN1
data1x[3] => sub_wire2[7].IN1
data2x[0] => sub_wire2[8].IN1
data2x[1] => sub_wire2[9].IN1
data2x[2] => sub_wire2[10].IN1
data2x[3] => sub_wire2[11].IN1
data3x[0] => sub_wire2[12].IN1
data3x[1] => sub_wire2[13].IN1
data3x[2] => sub_wire2[14].IN1
data3x[3] => sub_wire2[15].IN1
sel[0] => sel[0]~1.IN1
sel[1] => sel[1]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result
result[3] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux2:inst46|lpm_mux:lpm_mux_component
data[0][0] => mux_tnc:auto_generated.data[0]
data[0][1] => mux_tnc:auto_generated.data[1]
data[0][2] => mux_tnc:auto_generated.data[2]
data[0][3] => mux_tnc:auto_generated.data[3]
data[1][0] => mux_tnc:auto_generated.data[4]
data[1][1] => mux_tnc:auto_generated.data[5]
data[1][2] => mux_tnc:auto_generated.data[6]
data[1][3] => mux_tnc:auto_generated.data[7]
data[2][0] => mux_tnc:auto_generated.data[8]
data[2][1] => mux_tnc:auto_generated.data[9]
data[2][2] => mux_tnc:auto_generated.data[10]
data[2][3] => mux_tnc:auto_generated.data[11]
data[3][0] => mux_tnc:auto_generated.data[12]
data[3][1] => mux_tnc:auto_generated.data[13]
data[3][2] => mux_tnc:auto_generated.data[14]
data[3][3] => mux_tnc:auto_generated.data[15]
sel[0] => mux_tnc:auto_generated.sel[0]
sel[1] => mux_tnc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tnc:auto_generated.result[0]
result[1] <= mux_tnc:auto_generated.result[1]
result[2] <= mux_tnc:auto_generated.result[2]
result[3] <= mux_tnc:auto_generated.result[3]


|lab7|arbitr:inst|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_tnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
data[8] => l1_w0_n1_mux_dataout~1.IN1
data[9] => l1_w1_n1_mux_dataout~1.IN1
data[10] => l1_w2_n1_mux_dataout~1.IN1
data[11] => l1_w3_n1_mux_dataout~1.IN1
data[12] => l1_w0_n1_mux_dataout~0.IN1
data[13] => l1_w1_n1_mux_dataout~0.IN1
data[14] => l1_w2_n1_mux_dataout~0.IN1
data[15] => l1_w3_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~8.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~9.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~11.IN0


|lab7|arbitr:inst|lpm_constant3:inst13
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant3:inst13|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|lab7|arbitr:inst|lpm_constant2:inst12
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant2:inst12|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>


|lab7|arbitr:inst|lpm_constant1:inst7
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant1:inst7|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>


|lab7|arbitr:inst|lpm_constant0:inst5
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant0:inst5|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>


|lab7|arbitr:inst|lpm_add_sub1:inst43
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result


|lab7|arbitr:inst|lpm_add_sub1:inst43|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_amh:auto_generated.dataa[0]
dataa[1] => add_sub_amh:auto_generated.dataa[1]
dataa[2] => add_sub_amh:auto_generated.dataa[2]
datab[0] => add_sub_amh:auto_generated.datab[0]
datab[1] => add_sub_amh:auto_generated.datab[1]
datab[2] => add_sub_amh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_amh:auto_generated.result[0]
result[1] <= add_sub_amh:auto_generated.result[1]
result[2] <= add_sub_amh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|lab7|arbitr:inst|lpm_add_sub1:inst43|lpm_add_sub:lpm_add_sub_component|add_sub_amh:auto_generated
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lab7|arbitr:inst|lpm_mux1:inst42
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux1:inst42|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux1:inst42|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_compare2:inst33
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
alb <= lpm_compare:lpm_compare_component.alb


|lab7|arbitr:inst|lpm_compare2:inst33|lpm_compare:lpm_compare_component
dataa[0] => cmpr_hig:auto_generated.dataa[0]
dataa[1] => cmpr_hig:auto_generated.dataa[1]
dataa[2] => cmpr_hig:auto_generated.dataa[2]
datab[0] => cmpr_hig:auto_generated.datab[0]
datab[1] => cmpr_hig:auto_generated.datab[1]
datab[2] => cmpr_hig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_hig:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare2:inst33|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN5
dataa[1] => op_1.IN3
dataa[2] => op_1.IN1
datab[0] => op_1.IN6
datab[1] => op_1.IN4
datab[2] => op_1.IN2


|lab7|arbitr:inst|lpm_mux0:inst31
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data1x[0] => sub_wire2[3].IN1
data1x[1] => sub_wire2[4].IN1
data1x[2] => sub_wire2[5].IN1
data2x[0] => sub_wire2[6].IN1
data2x[1] => sub_wire2[7].IN1
data2x[2] => sub_wire2[8].IN1
data3x[0] => sub_wire2[9].IN1
data3x[1] => sub_wire2[10].IN1
data3x[2] => sub_wire2[11].IN1
data4x[0] => sub_wire2[12].IN1
data4x[1] => sub_wire2[13].IN1
data4x[2] => sub_wire2[14].IN1
data5x[0] => sub_wire2[15].IN1
data5x[1] => sub_wire2[16].IN1
data5x[2] => sub_wire2[17].IN1
data6x[0] => sub_wire2[18].IN1
data6x[1] => sub_wire2[19].IN1
data6x[2] => sub_wire2[20].IN1
data7x[0] => sub_wire2[21].IN1
data7x[1] => sub_wire2[22].IN1
data7x[2] => sub_wire2[23].IN1
data8x[0] => sub_wire2[24].IN1
data8x[1] => sub_wire2[25].IN1
data8x[2] => sub_wire2[26].IN1
sel[0] => sel[0]~3.IN1
sel[1] => sel[1]~2.IN1
sel[2] => sel[2]~1.IN1
sel[3] => sel[3]~0.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux0:inst31|lpm_mux:lpm_mux_component
data[0][0] => mux_3oc:auto_generated.data[0]
data[0][1] => mux_3oc:auto_generated.data[1]
data[0][2] => mux_3oc:auto_generated.data[2]
data[1][0] => mux_3oc:auto_generated.data[3]
data[1][1] => mux_3oc:auto_generated.data[4]
data[1][2] => mux_3oc:auto_generated.data[5]
data[2][0] => mux_3oc:auto_generated.data[6]
data[2][1] => mux_3oc:auto_generated.data[7]
data[2][2] => mux_3oc:auto_generated.data[8]
data[3][0] => mux_3oc:auto_generated.data[9]
data[3][1] => mux_3oc:auto_generated.data[10]
data[3][2] => mux_3oc:auto_generated.data[11]
data[4][0] => mux_3oc:auto_generated.data[12]
data[4][1] => mux_3oc:auto_generated.data[13]
data[4][2] => mux_3oc:auto_generated.data[14]
data[5][0] => mux_3oc:auto_generated.data[15]
data[5][1] => mux_3oc:auto_generated.data[16]
data[5][2] => mux_3oc:auto_generated.data[17]
data[6][0] => mux_3oc:auto_generated.data[18]
data[6][1] => mux_3oc:auto_generated.data[19]
data[6][2] => mux_3oc:auto_generated.data[20]
data[7][0] => mux_3oc:auto_generated.data[21]
data[7][1] => mux_3oc:auto_generated.data[22]
data[7][2] => mux_3oc:auto_generated.data[23]
data[8][0] => mux_3oc:auto_generated.data[24]
data[8][1] => mux_3oc:auto_generated.data[25]
data[8][2] => mux_3oc:auto_generated.data[26]
sel[0] => mux_3oc:auto_generated.sel[0]
sel[1] => mux_3oc:auto_generated.sel[1]
sel[2] => mux_3oc:auto_generated.sel[2]
sel[3] => mux_3oc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3oc:auto_generated.result[0]
result[1] <= mux_3oc:auto_generated.result[1]
result[2] <= mux_3oc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux0:inst31|lpm_mux:lpm_mux_component|mux_3oc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
data[6] => l1_w0_n1_mux_dataout~1.IN1
data[7] => l1_w1_n1_mux_dataout~1.IN1
data[8] => l1_w2_n1_mux_dataout~1.IN1
data[9] => l1_w0_n1_mux_dataout~0.IN1
data[10] => l1_w1_n1_mux_dataout~0.IN1
data[11] => l1_w2_n1_mux_dataout~0.IN1
data[12] => l1_w0_n2_mux_dataout~1.IN1
data[13] => l1_w1_n2_mux_dataout~1.IN1
data[14] => l1_w2_n2_mux_dataout~1.IN1
data[15] => l1_w0_n2_mux_dataout~0.IN1
data[16] => l1_w1_n2_mux_dataout~0.IN1
data[17] => l1_w2_n2_mux_dataout~0.IN1
data[18] => l1_w0_n3_mux_dataout~1.IN1
data[19] => l1_w1_n3_mux_dataout~1.IN1
data[20] => l1_w2_n3_mux_dataout~1.IN1
data[21] => l1_w0_n3_mux_dataout~0.IN1
data[22] => l1_w1_n3_mux_dataout~0.IN1
data[23] => l1_w2_n3_mux_dataout~0.IN1
data[24] => l1_w0_n4_mux_dataout~1.IN1
data[25] => l1_w1_n4_mux_dataout~1.IN1
data[26] => l1_w2_n4_mux_dataout~1.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~26.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~27.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~33.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~34.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~35.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~36.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~37.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~38.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~39.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~40.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~41.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~42.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~43.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~44.IN0


|lab7|arbitr:inst|lpm_compare5:inst72
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|arbitr:inst|lpm_compare5:inst72|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare5:inst72|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|arbitr:inst|lpm_compare5:inst73
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|arbitr:inst|lpm_compare5:inst73|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare5:inst73|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|arbitr:inst|lpm_compare5:inst71
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|arbitr:inst|lpm_compare5:inst71|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare5:inst71|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|arbitr:inst|lpm_compare5:inst70
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|arbitr:inst|lpm_compare5:inst70|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare5:inst70|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|arbitr:inst|lpm_add_sub0:inst40
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result


|lab7|arbitr:inst|lpm_add_sub0:inst40|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_9lh:auto_generated.dataa[0]
dataa[1] => add_sub_9lh:auto_generated.dataa[1]
dataa[2] => add_sub_9lh:auto_generated.dataa[2]
datab[0] => add_sub_9lh:auto_generated.datab[0]
datab[1] => add_sub_9lh:auto_generated.datab[1]
datab[2] => add_sub_9lh:auto_generated.datab[2]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9lh:auto_generated.result[0]
result[1] <= add_sub_9lh:auto_generated.result[1]
result[2] <= add_sub_9lh:auto_generated.result[2]
cout <= <GND>
overflow <= <GND>


|lab7|arbitr:inst|lpm_add_sub0:inst40|lpm_add_sub:lpm_add_sub_component|add_sub_9lh:auto_generated
dataa[0] => op_1.IN4
dataa[1] => op_1.IN2
dataa[2] => op_1.IN0
datab[0] => op_1.IN5
datab[1] => op_1.IN3
datab[2] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|lab7|arbitr:inst|lpm_constant4:inst17
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant4:inst17|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


|lab7|arbitr:inst|lpm_constant3:inst20
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result


|lab7|arbitr:inst|lpm_constant3:inst20|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|lab7|arbitr:inst|lpm_mux4:inst55
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst55|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst55|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_compare3:inst68
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb
alb <= lpm_compare:lpm_compare_component.alb


|lab7|arbitr:inst|lpm_compare3:inst68|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rsg:auto_generated.dataa[0]
dataa[1] => cmpr_rsg:auto_generated.dataa[1]
dataa[2] => cmpr_rsg:auto_generated.dataa[2]
datab[0] => cmpr_rsg:auto_generated.datab[0]
datab[1] => cmpr_rsg:auto_generated.datab[1]
datab[2] => cmpr_rsg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_rsg:auto_generated.alb
aeb <= <GND>
agb <= cmpr_rsg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare3:inst68|lpm_compare:lpm_compare_component|cmpr_rsg:auto_generated
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|lab7|arbitr:inst|lpm_mux4:inst66
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst66|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst66|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_mux4:inst67
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst67|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst67|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_compare3:inst65
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb
alb <= lpm_compare:lpm_compare_component.alb


|lab7|arbitr:inst|lpm_compare3:inst65|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rsg:auto_generated.dataa[0]
dataa[1] => cmpr_rsg:auto_generated.dataa[1]
dataa[2] => cmpr_rsg:auto_generated.dataa[2]
datab[0] => cmpr_rsg:auto_generated.datab[0]
datab[1] => cmpr_rsg:auto_generated.datab[1]
datab[2] => cmpr_rsg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_rsg:auto_generated.alb
aeb <= <GND>
agb <= cmpr_rsg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare3:inst65|lpm_compare:lpm_compare_component|cmpr_rsg:auto_generated
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|lab7|arbitr:inst|lpm_mux4:inst56
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst56|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst56|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_mux4:inst63
data0x[0] => sub_wire4[0].IN1
data0x[1] => sub_wire4[1].IN1
data0x[2] => sub_wire4[2].IN1
data1x[0] => sub_wire4[3].IN1
data1x[1] => sub_wire4[4].IN1
data1x[2] => sub_wire4[5].IN1
sel => sub_wire2.IN1
result[0] <= lpm_mux:lpm_mux_component.result
result[1] <= lpm_mux:lpm_mux_component.result
result[2] <= lpm_mux:lpm_mux_component.result


|lab7|arbitr:inst|lpm_mux4:inst63|lpm_mux:lpm_mux_component
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|lab7|arbitr:inst|lpm_mux4:inst63|lpm_mux:lpm_mux_component|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|lab7|arbitr:inst|lpm_compare4:inst69
dataa[0] => dataa[0]~3.IN1
dataa[1] => dataa[1]~2.IN1
dataa[2] => dataa[2]~1.IN1
dataa[3] => dataa[3]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|arbitr:inst|lpm_compare4:inst69|lpm_compare:lpm_compare_component
dataa[0] => cmpr_mni:auto_generated.dataa[0]
dataa[1] => cmpr_mni:auto_generated.dataa[1]
dataa[2] => cmpr_mni:auto_generated.dataa[2]
dataa[3] => cmpr_mni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|arbitr:inst|lpm_compare4:inst69|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0


|lab7|master:inst29
RB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
clk => inst5.CLK
SSYN => inst5~1.IN0
PB => inst5~0.IN1
request => inst3.CLK
request => inst3.DATAIN
MSYN <= inst5.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= lpm_bustri2:inst.tridata[0]
address[1] <= lpm_bustri2:inst.tridata[1]
address[2] <= lpm_bustri2:inst.tridata[2]
slave_addr[0] => lpm_bustri2:inst.data[0]
slave_addr[1] => lpm_bustri2:inst.data[1]
slave_addr[2] => lpm_bustri2:inst.data[2]
data[0] <= lpm_bustri1:inst1.tridata[0]
data[1] <= lpm_bustri1:inst1.tridata[1]
data[2] <= lpm_bustri1:inst1.tridata[2]
data[3] <= lpm_bustri1:inst1.tridata[3]
data[4] <= lpm_bustri1:inst1.tridata[4]
data[5] <= lpm_bustri1:inst1.tridata[5]
data[6] <= lpm_bustri1:inst1.tridata[6]
data[7] <= lpm_bustri1:inst1.tridata[7]
slave_data[0] => lpm_bustri1:inst1.data[0]
slave_data[1] => lpm_bustri1:inst1.data[1]
slave_data[2] => lpm_bustri1:inst1.data[2]
slave_data[3] => lpm_bustri1:inst1.data[3]
slave_data[4] => lpm_bustri1:inst1.data[4]
slave_data[5] => lpm_bustri1:inst1.data[5]
slave_data[6] => lpm_bustri1:inst1.data[6]
slave_data[7] => lpm_bustri1:inst1.data[7]


|lab7|master:inst29|lpm_bustri2:inst
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst29|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|master:inst29|lpm_bustri1:inst1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst29|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|slave:inst32
SSYN <= lpm_compare1:inst2.aeb
clk => lpm_counter0:inst3.clock
MSYN => inst10.IN0
address[0] => lpm_compare0:inst1.dataa[0]
address[1] => lpm_compare0:inst1.dataa[1]
address[2] => lpm_compare0:inst1.dataa[2]
constant[0] => lpm_compare0:inst1.datab[0]
constant[1] => lpm_compare0:inst1.datab[1]
constant[2] => lpm_compare0:inst1.datab[2]
counter_clk[0] <= lpm_counter0:inst3.q[0]
counter_clk[1] <= lpm_counter0:inst3.q[1]
counter_clk[2] <= lpm_counter0:inst3.q[2]
output_data[0] <= lpm_bustri0:inst4.tridata[0]
output_data[1] <= lpm_bustri0:inst4.tridata[1]
output_data[2] <= lpm_bustri0:inst4.tridata[2]
output_data[3] <= lpm_bustri0:inst4.tridata[3]
output_data[4] <= lpm_bustri0:inst4.tridata[4]
output_data[5] <= lpm_bustri0:inst4.tridata[5]
output_data[6] <= lpm_bustri0:inst4.tridata[6]
output_data[7] <= lpm_bustri0:inst4.tridata[7]
data[0] => lpm_bustri0:inst4.data[0]
data[1] => lpm_bustri0:inst4.data[1]
data[2] => lpm_bustri0:inst4.data[2]
data[3] => lpm_bustri0:inst4.data[3]
data[4] => lpm_bustri0:inst4.data[4]
data[5] => lpm_bustri0:inst4.data[5]
data[6] => lpm_bustri0:inst4.data[6]
data[7] => lpm_bustri0:inst4.data[7]


|lab7|slave:inst32|lpm_compare1:inst2
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst32|lpm_compare1:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst32|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst32|lpm_counter0:inst3
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|lab7|slave:inst32|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_9kj:auto_generated.clock
clk_en => cntr_9kj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9kj:auto_generated.q[0]
q[1] <= cntr_9kj:auto_generated.q[1]
q[2] <= cntr_9kj:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab7|slave:inst32|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|lab7|slave:inst32|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated|cmpr_9dc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst32|lpm_compare0:inst1
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst32|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst32|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst32|lpm_bustri0:inst4
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|slave:inst32|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|master:inst28
RB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
clk => inst5.CLK
SSYN => inst5~1.IN0
PB => inst5~0.IN1
request => inst3.CLK
request => inst3.DATAIN
MSYN <= inst5.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= lpm_bustri2:inst.tridata[0]
address[1] <= lpm_bustri2:inst.tridata[1]
address[2] <= lpm_bustri2:inst.tridata[2]
slave_addr[0] => lpm_bustri2:inst.data[0]
slave_addr[1] => lpm_bustri2:inst.data[1]
slave_addr[2] => lpm_bustri2:inst.data[2]
data[0] <= lpm_bustri1:inst1.tridata[0]
data[1] <= lpm_bustri1:inst1.tridata[1]
data[2] <= lpm_bustri1:inst1.tridata[2]
data[3] <= lpm_bustri1:inst1.tridata[3]
data[4] <= lpm_bustri1:inst1.tridata[4]
data[5] <= lpm_bustri1:inst1.tridata[5]
data[6] <= lpm_bustri1:inst1.tridata[6]
data[7] <= lpm_bustri1:inst1.tridata[7]
slave_data[0] => lpm_bustri1:inst1.data[0]
slave_data[1] => lpm_bustri1:inst1.data[1]
slave_data[2] => lpm_bustri1:inst1.data[2]
slave_data[3] => lpm_bustri1:inst1.data[3]
slave_data[4] => lpm_bustri1:inst1.data[4]
slave_data[5] => lpm_bustri1:inst1.data[5]
slave_data[6] => lpm_bustri1:inst1.data[6]
slave_data[7] => lpm_bustri1:inst1.data[7]


|lab7|master:inst28|lpm_bustri2:inst
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst28|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|master:inst28|lpm_bustri1:inst1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst28|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|lpm_constant11:inst3
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant11:inst3|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|lpm_constant12:inst10
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant12:inst10|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|lab7|master:inst30
RB <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst2.CLK
clk => inst5.CLK
SSYN => inst5~1.IN0
PB => inst5~0.IN1
request => inst3.CLK
request => inst3.DATAIN
MSYN <= inst5.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= lpm_bustri2:inst.tridata[0]
address[1] <= lpm_bustri2:inst.tridata[1]
address[2] <= lpm_bustri2:inst.tridata[2]
slave_addr[0] => lpm_bustri2:inst.data[0]
slave_addr[1] => lpm_bustri2:inst.data[1]
slave_addr[2] => lpm_bustri2:inst.data[2]
data[0] <= lpm_bustri1:inst1.tridata[0]
data[1] <= lpm_bustri1:inst1.tridata[1]
data[2] <= lpm_bustri1:inst1.tridata[2]
data[3] <= lpm_bustri1:inst1.tridata[3]
data[4] <= lpm_bustri1:inst1.tridata[4]
data[5] <= lpm_bustri1:inst1.tridata[5]
data[6] <= lpm_bustri1:inst1.tridata[6]
data[7] <= lpm_bustri1:inst1.tridata[7]
slave_data[0] => lpm_bustri1:inst1.data[0]
slave_data[1] => lpm_bustri1:inst1.data[1]
slave_data[2] => lpm_bustri1:inst1.data[2]
slave_data[3] => lpm_bustri1:inst1.data[3]
slave_data[4] => lpm_bustri1:inst1.data[4]
slave_data[5] => lpm_bustri1:inst1.data[5]
slave_data[6] => lpm_bustri1:inst1.data[6]
slave_data[7] => lpm_bustri1:inst1.data[7]


|lab7|master:inst30|lpm_bustri2:inst
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst30|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|master:inst30|lpm_bustri1:inst1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|master:inst30|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|lpm_constant15:inst22
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant15:inst22|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


|lab7|lpm_constant16:inst23
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant16:inst23|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>


|lab7|lpm_constant9:inst9
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant9:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>


|lab7|slave:inst34
SSYN <= lpm_compare1:inst2.aeb
clk => lpm_counter0:inst3.clock
MSYN => inst10.IN0
address[0] => lpm_compare0:inst1.dataa[0]
address[1] => lpm_compare0:inst1.dataa[1]
address[2] => lpm_compare0:inst1.dataa[2]
constant[0] => lpm_compare0:inst1.datab[0]
constant[1] => lpm_compare0:inst1.datab[1]
constant[2] => lpm_compare0:inst1.datab[2]
counter_clk[0] <= lpm_counter0:inst3.q[0]
counter_clk[1] <= lpm_counter0:inst3.q[1]
counter_clk[2] <= lpm_counter0:inst3.q[2]
output_data[0] <= lpm_bustri0:inst4.tridata[0]
output_data[1] <= lpm_bustri0:inst4.tridata[1]
output_data[2] <= lpm_bustri0:inst4.tridata[2]
output_data[3] <= lpm_bustri0:inst4.tridata[3]
output_data[4] <= lpm_bustri0:inst4.tridata[4]
output_data[5] <= lpm_bustri0:inst4.tridata[5]
output_data[6] <= lpm_bustri0:inst4.tridata[6]
output_data[7] <= lpm_bustri0:inst4.tridata[7]
data[0] => lpm_bustri0:inst4.data[0]
data[1] => lpm_bustri0:inst4.data[1]
data[2] => lpm_bustri0:inst4.data[2]
data[3] => lpm_bustri0:inst4.data[3]
data[4] => lpm_bustri0:inst4.data[4]
data[5] => lpm_bustri0:inst4.data[5]
data[6] => lpm_bustri0:inst4.data[6]
data[7] => lpm_bustri0:inst4.data[7]


|lab7|slave:inst34|lpm_compare1:inst2
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst34|lpm_compare1:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst34|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst34|lpm_counter0:inst3
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|lab7|slave:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_9kj:auto_generated.clock
clk_en => cntr_9kj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9kj:auto_generated.q[0]
q[1] <= cntr_9kj:auto_generated.q[1]
q[2] <= cntr_9kj:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab7|slave:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|lab7|slave:inst34|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated|cmpr_9dc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst34|lpm_compare0:inst1
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst34|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst34|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst34|lpm_bustri0:inst4
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|slave:inst34|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|lpm_constant13:inst24
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant13:inst24|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|slave:inst35
SSYN <= lpm_compare1:inst2.aeb
clk => lpm_counter0:inst3.clock
MSYN => inst10.IN0
address[0] => lpm_compare0:inst1.dataa[0]
address[1] => lpm_compare0:inst1.dataa[1]
address[2] => lpm_compare0:inst1.dataa[2]
constant[0] => lpm_compare0:inst1.datab[0]
constant[1] => lpm_compare0:inst1.datab[1]
constant[2] => lpm_compare0:inst1.datab[2]
counter_clk[0] <= lpm_counter0:inst3.q[0]
counter_clk[1] <= lpm_counter0:inst3.q[1]
counter_clk[2] <= lpm_counter0:inst3.q[2]
output_data[0] <= lpm_bustri0:inst4.tridata[0]
output_data[1] <= lpm_bustri0:inst4.tridata[1]
output_data[2] <= lpm_bustri0:inst4.tridata[2]
output_data[3] <= lpm_bustri0:inst4.tridata[3]
output_data[4] <= lpm_bustri0:inst4.tridata[4]
output_data[5] <= lpm_bustri0:inst4.tridata[5]
output_data[6] <= lpm_bustri0:inst4.tridata[6]
output_data[7] <= lpm_bustri0:inst4.tridata[7]
data[0] => lpm_bustri0:inst4.data[0]
data[1] => lpm_bustri0:inst4.data[1]
data[2] => lpm_bustri0:inst4.data[2]
data[3] => lpm_bustri0:inst4.data[3]
data[4] => lpm_bustri0:inst4.data[4]
data[5] => lpm_bustri0:inst4.data[5]
data[6] => lpm_bustri0:inst4.data[6]
data[7] => lpm_bustri0:inst4.data[7]


|lab7|slave:inst35|lpm_compare1:inst2
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst35|lpm_compare1:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst35|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst35|lpm_counter0:inst3
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|lab7|slave:inst35|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_9kj:auto_generated.clock
clk_en => cntr_9kj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9kj:auto_generated.q[0]
q[1] <= cntr_9kj:auto_generated.q[1]
q[2] <= cntr_9kj:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab7|slave:inst35|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|lab7|slave:inst35|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated|cmpr_9dc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst35|lpm_compare0:inst1
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst35|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst35|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst35|lpm_bustri0:inst4
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|slave:inst35|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|lpm_constant15:inst25
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant15:inst25|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>


|lab7|slave:inst33
SSYN <= lpm_compare1:inst2.aeb
clk => lpm_counter0:inst3.clock
MSYN => inst10.IN0
address[0] => lpm_compare0:inst1.dataa[0]
address[1] => lpm_compare0:inst1.dataa[1]
address[2] => lpm_compare0:inst1.dataa[2]
constant[0] => lpm_compare0:inst1.datab[0]
constant[1] => lpm_compare0:inst1.datab[1]
constant[2] => lpm_compare0:inst1.datab[2]
counter_clk[0] <= lpm_counter0:inst3.q[0]
counter_clk[1] <= lpm_counter0:inst3.q[1]
counter_clk[2] <= lpm_counter0:inst3.q[2]
output_data[0] <= lpm_bustri0:inst4.tridata[0]
output_data[1] <= lpm_bustri0:inst4.tridata[1]
output_data[2] <= lpm_bustri0:inst4.tridata[2]
output_data[3] <= lpm_bustri0:inst4.tridata[3]
output_data[4] <= lpm_bustri0:inst4.tridata[4]
output_data[5] <= lpm_bustri0:inst4.tridata[5]
output_data[6] <= lpm_bustri0:inst4.tridata[6]
output_data[7] <= lpm_bustri0:inst4.tridata[7]
data[0] => lpm_bustri0:inst4.data[0]
data[1] => lpm_bustri0:inst4.data[1]
data[2] => lpm_bustri0:inst4.data[2]
data[3] => lpm_bustri0:inst4.data[3]
data[4] => lpm_bustri0:inst4.data[4]
data[5] => lpm_bustri0:inst4.data[5]
data[6] => lpm_bustri0:inst4.data[6]
data[7] => lpm_bustri0:inst4.data[7]


|lab7|slave:inst33|lpm_compare1:inst2
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst33|lpm_compare1:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h8j:auto_generated.dataa[0]
dataa[1] => cmpr_h8j:auto_generated.dataa[1]
dataa[2] => cmpr_h8j:auto_generated.dataa[2]
datab[0] => cmpr_h8j:auto_generated.datab[0]
datab[1] => cmpr_h8j:auto_generated.datab[1]
datab[2] => cmpr_h8j:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst33|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst33|lpm_counter0:inst3
clk_en => clk_en~0.IN1
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q


|lab7|slave:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component
clock => cntr_9kj:auto_generated.clock
clk_en => cntr_9kj:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9kj:auto_generated.q[0]
q[1] <= cntr_9kj:auto_generated.q[1]
q[2] <= cntr_9kj:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab7|slave:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated
clk_en => counter_reg_bit1a[2]~3.IN0
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT


|lab7|slave:inst33|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_9kj:auto_generated|cmpr_9dc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst33|lpm_compare0:inst1
dataa[0] => dataa[0]~2.IN1
dataa[1] => dataa[1]~1.IN1
dataa[2] => dataa[2]~0.IN1
datab[0] => datab[0]~2.IN1
datab[1] => datab[1]~1.IN1
datab[2] => datab[2]~0.IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|lab7|slave:inst33|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_aig:auto_generated.dataa[0]
dataa[1] => cmpr_aig:auto_generated.dataa[1]
dataa[2] => cmpr_aig:auto_generated.dataa[2]
datab[0] => cmpr_aig:auto_generated.datab[0]
datab[1] => cmpr_aig:auto_generated.datab[1]
datab[2] => cmpr_aig:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_aig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|lab7|slave:inst33|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~0.IN0
dataa[1] => data_wire[0]~1.IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0]~0.IN1
datab[1] => data_wire[0]~1.IN1
datab[2] => data_wire[1].IN1


|lab7|slave:inst33|lpm_bustri0:inst4
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
enabledt => enabledt~0.IN1
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata


|lab7|slave:inst33|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|lab7|lpm_constant11:inst12
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant11:inst12|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|lpm_constant13:inst18
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant13:inst18|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>


|lab7|lpm_constant14:inst21
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant14:inst21|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|lab7|lpm_constant9:inst1
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant9:inst1|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>


|lab7|lpm_constant10:inst2
result[0] <= lpm_constant:lpm_constant_component.result
result[1] <= lpm_constant:lpm_constant_component.result
result[2] <= lpm_constant:lpm_constant_component.result
result[3] <= lpm_constant:lpm_constant_component.result
result[4] <= lpm_constant:lpm_constant_component.result
result[5] <= lpm_constant:lpm_constant_component.result
result[6] <= lpm_constant:lpm_constant_component.result
result[7] <= lpm_constant:lpm_constant_component.result


|lab7|lpm_constant10:inst2|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>


