0.6
2019.1
May 24 2019
15:06:07
D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1671104625,verilog,,D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/new/top_tb.v,,butterfly_16;butterfly_2;butterfly_32;butterfly_4;butterfly_8;delay1;fft32_top;glbl;mult_16;mult_32;mult_4;mult_8;ping_pong_access2;stage_16;stage_2;stage_32;stage_4;stage_8;top_top,,,,,,,,
D:/1111/DCCDL/VIVADO/lab6/part2/lab/lab.srcs/sim_1/new/top_tb.v,1670904929,verilog,,,,top_tb,,,,,,,,
