#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 22 22:38:09 2023
# Process ID: 12392
# Current directory: C:/Users/Brian/Desktop/proyectoarqui1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13248 C:\Users\Brian\Desktop\proyectoarqui1\project_1\project_1.xpr
# Log file: C:/Users/Brian/Desktop/proyectoarqui1/project_1/vivado.log
# Journal file: C:/Users/Brian/Desktop/proyectoarqui1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 701.988 ; gain = 87.777
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 769.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_riscv_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 22 22:46:45 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 769.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_behav -key {Behavioral:sim_1:Functional:tb_riscv} -tclbatch {tb_riscv.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_riscv.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 774.598 ; gain = 3.988
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 774.598 ; gain = 5.117
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 781.781 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 781.781 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 788.301 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 889.555 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 923.605 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 923.684 ; gain = 0.078
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.969 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
WARNING: [Wavedata 42-489] Can't add object "/tb_riscv/dut/RAM/RAM" to the wave window because it has 130208 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.969 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.969 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.969 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.969 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.969 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_behav -key {Behavioral:sim_1:Functional:tb_riscv} -tclbatch {tb_riscv.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_riscv.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.969 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.969 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.969 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/alu_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/control_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/forward_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/hazard_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/imm2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux1_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux2_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/pcounter_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcounter_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_ex_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ex_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_id_ex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_ex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_if_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/reg_mem_wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/regfile_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sources_1/imports/RISCV/riscv_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.srcs/sim_1/imports/RISCV/tb_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brian/Desktop/proyectoarqui1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1081.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 00:08:03 2023...
