[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2995094",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9112321",
        "articleTitle": "Architecture of Cobweb-Based Redundant TSV for Clustered Faults",
        "volume": "28",
        "issue": "7",
        "startPage": "1736",
        "endPage": "1739",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086064734,
                "preferredName": "Tianming Ni",
                "firstName": "Tianming",
                "lastName": "Ni"
            },
            {
                "id": 37654027900,
                "preferredName": "Dongsheng Liu",
                "firstName": "Dongsheng",
                "lastName": "Liu"
            },
            {
                "id": 37085482499,
                "preferredName": "Qi Xu",
                "firstName": "Qi",
                "lastName": "Xu"
            },
            {
                "id": 37630683200,
                "preferredName": "Zhengfeng Huang",
                "firstName": "Zhengfeng",
                "lastName": "Huang"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            },
            {
                "id": 37085495911,
                "preferredName": "Aibin Yan",
                "firstName": "Aibin",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2976099",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9035462",
        "articleTitle": "In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands",
        "volume": "28",
        "issue": "5",
        "startPage": "1316",
        "endPage": "1320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37088387743,
                "preferredName": "Honglan Zhan",
                "firstName": "Honglan",
                "lastName": "Zhan"
            },
            {
                "id": 37088219693,
                "preferredName": "Xuan Li",
                "firstName": "Xuan",
                "lastName": "Li"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37086320144,
                "preferredName": "Wenjuan Lu",
                "firstName": "Wenjuan",
                "lastName": "Lu"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37293027900,
                "preferredName": "Junning Chen",
                "firstName": "Junning",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2963566",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959375",
        "articleTitle": "Voltage Reference With Linear-Temperature-Dependent Power Consumption",
        "volume": "28",
        "issue": "4",
        "startPage": "1043",
        "endPage": "1049",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085504729,
                "preferredName": "Haoyu Zhuang",
                "firstName": "Haoyu",
                "lastName": "Zhuang"
            },
            {
                "id": 37085475788,
                "preferredName": "Xiaoxian Liu",
                "firstName": "Xiaoxian",
                "lastName": "Liu"
            },
            {
                "id": 37088348780,
                "preferredName": "Hao Wang",
                "firstName": "Hao",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2961149",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959390",
        "articleTitle": "Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators",
        "volume": "28",
        "issue": "4",
        "startPage": "1074",
        "endPage": "1078",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086162443,
                "preferredName": "Jie Sun",
                "firstName": "Jie",
                "lastName": "Sun"
            },
            {
                "id": 37085491330,
                "preferredName": "Minglei Zhang",
                "firstName": "Minglei",
                "lastName": "Zhang"
            },
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37291828800,
                "preferredName": "Jianhui Wu",
                "firstName": "Jianhui",
                "lastName": "Wu"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3009452",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9149661",
        "articleTitle": "Sub-1-V BGR and POR Hybrid Circuit With 2.25-\u03bcA Current Dissipation and Low Complexity",
        "volume": "28",
        "issue": "10",
        "startPage": "2228",
        "endPage": "2232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37711092200,
                "preferredName": "Bo Zhou",
                "firstName": "Bo",
                "lastName": "Zhou"
            },
            {
                "id": 37088513890,
                "preferredName": "Yeran Jin",
                "firstName": "Yeran",
                "lastName": "Jin"
            },
            {
                "id": 37086921043,
                "preferredName": "Fuyuan Zhao",
                "firstName": "Fuyuan",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3008424",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9145858",
        "articleTitle": "Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process",
        "volume": "28",
        "issue": "9",
        "startPage": "2069",
        "endPage": "2073",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            },
            {
                "id": 37086859519,
                "preferredName": "Kuan-Yu Chao",
                "firstName": "Kuan-Yu",
                "lastName": "Chao"
            },
            {
                "id": 37085419263,
                "preferredName": "Sivaperumal Sampath",
                "firstName": "Sivaperumal",
                "lastName": "Sampath"
            },
            {
                "id": 37088473618,
                "preferredName": "Ponnan Suresh",
                "firstName": "Ponnan",
                "lastName": "Suresh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2991755",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9093898",
        "articleTitle": "Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications",
        "volume": "28",
        "issue": "8",
        "startPage": "1935",
        "endPage": "1939",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085670861,
                "preferredName": "Liang Wen",
                "firstName": "Liang",
                "lastName": "Wen"
            },
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3007587",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9143504",
        "articleTitle": "All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability",
        "volume": "28",
        "issue": "9",
        "startPage": "2079",
        "endPage": "2083",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293081900,
                "preferredName": "Chun-Chi Chen",
                "firstName": "Chun-Chi",
                "lastName": "Chen"
            },
            {
                "id": 37336923100,
                "preferredName": "Chao-Lieh Chen",
                "firstName": "Chao-Lieh",
                "lastName": "Chen"
            },
            {
                "id": 37088474234,
                "preferredName": "Wei Fang",
                "firstName": "Wei",
                "lastName": "Fang"
            },
            {
                "id": 37088423511,
                "preferredName": "Yen-Chan Chu",
                "firstName": "Yen-Chan",
                "lastName": "Chu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940035",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8851301",
        "articleTitle": "Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System",
        "volume": "28",
        "issue": "1",
        "startPage": "292",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086097234,
                "preferredName": "Chia-Hung Chang",
                "firstName": "Chia-Hung",
                "lastName": "Chang"
            },
            {
                "id": 37087226303,
                "preferredName": "Wei-Hsien Chen",
                "firstName": "Wei-Hsien",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2976454",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9024011",
        "articleTitle": "An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective",
        "volume": "28",
        "issue": "6",
        "startPage": "1540",
        "endPage": "1544",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086881357,
                "preferredName": "Qinyu Chen",
                "firstName": "Qinyu",
                "lastName": "Chen"
            },
            {
                "id": 37088412107,
                "preferredName": "Yan Huang",
                "firstName": "Yan",
                "lastName": "Huang"
            },
            {
                "id": 37088412314,
                "preferredName": "Rui Sun",
                "firstName": "Rui",
                "lastName": "Sun"
            },
            {
                "id": 37085869820,
                "preferredName": "Wenqing Song",
                "firstName": "Wenqing",
                "lastName": "Song"
            },
            {
                "id": 37308609800,
                "preferredName": "Zhonghai Lu",
                "firstName": "Zhonghai",
                "lastName": "Lu"
            },
            {
                "id": 37085833583,
                "preferredName": "Yuxiang Fu",
                "firstName": "Yuxiang",
                "lastName": "Fu"
            },
            {
                "id": 37280704400,
                "preferredName": "Li Li",
                "firstName": "Li",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2961736",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8957585",
        "articleTitle": "Radiation-Hardened 0.3\u20130.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications",
        "volume": "28",
        "issue": "4",
        "startPage": "1089",
        "endPage": "1093",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088347537,
                "preferredName": "Yuanyuan Han",
                "firstName": "Yuanyuan",
                "lastName": "Han"
            },
            {
                "id": 37591811100,
                "preferredName": "Xu Cheng",
                "firstName": "Xu",
                "lastName": "Cheng"
            },
            {
                "id": 37290381500,
                "preferredName": "Jun Han",
                "firstName": "Jun",
                "lastName": "Han"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3014885",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9170826",
        "articleTitle": "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL",
        "volume": "28",
        "issue": "11",
        "startPage": "2474",
        "endPage": "2478",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088539840,
                "preferredName": "Ming-Han Chou",
                "firstName": "Ming-Han",
                "lastName": "Chou"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3009270",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9199287",
        "articleTitle": "Information Storage Bit-Flipping Decoder for LDPC Codes",
        "volume": "28",
        "issue": "11",
        "startPage": "2464",
        "endPage": "2468",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086694722,
                "preferredName": "Hangxuan Cui",
                "firstName": "Hangxuan",
                "lastName": "Cui"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2993168",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9099062",
        "articleTitle": "RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs",
        "volume": "28",
        "issue": "8",
        "startPage": "1925",
        "endPage": "1929",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286374900,
                "preferredName": "Muhammad Irfan",
                "firstName": "Muhammad",
                "lastName": "Irfan"
            },
            {
                "id": 37320497100,
                "preferredName": "Zahid Ullah",
                "firstName": "Zahid",
                "lastName": "Ullah"
            },
            {
                "id": 37089795798,
                "preferredName": "Mehdi Hasan Chowdhury",
                "firstName": "Mehdi Hasan",
                "lastName": "Chowdhury"
            },
            {
                "id": 37302082500,
                "preferredName": "Ray C. C. Cheung",
                "firstName": "Ray C. C.",
                "lastName": "Cheung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3021195",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9198933",
        "articleTitle": "Fast Hybrid Karatsuba Multiplier for Type II Pentanomials",
        "volume": "28",
        "issue": "11",
        "startPage": "2459",
        "endPage": "2463",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086169456,
                "preferredName": "Yin Li",
                "firstName": "Yin",
                "lastName": "Li"
            },
            {
                "id": 37086167703,
                "preferredName": "Yu Zhang",
                "firstName": "Yu",
                "lastName": "Zhang"
            },
            {
                "id": 37088539251,
                "preferredName": "Wei He",
                "firstName": "Wei",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2963704",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8966589",
        "articleTitle": "pMOS Pass Gate Local Bitline SRAM Architecture With Virtual  $V_{\\mathrm{SS}}$  for Near-Threshold Operation",
        "volume": "28",
        "issue": "4",
        "startPage": "1079",
        "endPage": "1083",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085569008,
                "preferredName": "Juhyun Park",
                "firstName": "Juhyun",
                "lastName": "Park"
            },
            {
                "id": 37085877546,
                "preferredName": "Tae Woo Oh",
                "firstName": "Tae Woo",
                "lastName": "Oh"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2995626",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9104008",
        "articleTitle": "A 300-mV Auto Shutdown Comparator-Based Continuous Time \u0394\u2211 Modulator",
        "volume": "28",
        "issue": "8",
        "startPage": "1920",
        "endPage": "1924",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087406390,
                "preferredName": "Laxmeesha Somappa",
                "firstName": "Laxmeesha",
                "lastName": "Somappa"
            },
            {
                "id": 37570324200,
                "preferredName": "Maryam Shojaei Baghini",
                "firstName": "Maryam Shojaei",
                "lastName": "Baghini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2950129",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8902026",
        "articleTitle": "Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications",
        "volume": "28",
        "issue": "3",
        "startPage": "843",
        "endPage": "847",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088213178,
                "preferredName": "Shizhong Li",
                "firstName": "Shizhong",
                "lastName": "Li"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            },
            {
                "id": 37085851113,
                "preferredName": "Alireza Karami",
                "firstName": "Alireza",
                "lastName": "Karami"
            },
            {
                "id": 37284375300,
                "preferredName": "Dmitri Truhachev",
                "firstName": "Dmitri",
                "lastName": "Truhachev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2974202",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9018162",
        "articleTitle": "Bias-Dependent Variation in FinFET SRAM",
        "volume": "28",
        "issue": "5",
        "startPage": "1341",
        "endPage": "1344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269065400,
                "preferredName": "Randy W. Mann",
                "firstName": "Randy W.",
                "lastName": "Mann"
            },
            {
                "id": 37086666033,
                "preferredName": "Meixiong Zhao",
                "firstName": "Meixiong",
                "lastName": "Zhao"
            },
            {
                "id": 37087706691,
                "preferredName": "O Sung Kwon",
                "firstName": "O Sung",
                "lastName": "Kwon"
            },
            {
                "id": 37086820271,
                "preferredName": "Xi Cao",
                "firstName": "Xi",
                "lastName": "Cao"
            },
            {
                "id": 37268530500,
                "preferredName": "Sanjay Parihar",
                "firstName": "Sanjay",
                "lastName": "Parihar"
            },
            {
                "id": 37087618770,
                "preferredName": "Muhammed Ahosan Ul Karim",
                "firstName": "Muhammed",
                "lastName": "Ahosan Ul Karim"
            },
            {
                "id": 37354360100,
                "preferredName": "Jack Higman",
                "firstName": "Jack",
                "lastName": "Higman"
            },
            {
                "id": 37085486783,
                "preferredName": "Joseph Versaggi",
                "firstName": "Joseph",
                "lastName": "Versaggi"
            },
            {
                "id": 37307075700,
                "preferredName": "Rick Carter",
                "firstName": "Rick",
                "lastName": "Carter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2965565",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8970608",
        "articleTitle": "A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS",
        "volume": "28",
        "issue": "5",
        "startPage": "1099",
        "endPage": "1106",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086360770,
                "preferredName": "Chan-Ho Kye",
                "firstName": "Chan-Ho",
                "lastName": "Kye"
            },
            {
                "id": 37085633393,
                "preferredName": "Han-Gon Ko",
                "firstName": "Han-Gon",
                "lastName": "Ko"
            },
            {
                "id": 37085416101,
                "preferredName": "Jinhyung Lee",
                "firstName": "Jinhyung",
                "lastName": "Lee"
            },
            {
                "id": 37274430800,
                "preferredName": "Deog-Kyoon Jeong",
                "firstName": "Deog-Kyoon",
                "lastName": "Jeong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2972687",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9014506",
        "articleTitle": "Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar",
        "volume": "28",
        "issue": "5",
        "startPage": "1331",
        "endPage": "1335",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085500222,
                "preferredName": "Maliang Liu",
                "firstName": "Maliang",
                "lastName": "Liu"
            },
            {
                "id": 37086882626,
                "preferredName": "Jinhai Xiao",
                "firstName": "Jinhai",
                "lastName": "Xiao"
            },
            {
                "id": 37088384750,
                "preferredName": "Peng Luo",
                "firstName": "Peng",
                "lastName": "Luo"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            },
            {
                "id": 37367394800,
                "preferredName": "Yintang Yang",
                "firstName": "Yintang",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2952657",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8915754",
        "articleTitle": "All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion",
        "volume": "28",
        "issue": "4",
        "startPage": "1094",
        "endPage": "1098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293081900,
                "preferredName": "Chun-Chi Chen",
                "firstName": "Chun-Chi",
                "lastName": "Chen"
            },
            {
                "id": 37277259900,
                "preferredName": "Chorng-Sii Hwang",
                "firstName": "Chorng-Sii",
                "lastName": "Hwang"
            },
            {
                "id": 37088348054,
                "preferredName": "Kai-Hsiang Chang",
                "firstName": "Kai-Hsiang",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966306",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8986834",
        "articleTitle": "An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window",
        "volume": "28",
        "issue": "5",
        "startPage": "1326",
        "endPage": "1330",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088386681,
                "preferredName": "Boyang Chen",
                "firstName": "Boyang",
                "lastName": "Chen"
            },
            {
                "id": 37291523900,
                "preferredName": "Kai Liu",
                "firstName": "Kai",
                "lastName": "Liu"
            },
            {
                "id": 38551892800,
                "preferredName": "Evgeny Belyaev",
                "firstName": "Evgeny",
                "lastName": "Belyaev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940943",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8863138",
        "articleTitle": "Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers",
        "volume": "28",
        "issue": "2",
        "startPage": "317",
        "endPage": "328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38202744700,
                "preferredName": "Mohammad Saeed Ansari",
                "firstName": "Mohammad Saeed",
                "lastName": "Ansari"
            },
            {
                "id": 37085347230,
                "preferredName": "Vojtech Mrazek",
                "firstName": "Vojtech",
                "lastName": "Mrazek"
            },
            {
                "id": 37272651800,
                "preferredName": "Bruce F. Cockburn",
                "firstName": "Bruce F.",
                "lastName": "Cockburn"
            },
            {
                "id": 37272319600,
                "preferredName": "Lukas Sekanina",
                "firstName": "Lukas",
                "lastName": "Sekanina"
            },
            {
                "id": 37391766000,
                "preferredName": "Zdenek Vasicek",
                "firstName": "Zdenek",
                "lastName": "Vasicek"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2951493",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8913677",
        "articleTitle": "Mapping Spiking Neural Networks to Neuromorphic Hardware",
        "volume": "28",
        "issue": "1",
        "startPage": "76",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086861748,
                "preferredName": "Adarsha Balaji",
                "firstName": "Adarsha",
                "lastName": "Balaji"
            },
            {
                "id": 37070982100,
                "preferredName": "Anup Das",
                "firstName": "Anup",
                "lastName": "Das"
            },
            {
                "id": 37086373242,
                "preferredName": "Yuefeng Wu",
                "firstName": "Yuefeng",
                "lastName": "Wu"
            },
            {
                "id": 37086372484,
                "preferredName": "Khanh Huynh",
                "firstName": "Khanh",
                "lastName": "Huynh"
            },
            {
                "id": 37086371682,
                "preferredName": "Francesco G. Dell\u2019Anna",
                "firstName": "Francesco G.",
                "lastName": "Dell\u2019Anna"
            },
            {
                "id": 37265625900,
                "preferredName": "Giacomo Indiveri",
                "firstName": "Giacomo",
                "lastName": "Indiveri"
            },
            {
                "id": 37283096600,
                "preferredName": "Jeffrey L. Krichmar",
                "firstName": "Jeffrey L.",
                "lastName": "Krichmar"
            },
            {
                "id": 37265889400,
                "preferredName": "Nikil D. Dutt",
                "firstName": "Nikil D.",
                "lastName": "Dutt"
            },
            {
                "id": 37086090772,
                "preferredName": "Siebren Schaafsma",
                "firstName": "Siebren",
                "lastName": "Schaafsma"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2939726",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8863128",
        "articleTitle": "OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks",
        "volume": "28",
        "issue": "1",
        "startPage": "35",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086885336,
                "preferredName": "Yunxuan Yu",
                "firstName": "Yunxuan",
                "lastName": "Yu"
            },
            {
                "id": 37086881351,
                "preferredName": "Chen Wu",
                "firstName": "Chen",
                "lastName": "Wu"
            },
            {
                "id": 37087224526,
                "preferredName": "Tiandong Zhao",
                "firstName": "Tiandong",
                "lastName": "Zhao"
            },
            {
                "id": 37535218300,
                "preferredName": "Kun Wang",
                "firstName": "Kun",
                "lastName": "Wang"
            },
            {
                "id": 37269852200,
                "preferredName": "Lei He",
                "firstName": "Lei",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002779",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9130762",
        "articleTitle": "An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs",
        "volume": "28",
        "issue": "9",
        "startPage": "1953",
        "endPage": "1965",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088473708,
                "preferredName": "Chaoyang Zhu",
                "firstName": "Chaoyang",
                "lastName": "Zhu"
            },
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            },
            {
                "id": 37088474193,
                "preferredName": "Shuyuan Yang",
                "firstName": "Shuyuan",
                "lastName": "Yang"
            },
            {
                "id": 37088474319,
                "preferredName": "Ziqi Zhu",
                "firstName": "Ziqi",
                "lastName": "Zhu"
            },
            {
                "id": 37088474548,
                "preferredName": "Hejia Zhang",
                "firstName": "Hejia",
                "lastName": "Zhang"
            },
            {
                "id": 37292089400,
                "preferredName": "Haibin Shen",
                "firstName": "Haibin",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2983850",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9068497",
        "articleTitle": "High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR\u2013XNOR Cell",
        "volume": "28",
        "issue": "6",
        "startPage": "1413",
        "endPage": "1422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085889477,
                "preferredName": "Jyoti Kandpal",
                "firstName": "Jyoti",
                "lastName": "Kandpal"
            },
            {
                "id": 37396546300,
                "preferredName": "Abhishek Tomar",
                "firstName": "Abhishek",
                "lastName": "Tomar"
            },
            {
                "id": 37086314555,
                "preferredName": "Mayur Agarwal",
                "firstName": "Mayur",
                "lastName": "Agarwal"
            },
            {
                "id": 37088412174,
                "preferredName": "K. K. Sharma",
                "firstName": "K. K.",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2937206",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8836116",
        "articleTitle": "A Compact 0.3-V Class AB Bulk-Driven OTA",
        "volume": "28",
        "issue": "1",
        "startPage": "224",
        "endPage": "232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37937424000,
                "preferredName": "Tomasz Kulej",
                "firstName": "Tomasz",
                "lastName": "Kulej"
            },
            {
                "id": 37703638400,
                "preferredName": "Fabian Khateb",
                "firstName": "Fabian",
                "lastName": "Khateb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2943127",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8866755",
        "articleTitle": "Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme",
        "volume": "28",
        "issue": "2",
        "startPage": "353",
        "endPage": "362",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085820960,
                "preferredName": "Ahmet Can Mert",
                "firstName": "Ahmet Can",
                "lastName": "Mert"
            },
            {
                "id": 37722071600,
                "preferredName": "Erdin\u00e7 \u00d6zt\u00fcrk",
                "firstName": "Erdin\u00e7",
                "lastName": "\u00d6zt\u00fcrk"
            },
            {
                "id": 37424410100,
                "preferredName": "Erkay Sava\u015f",
                "firstName": "Erkay",
                "lastName": "Sava\u015f"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966292",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8976216",
        "articleTitle": "Flux-Controlled Memristor Emulator and Its Experimental Results",
        "volume": "28",
        "issue": "4",
        "startPage": "1050",
        "endPage": "1061",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086400416,
                "preferredName": "Niranjan Raj",
                "firstName": "Niranjan",
                "lastName": "Raj"
            },
            {
                "id": 37085502155,
                "preferredName": "Rajeev Kumar Ranjan",
                "firstName": "Rajeev Kumar",
                "lastName": "Ranjan"
            },
            {
                "id": 37703638400,
                "preferredName": "Fabian Khateb",
                "firstName": "Fabian",
                "lastName": "Khateb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2950087",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8918510",
        "articleTitle": "Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI",
        "volume": "28",
        "issue": "2",
        "startPage": "530",
        "endPage": "543",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087319642,
                "preferredName": "Matheus Cavalcante",
                "firstName": "Matheus",
                "lastName": "Cavalcante"
            },
            {
                "id": 37086702347,
                "preferredName": "Fabian Schuiki",
                "firstName": "Fabian",
                "lastName": "Schuiki"
            },
            {
                "id": 37086690740,
                "preferredName": "Florian Zaruba",
                "firstName": "Florian",
                "lastName": "Zaruba"
            },
            {
                "id": 38529045400,
                "preferredName": "Michael Schaffner",
                "firstName": "Michael",
                "lastName": "Schaffner"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2963678",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8966562",
        "articleTitle": "Low-Cost Stochastic Number Generators for Stochastic Computing",
        "volume": "28",
        "issue": "4",
        "startPage": "992",
        "endPage": "1001",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087229572,
                "preferredName": "Sayed Ahmad Salehi",
                "firstName": "Sayed Ahmad",
                "lastName": "Salehi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936873",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8832255",
        "articleTitle": "A Semiparallel Full-Adder in IMPLY Logic",
        "volume": "28",
        "issue": "1",
        "startPage": "297",
        "endPage": "301",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087227130,
                "preferredName": "Shokat Ganjeheizadeh Rohani",
                "firstName": "Shokat",
                "lastName": "Ganjeheizadeh Rohani"
            },
            {
                "id": 37662067200,
                "preferredName": "Nima Taherinejad",
                "firstName": "Nima",
                "lastName": "Taherinejad"
            },
            {
                "id": 37087040748,
                "preferredName": "David Radakovits",
                "firstName": "David",
                "lastName": "Radakovits"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2961602",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8957307",
        "articleTitle": "Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks",
        "volume": "28",
        "issue": "4",
        "startPage": "853",
        "endPage": "863",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086500284,
                "preferredName": "Juan Yepez",
                "firstName": "Juan",
                "lastName": "Yepez"
            },
            {
                "id": 37400893500,
                "preferredName": "Seok-Bum Ko",
                "firstName": "Seok-Bum",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935251",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8822636",
        "articleTitle": "An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS",
        "volume": "28",
        "issue": "1",
        "startPage": "87",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074185400,
                "preferredName": "Jaehyeong Sim",
                "firstName": "Jaehyeong",
                "lastName": "Sim"
            },
            {
                "id": 37087225225,
                "preferredName": "Somin Lee",
                "firstName": "Somin",
                "lastName": "Lee"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3015494",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9174651",
        "articleTitle": "Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse",
        "volume": "28",
        "issue": "11",
        "startPage": "2424",
        "endPage": "2437",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086949379,
                "preferredName": "Jinwoo Kim",
                "firstName": "Jinwoo",
                "lastName": "Kim"
            },
            {
                "id": 37087205591,
                "preferredName": "Gauthaman Murali",
                "firstName": "Gauthaman",
                "lastName": "Murali"
            },
            {
                "id": 37085340910,
                "preferredName": "Heechun Park",
                "firstName": "Heechun",
                "lastName": "Park"
            },
            {
                "id": 37087205804,
                "preferredName": "Eric Qin",
                "firstName": "Eric",
                "lastName": "Qin"
            },
            {
                "id": 37086026009,
                "preferredName": "Hyoukjun Kwon",
                "firstName": "Hyoukjun",
                "lastName": "Kwon"
            },
            {
                "id": 37086372551,
                "preferredName": "Venkata Chaitanya Krishna Chekuri",
                "firstName": "Venkata Chaitanya Krishna",
                "lastName": "Chekuri"
            },
            {
                "id": 37086862678,
                "preferredName": "Nael Mizanur Rahman",
                "firstName": "Nael Mizanur",
                "lastName": "Rahman"
            },
            {
                "id": 37086839972,
                "preferredName": "Nihar Dasari",
                "firstName": "Nihar",
                "lastName": "Dasari"
            },
            {
                "id": 37085663901,
                "preferredName": "Arvind Singh",
                "firstName": "Arvind",
                "lastName": "Singh"
            },
            {
                "id": 37350508000,
                "preferredName": "Minah Lee",
                "firstName": "Minah",
                "lastName": "Lee"
            },
            {
                "id": 37086170872,
                "preferredName": "Hakki Mert Torun",
                "firstName": "Hakki Mert",
                "lastName": "Torun"
            },
            {
                "id": 37086809034,
                "preferredName": "Kallol Roy",
                "firstName": "Kallol",
                "lastName": "Roy"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37540652000,
                "preferredName": "Tushar Krishna",
                "firstName": "Tushar",
                "lastName": "Krishna"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956524",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8936898",
        "articleTitle": "Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control",
        "volume": "28",
        "issue": "4",
        "startPage": "940",
        "endPage": "953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085792086,
                "preferredName": "Dongyuan Shi",
                "firstName": "Dongyuan",
                "lastName": "Shi"
            },
            {
                "id": 37268712600,
                "preferredName": "Woon-Seng Gan",
                "firstName": "Woon-Seng",
                "lastName": "Gan"
            },
            {
                "id": 37077031700,
                "preferredName": "Jianjun He",
                "firstName": "Jianjun",
                "lastName": "He"
            },
            {
                "id": 37086308057,
                "preferredName": "Bhan Lam",
                "firstName": "Bhan",
                "lastName": "Lam"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2939429",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8848603",
        "articleTitle": "AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers",
        "volume": "28",
        "issue": "1",
        "startPage": "115",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086561795,
                "preferredName": "Julian Faraone",
                "firstName": "Julian",
                "lastName": "Faraone"
            },
            {
                "id": 37396252100,
                "preferredName": "Martin Kumm",
                "firstName": "Martin",
                "lastName": "Kumm"
            },
            {
                "id": 37078330700,
                "preferredName": "Martin Hardieck",
                "firstName": "Martin",
                "lastName": "Hardieck"
            },
            {
                "id": 37273343400,
                "preferredName": "Peter Zipf",
                "firstName": "Peter",
                "lastName": "Zipf"
            },
            {
                "id": 37085756866,
                "preferredName": "Xueyuan Liu",
                "firstName": "Xueyuan",
                "lastName": "Liu"
            },
            {
                "id": 37695022400,
                "preferredName": "David Boland",
                "firstName": "David",
                "lastName": "Boland"
            },
            {
                "id": 37271572600,
                "preferredName": "Philip H. W. Leong",
                "firstName": "Philip H. W.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3004602",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9141420",
        "articleTitle": "PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions",
        "volume": "28",
        "issue": "9",
        "startPage": "2014",
        "endPage": "2027",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088340009,
                "preferredName": "Hongxi Dong",
                "firstName": "Hongxi",
                "lastName": "Dong"
            },
            {
                "id": 37088474509,
                "preferredName": "Manzhen Wang",
                "firstName": "Manzhen",
                "lastName": "Wang"
            },
            {
                "id": 37086493094,
                "preferredName": "Yuanyong Luo",
                "firstName": "Yuanyong",
                "lastName": "Luo"
            },
            {
                "id": 37088342056,
                "preferredName": "Muhan Zheng",
                "firstName": "Muhan",
                "lastName": "Zheng"
            },
            {
                "id": 37088474215,
                "preferredName": "Mengyu An",
                "firstName": "Mengyu",
                "lastName": "An"
            },
            {
                "id": 37391682500,
                "preferredName": "Yajun Ha",
                "firstName": "Yajun",
                "lastName": "Ha"
            },
            {
                "id": 37593700500,
                "preferredName": "Hongbing Pan",
                "firstName": "Hongbing",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2955865",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8956093",
        "articleTitle": "Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications",
        "volume": "28",
        "issue": "3",
        "startPage": "848",
        "endPage": "852",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086610240,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37293027900,
                "preferredName": "Junning Chen",
                "firstName": "Junning",
                "lastName": "Chen"
            },
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940649",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8867863",
        "articleTitle": "Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks",
        "volume": "28",
        "issue": "1",
        "startPage": "48",
        "endPage": "61",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086056295,
                "preferredName": "Shihui Yin",
                "firstName": "Shihui",
                "lastName": "Yin"
            },
            {
                "id": 37085424522,
                "preferredName": "Zhewei Jiang",
                "firstName": "Zhewei",
                "lastName": "Jiang"
            },
            {
                "id": 37085616940,
                "preferredName": "Minkyu Kim",
                "firstName": "Minkyu",
                "lastName": "Kim"
            },
            {
                "id": 37087226797,
                "preferredName": "Tushar Gupta",
                "firstName": "Tushar",
                "lastName": "Gupta"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            },
            {
                "id": 37085457143,
                "preferredName": "Jae-Sun Seo",
                "firstName": "Jae-Sun",
                "lastName": "Seo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2995741",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9106411",
        "articleTitle": "Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks",
        "volume": "28",
        "issue": "7",
        "startPage": "1545",
        "endPage": "1556",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086885336,
                "preferredName": "Yunxuan Yu",
                "firstName": "Yunxuan",
                "lastName": "Yu"
            },
            {
                "id": 37087224526,
                "preferredName": "Tiandong Zhao",
                "firstName": "Tiandong",
                "lastName": "Zhao"
            },
            {
                "id": 38466307600,
                "preferredName": "Mingyu Wang",
                "firstName": "Mingyu",
                "lastName": "Wang"
            },
            {
                "id": 37535218300,
                "preferredName": "Kun Wang",
                "firstName": "Kun",
                "lastName": "Wang"
            },
            {
                "id": 37269852200,
                "preferredName": "Lei He",
                "firstName": "Lei",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947639",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8889770",
        "articleTitle": "POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator",
        "volume": "28",
        "issue": "3",
        "startPage": "838",
        "endPage": "842",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088221099,
                "preferredName": "Erfan Bank-Tavakoli",
                "firstName": "Erfan",
                "lastName": "Bank-Tavakoli"
            },
            {
                "id": 37088215076,
                "preferredName": "Seyed Abolfazl Ghasemzadeh",
                "firstName": "Seyed Abolfazl",
                "lastName": "Ghasemzadeh"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3023054",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9204691",
        "articleTitle": "Design Methodology for Distributed Large-Scale ERSFQ Bias Networks",
        "volume": "28",
        "issue": "11",
        "startPage": "2438",
        "endPage": "2447",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086177648,
                "preferredName": "Gleb Krylov",
                "firstName": "Gleb",
                "lastName": "Krylov"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2979269",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9046287",
        "articleTitle": "PUF-Based Secure Chaotic Random Number Generator Design Methodology",
        "volume": "28",
        "issue": "7",
        "startPage": "1740",
        "endPage": "1744",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088429569,
                "preferredName": "Srisubha Kalanadhabhatta",
                "firstName": "Srisubha",
                "lastName": "Kalanadhabhatta"
            },
            {
                "id": 37088429950,
                "preferredName": "Deepak Kumar",
                "firstName": "Deepak",
                "lastName": "Kumar"
            },
            {
                "id": 37085579382,
                "preferredName": "Kiran Kumar Anumandla",
                "firstName": "Kiran Kumar",
                "lastName": "Anumandla"
            },
            {
                "id": 37088429074,
                "preferredName": "S. Ashish Reddy",
                "firstName": "S. Ashish",
                "lastName": "Reddy"
            },
            {
                "id": 37541105800,
                "preferredName": "Amit Acharyya",
                "firstName": "Amit",
                "lastName": "Acharyya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3015391",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9170828",
        "articleTitle": "A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions",
        "volume": "28",
        "issue": "12",
        "startPage": "2540",
        "endPage": "2550",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088563945,
                "preferredName": "Yusheng Xie",
                "firstName": "Yusheng",
                "lastName": "Xie"
            },
            {
                "id": 37085427533,
                "preferredName": "Alex Noel Joseph Raj",
                "firstName": "Alex Noel",
                "lastName": "Joseph Raj"
            },
            {
                "id": 37088561617,
                "preferredName": "Zhendong Hu",
                "firstName": "Zhendong",
                "lastName": "Hu"
            },
            {
                "id": 37088562096,
                "preferredName": "Shaohaohan Huang",
                "firstName": "Shaohaohan",
                "lastName": "Huang"
            },
            {
                "id": 38548520100,
                "preferredName": "Zhun Fan",
                "firstName": "Zhun",
                "lastName": "Fan"
            },
            {
                "id": 37267590000,
                "preferredName": "Miroslav Joler",
                "firstName": "Miroslav",
                "lastName": "Joler"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3028848",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9234102",
        "articleTitle": "Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory",
        "volume": "28",
        "issue": "12",
        "startPage": "2636",
        "endPage": "2649",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088562436,
                "preferredName": "Yuzong Chen",
                "firstName": "Yuzong",
                "lastName": "Chen"
            },
            {
                "id": 37089184279,
                "preferredName": "Lu Lu",
                "firstName": "Lu",
                "lastName": "Lu"
            },
            {
                "id": 37086993761,
                "preferredName": "Bongjin Kim",
                "firstName": "Bongjin",
                "lastName": "Kim"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942267",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8866734",
        "articleTitle": "A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses",
        "volume": "28",
        "issue": "1",
        "startPage": "62",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085846194,
                "preferredName": "Kangjun Bai",
                "firstName": "Kangjun",
                "lastName": "Bai"
            },
            {
                "id": 37086953381,
                "preferredName": "Qiyuan An",
                "firstName": "Qiyuan",
                "lastName": "An"
            },
            {
                "id": 37293117400,
                "preferredName": "Lingjia Liu",
                "firstName": "Lingjia",
                "lastName": "Liu"
            },
            {
                "id": 37085405402,
                "preferredName": "Yang Yi",
                "firstName": "Yang",
                "lastName": "Yi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3009225",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9149647",
        "articleTitle": "GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures",
        "volume": "28",
        "issue": "11",
        "startPage": "2383",
        "endPage": "2396",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086125578,
                "preferredName": "Takuya Kojima",
                "firstName": "Takuya",
                "lastName": "Kojima"
            },
            {
                "id": 37087098288,
                "preferredName": "Nguyen Anh Vu Doan",
                "firstName": "Nguyen Anh Vu",
                "lastName": "Doan"
            },
            {
                "id": 37280731600,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2976734",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9037185",
        "articleTitle": "Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs",
        "volume": "28",
        "issue": "6",
        "startPage": "1513",
        "endPage": "1526",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086936118,
                "preferredName": "Sanmitra Banerjee",
                "firstName": "Sanmitra",
                "lastName": "Banerjee"
            },
            {
                "id": 37086604262,
                "preferredName": "Arjun Chaudhuri",
                "firstName": "Arjun",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2945982",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8946871",
        "articleTitle": "A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator",
        "volume": "28",
        "issue": "2",
        "startPage": "565",
        "endPage": "575",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085511719,
                "preferredName": "Rongdi Sun",
                "firstName": "Rongdi",
                "lastName": "Sun"
            },
            {
                "id": 37086497523,
                "preferredName": "Jiuchao Qian",
                "firstName": "Jiuchao",
                "lastName": "Qian"
            },
            {
                "id": 37087319397,
                "preferredName": "Romero Hung Jose",
                "firstName": "Romero Hung",
                "lastName": "Jose"
            },
            {
                "id": 752901676329182,
                "preferredName": "Zheng Gong",
                "firstName": "Zheng",
                "lastName": "Gong"
            },
            {
                "id": 37086881317,
                "preferredName": "Ruihang Miao",
                "firstName": "Ruihang",
                "lastName": "Miao"
            },
            {
                "id": 37086882954,
                "preferredName": "Wuyang Xue",
                "firstName": "Wuyang",
                "lastName": "Xue"
            },
            {
                "id": 37402099000,
                "preferredName": "Peilin Liu",
                "firstName": "Peilin",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017707",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9187277",
        "articleTitle": "A 2\u201324-GHz 360\u00b0 Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network",
        "volume": "28",
        "issue": "12",
        "startPage": "2623",
        "endPage": "2635",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085728671,
                "preferredName": "Tso-Wei Li",
                "firstName": "Tso-Wei",
                "lastName": "Li"
            },
            {
                "id": 37076021200,
                "preferredName": "Jong Seok Park",
                "firstName": "Jong Seok",
                "lastName": "Park"
            },
            {
                "id": 37538488700,
                "preferredName": "Hua Wang",
                "firstName": "Hua",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3011648",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9159667",
        "articleTitle": "Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO",
        "volume": "28",
        "issue": "11",
        "startPage": "2280",
        "endPage": "2289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086509868,
                "preferredName": "Mohammadhadi Danesh",
                "firstName": "Mohammadhadi",
                "lastName": "Danesh"
            },
            {
                "id": 37086599252,
                "preferredName": "Aishwarya Bahudhanam Venkatasubramaniyan",
                "firstName": "Aishwarya Bahudhanam",
                "lastName": "Venkatasubramaniyan"
            },
            {
                "id": 37085452815,
                "preferredName": "Gaurav Kapoor",
                "firstName": "Gaurav",
                "lastName": "Kapoor"
            },
            {
                "id": 37088538863,
                "preferredName": "Naveen Ramesh",
                "firstName": "Naveen",
                "lastName": "Ramesh"
            },
            {
                "id": 37088491364,
                "preferredName": "Sudarsan Sadasivuni",
                "firstName": "Sudarsan",
                "lastName": "Sadasivuni"
            },
            {
                "id": 37086175084,
                "preferredName": "Sanjeev Tannirkulam Chandrasekaran",
                "firstName": "Sanjeev Tannirkulam",
                "lastName": "Chandrasekaran"
            },
            {
                "id": 38552853100,
                "preferredName": "Arindam Sanyal",
                "firstName": "Arindam",
                "lastName": "Sanyal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2978874",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9046862",
        "articleTitle": "Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling",
        "volume": "28",
        "issue": "5",
        "startPage": "1207",
        "endPage": "1220",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38491402100,
                "preferredName": "Hassan Afzali-Kusha",
                "firstName": "Hassan",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37088386495,
                "preferredName": "Marzieh Vaeztourshizi",
                "firstName": "Marzieh",
                "lastName": "Vaeztourshizi"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2999414",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9122025",
        "articleTitle": "A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection",
        "volume": "28",
        "issue": "8",
        "startPage": "1757",
        "endPage": "1769",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086528475,
                "preferredName": "Fernando Lavalle-Aviles",
                "firstName": "Fernando",
                "lastName": "Lavalle-Aviles"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2993045",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9097464",
        "articleTitle": "TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks",
        "volume": "28",
        "issue": "7",
        "startPage": "1567",
        "endPage": "1577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085786568,
                "preferredName": "Shubham Jain",
                "firstName": "Shubham",
                "lastName": "Jain"
            },
            {
                "id": 37279067800,
                "preferredName": "Sumeet Kumar Gupta",
                "firstName": "Sumeet Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2993059",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9096624",
        "articleTitle": "A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF\u201312 nF) Using Active Parallel Compensation",
        "volume": "28",
        "issue": "7",
        "startPage": "1621",
        "endPage": "1629",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088428799,
                "preferredName": "Samuel Annor Fordjour",
                "firstName": "Samuel Annor",
                "lastName": "Fordjour"
            },
            {
                "id": 37085594678,
                "preferredName": "Joseph Riad",
                "firstName": "Joseph",
                "lastName": "Riad"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2962080",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959402",
        "articleTitle": "DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction",
        "volume": "28",
        "issue": "4",
        "startPage": "1030",
        "endPage": "1042",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088347479,
                "preferredName": "Dave Y.-W. Lin",
                "firstName": "Dave Y.-W.",
                "lastName": "Lin"
            },
            {
                "id": 37292686100,
                "preferredName": "Charles H.-P. Wen",
                "firstName": "Charles H.-P.",
                "lastName": "Wen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2968552",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8989982",
        "articleTitle": "SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain",
        "volume": "28",
        "issue": "4",
        "startPage": "954",
        "endPage": "967",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085806668,
                "preferredName": "Shervin Roshanisefat",
                "firstName": "Shervin",
                "lastName": "Roshanisefat"
            },
            {
                "id": 37087390076,
                "preferredName": "Hadi Mardani Kamali",
                "firstName": "Hadi",
                "lastName": "Mardani Kamali"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 37547578200,
                "preferredName": "Avesta Sasan",
                "firstName": "Avesta",
                "lastName": "Sasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2983458",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9068450",
        "articleTitle": "Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations",
        "volume": "28",
        "issue": "6",
        "startPage": "1403",
        "endPage": "1412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468723800,
                "preferredName": "Amir Fathi",
                "firstName": "Amir",
                "lastName": "Fathi"
            },
            {
                "id": 37543145000,
                "preferredName": "Behbood Mashoufi",
                "firstName": "Behbood",
                "lastName": "Mashoufi"
            },
            {
                "id": 37704702600,
                "preferredName": "Sarkis Azizian",
                "firstName": "Sarkis",
                "lastName": "Azizian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2975050",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9019604",
        "articleTitle": "Efficient Architectures for Multigigabit CCSDS LDPC Encoders",
        "volume": "28",
        "issue": "5",
        "startPage": "1118",
        "endPage": "1127",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37577142400,
                "preferredName": "Dimitris Theodoropoulos",
                "firstName": "Dimitris",
                "lastName": "Theodoropoulos"
            },
            {
                "id": 37276966100,
                "preferredName": "Nektarios Kranitis",
                "firstName": "Nektarios",
                "lastName": "Kranitis"
            },
            {
                "id": 37085671632,
                "preferredName": "Antonis Tsigkanos",
                "firstName": "Antonis",
                "lastName": "Tsigkanos"
            },
            {
                "id": 37276972300,
                "preferredName": "Antonios Paschalis",
                "firstName": "Antonios",
                "lastName": "Paschalis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2976131",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9025773",
        "articleTitle": "Design of Approximate Booth Squarer for Error-Tolerant Computing",
        "volume": "28",
        "issue": "5",
        "startPage": "1230",
        "endPage": "1241",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088387844,
                "preferredName": "K. Manikantta Reddy",
                "firstName": "K.",
                "lastName": "Manikantta Reddy"
            },
            {
                "id": 37085381545,
                "preferredName": "M. H. Vasantha",
                "firstName": "M. H.",
                "lastName": "Vasantha"
            },
            {
                "id": 37085710228,
                "preferredName": "Y. B. Nithin Kumar",
                "firstName": "Y. B.",
                "lastName": "Nithin Kumar"
            },
            {
                "id": 37085786330,
                "preferredName": "Devesh Dwivedi",
                "firstName": "Devesh",
                "lastName": "Dwivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2972392",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9027953",
        "articleTitle": "PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping",
        "volume": "28",
        "issue": "5",
        "startPage": "1302",
        "endPage": "1315",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086127535,
                "preferredName": "Yiran Du",
                "firstName": "Yiran",
                "lastName": "Du"
            },
            {
                "id": 37349976200,
                "preferredName": "Wei Li",
                "firstName": "Wei",
                "lastName": "Li"
            },
            {
                "id": 37398848500,
                "preferredName": "Zibin Dai",
                "firstName": "Zibin",
                "lastName": "Dai"
            },
            {
                "id": 37408726500,
                "preferredName": "Longmei Nan",
                "firstName": "Longmei",
                "lastName": "Nan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017595",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9179010",
        "articleTitle": "Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption",
        "volume": "28",
        "issue": "11",
        "startPage": "2300",
        "endPage": "2313",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086963417,
                "preferredName": "Dayane Reis",
                "firstName": "Dayane",
                "lastName": "Reis"
            },
            {
                "id": 37088515202,
                "preferredName": "Jonathan Takeshita",
                "firstName": "Jonathan",
                "lastName": "Takeshita"
            },
            {
                "id": 37072269000,
                "preferredName": "Taeho Jung",
                "firstName": "Taeho",
                "lastName": "Jung"
            },
            {
                "id": 37274671800,
                "preferredName": "Michael Niemier",
                "firstName": "Michael",
                "lastName": "Niemier"
            },
            {
                "id": 37280709800,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": "Xiaobo Sharon",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3014155",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9165861",
        "articleTitle": "PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications",
        "volume": "28",
        "issue": "10",
        "startPage": "2196",
        "endPage": "2209",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085742079,
                "preferredName": "Wei Yan",
                "firstName": "Wei",
                "lastName": "Yan"
            },
            {
                "id": 37710689000,
                "preferredName": "Ning Zhang",
                "firstName": "Ning",
                "lastName": "Zhang"
            },
            {
                "id": 37085453331,
                "preferredName": "Laurent L. Njilla",
                "firstName": "Laurent L.",
                "lastName": "Njilla"
            },
            {
                "id": 37537457800,
                "preferredName": "Xuan Zhang",
                "firstName": "Xuan",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2968904",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8998304",
        "articleTitle": "Design Space Exploration for Chiplet-Assembly-Based Processors",
        "volume": "28",
        "issue": "4",
        "startPage": "1062",
        "endPage": "1073",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086018216,
                "preferredName": "Saptadeep Pal",
                "firstName": "Saptadeep",
                "lastName": "Pal"
            },
            {
                "id": 37085843664,
                "preferredName": "Daniel Petrisko",
                "firstName": "Daniel",
                "lastName": "Petrisko"
            },
            {
                "id": 37709981500,
                "preferredName": "Rakesh Kumar",
                "firstName": "Rakesh",
                "lastName": "Kumar"
            },
            {
                "id": 37275298800,
                "preferredName": "Puneet Gupta",
                "firstName": "Puneet",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3020164",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9195017",
        "articleTitle": "High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1",
        "volume": "28",
        "issue": "11",
        "startPage": "2397",
        "endPage": "2409",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085671632,
                "preferredName": "Antonis Tsigkanos",
                "firstName": "Antonis",
                "lastName": "Tsigkanos"
            },
            {
                "id": 37276966100,
                "preferredName": "Nektarios Kranitis",
                "firstName": "Nektarios",
                "lastName": "Kranitis"
            },
            {
                "id": 37577142400,
                "preferredName": "Dimitris Theodoropoulos",
                "firstName": "Dimitris",
                "lastName": "Theodoropoulos"
            },
            {
                "id": 37276972300,
                "preferredName": "Antonios Paschalis",
                "firstName": "Antonios",
                "lastName": "Paschalis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940197",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8851289",
        "articleTitle": "Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires",
        "volume": "28",
        "issue": "2",
        "startPage": "421",
        "endPage": "432",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086276782,
                "preferredName": "Liang Chen",
                "firstName": "Liang",
                "lastName": "Chen"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            },
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37086280370,
                "preferredName": "Shaoyi Peng",
                "firstName": "Shaoyi",
                "lastName": "Peng"
            },
            {
                "id": 37534668000,
                "preferredName": "Min Tang",
                "firstName": "Min",
                "lastName": "Tang"
            },
            {
                "id": 37278004000,
                "preferredName": "Junfa Mao",
                "firstName": "Junfa",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2999514",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9115308",
        "articleTitle": "Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting",
        "volume": "28",
        "issue": "9",
        "startPage": "1979",
        "endPage": "1992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396058900,
                "preferredName": "Anirban Sengupta",
                "firstName": "Anirban",
                "lastName": "Sengupta"
            },
            {
                "id": 37086585892,
                "preferredName": "Mahendra Rathor",
                "firstName": "Mahendra",
                "lastName": "Rathor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3008423",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9144639",
        "articleTitle": "A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology",
        "volume": "28",
        "issue": "10",
        "startPage": "2089",
        "endPage": "2098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37714500300,
                "preferredName": "Wei Deng",
                "firstName": "Wei",
                "lastName": "Deng"
            },
            {
                "id": 37061009300,
                "preferredName": "Rui Wu",
                "firstName": "Rui",
                "lastName": "Wu"
            },
            {
                "id": 37086556263,
                "preferredName": "Zhijie Chen",
                "firstName": "Zhijie",
                "lastName": "Chen"
            },
            {
                "id": 37086223280,
                "preferredName": "Manlai Ding",
                "firstName": "Manlai",
                "lastName": "Ding"
            },
            {
                "id": 37072383800,
                "preferredName": "Haikun Jia",
                "firstName": "Haikun",
                "lastName": "Jia"
            },
            {
                "id": 37337830200,
                "preferredName": "Baoyong Chi",
                "firstName": "Baoyong",
                "lastName": "Chi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936260",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8832235",
        "articleTitle": "A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement",
        "volume": "28",
        "issue": "1",
        "startPage": "101",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37677900600,
                "preferredName": "Jin Woo Park",
                "firstName": "Jin Woo",
                "lastName": "Park"
            },
            {
                "id": 37086530348,
                "preferredName": "Hyokeun Lee",
                "firstName": "Hyokeun",
                "lastName": "Lee"
            },
            {
                "id": 37086569944,
                "preferredName": "Boyeal Kim",
                "firstName": "Boyeal",
                "lastName": "Kim"
            },
            {
                "id": 37089653112,
                "preferredName": "Dong-Goo Kang",
                "firstName": "Dong-Goo",
                "lastName": "Kang"
            },
            {
                "id": 37438611600,
                "preferredName": "Seung Oh Jin",
                "firstName": "Seung Oh",
                "lastName": "Jin"
            },
            {
                "id": 38581306900,
                "preferredName": "Hyun Kim",
                "firstName": "Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37280120400,
                "preferredName": "Hyuk-Jae Lee",
                "firstName": "Hyuk-Jae",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2948141",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8888247",
        "articleTitle": "Static Power Side-Channel Analysis\u2014An Investigation of Measurement Factors",
        "volume": "28",
        "issue": "2",
        "startPage": "376",
        "endPage": "389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086081876,
                "preferredName": "Thorben Moos",
                "firstName": "Thorben",
                "lastName": "Moos"
            },
            {
                "id": 37397075200,
                "preferredName": "Amir Moradi",
                "firstName": "Amir",
                "lastName": "Moradi"
            },
            {
                "id": 37085762094,
                "preferredName": "Bastian Richter",
                "firstName": "Bastian",
                "lastName": "Richter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2950961",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8910348",
        "articleTitle": "A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique",
        "volume": "28",
        "issue": "3",
        "startPage": "700",
        "endPage": "713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38546914800,
                "preferredName": "Nandini Vitee",
                "firstName": "Nandini",
                "lastName": "Vitee"
            },
            {
                "id": 37297602000,
                "preferredName": "Harikrishnan Ramiah",
                "firstName": "Harikrishnan",
                "lastName": "Ramiah"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37085444225,
                "preferredName": "Jun Yin",
                "firstName": "Jun",
                "lastName": "Yin"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3013724",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9170577",
        "articleTitle": "Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata",
        "volume": "28",
        "issue": "12",
        "startPage": "2530",
        "endPage": "2539",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085389998,
                "preferredName": "Ali Newaz Bahar",
                "firstName": "Ali Newaz",
                "lastName": "Bahar"
            },
            {
                "id": 37282919600,
                "preferredName": "Khan A. Wahid",
                "firstName": "Khan A.",
                "lastName": "Wahid"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2946516",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8891746",
        "articleTitle": "Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling",
        "volume": "28",
        "issue": "3",
        "startPage": "823",
        "endPage": "827",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38243713500,
                "preferredName": "Mohammad Bavandpour",
                "firstName": "Mohammad",
                "lastName": "Bavandpour"
            },
            {
                "id": 37085722737,
                "preferredName": "Shubham Sahay",
                "firstName": "Shubham",
                "lastName": "Sahay"
            },
            {
                "id": 37086266214,
                "preferredName": "Mohammad R. Mahmoodi",
                "firstName": "Mohammad R.",
                "lastName": "Mahmoodi"
            },
            {
                "id": 37295154200,
                "preferredName": "Dmitri Strukov",
                "firstName": "Dmitri",
                "lastName": "Strukov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959847",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8948355",
        "articleTitle": "GH CORDIC-Based Architecture for Computing  $N$ th Root of Single-Precision Floating-Point Number",
        "volume": "28",
        "issue": "4",
        "startPage": "864",
        "endPage": "875",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086494640,
                "preferredName": "Yuxuan Wang",
                "firstName": "Yuxuan",
                "lastName": "Wang"
            },
            {
                "id": 37086493094,
                "preferredName": "Yuanyong Luo",
                "firstName": "Yuanyong",
                "lastName": "Luo"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37086924974,
                "preferredName": "Qinghong Shen",
                "firstName": "Qinghong",
                "lastName": "Shen"
            },
            {
                "id": 37593700500,
                "preferredName": "Hongbing Pan",
                "firstName": "Hongbing",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3011522",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9160878",
        "articleTitle": "Memristive Computational Memory Using Memristor Overwrite Logic (MOL)",
        "volume": "28",
        "issue": "11",
        "startPage": "2370",
        "endPage": "2382",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088539256,
                "preferredName": "Khaled Alhaj Ali",
                "firstName": "Khaled",
                "lastName": "Alhaj Ali"
            },
            {
                "id": 37085872230,
                "preferredName": "Mostafa Rizk",
                "firstName": "Mostafa",
                "lastName": "Rizk"
            },
            {
                "id": 37276706200,
                "preferredName": "Amer Baghdadi",
                "firstName": "Amer",
                "lastName": "Baghdadi"
            },
            {
                "id": 37294409400,
                "preferredName": "Jean-Philippe Diguet",
                "firstName": "Jean-Philippe",
                "lastName": "Diguet"
            },
            {
                "id": 37266363700,
                "preferredName": "Jalal Jomaah",
                "firstName": "Jalal",
                "lastName": "Jomaah"
            },
            {
                "id": 37313173400,
                "preferredName": "Naoya Onizawa",
                "firstName": "Naoya",
                "lastName": "Onizawa"
            },
            {
                "id": 37283370100,
                "preferredName": "Takahiro Hanyu",
                "firstName": "Takahiro",
                "lastName": "Hanyu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2975876",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9037195",
        "articleTitle": "A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology",
        "volume": "28",
        "issue": "6",
        "startPage": "1485",
        "endPage": "1495",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061463600,
                "preferredName": "Ahmet Turan Erozan",
                "firstName": "Ahmet Turan",
                "lastName": "Erozan"
            },
            {
                "id": 37088411844,
                "preferredName": "Guan Ying Wang",
                "firstName": "Guan Ying",
                "lastName": "Wang"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37085556435,
                "preferredName": "Jasmin Aghassi-Hagmann",
                "firstName": "Jasmin",
                "lastName": "Aghassi-Hagmann"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2982473",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9068475",
        "articleTitle": "Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations",
        "volume": "28",
        "issue": "6",
        "startPage": "1435",
        "endPage": "1448",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38188966500,
                "preferredName": "Samaneh Ghandali",
                "firstName": "Samaneh",
                "lastName": "Ghandali"
            },
            {
                "id": 37086081876,
                "preferredName": "Thorben Moos",
                "firstName": "Thorben",
                "lastName": "Moos"
            },
            {
                "id": 37397075200,
                "preferredName": "Amir Moradi",
                "firstName": "Amir",
                "lastName": "Moradi"
            },
            {
                "id": 37282655400,
                "preferredName": "Christof Paar",
                "firstName": "Christof",
                "lastName": "Paar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2939708",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8848872",
        "articleTitle": "A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network",
        "volume": "28",
        "issue": "1",
        "startPage": "212",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38245829000,
                "preferredName": "A. R. Aravinth Kumar",
                "firstName": "A. R. Aravinth",
                "lastName": "Kumar"
            },
            {
                "id": 37532574700,
                "preferredName": "Ashudeb Dutta",
                "firstName": "Ashudeb",
                "lastName": "Dutta"
            },
            {
                "id": 37887365400,
                "preferredName": "Bibhu Datta Sahoo",
                "firstName": "Bibhu Datta",
                "lastName": "Sahoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2980306",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9051802",
        "articleTitle": "A 1036-F2/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF",
        "volume": "28",
        "issue": "6",
        "startPage": "1449",
        "endPage": "1460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089918609,
                "preferredName": "Qiang Zhao",
                "firstName": "Qiang",
                "lastName": "Zhao"
            },
            {
                "id": 37088199511,
                "preferredName": "Yiheng Wu",
                "firstName": "Yiheng",
                "lastName": "Wu"
            },
            {
                "id": 38550947700,
                "preferredName": "Xiaojin Zhao",
                "firstName": "Xiaojin",
                "lastName": "Zhao"
            },
            {
                "id": 37072459300,
                "preferredName": "Yuan Cao",
                "firstName": "Yuan",
                "lastName": "Cao"
            },
            {
                "id": 37276902700,
                "preferredName": "Chip-Hong Chang",
                "firstName": "Chip-Hong",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3005413",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9146172",
        "articleTitle": "High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter",
        "volume": "28",
        "issue": "10",
        "startPage": "2171",
        "endPage": "2181",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37313173400,
                "preferredName": "Naoya Onizawa",
                "firstName": "Naoya",
                "lastName": "Onizawa"
            },
            {
                "id": 37086432332,
                "preferredName": "Shogo Mukaida",
                "firstName": "Shogo",
                "lastName": "Mukaida"
            },
            {
                "id": 37085384989,
                "preferredName": "Akira Tamakoshi",
                "firstName": "Akira",
                "lastName": "Tamakoshi"
            },
            {
                "id": 37086595581,
                "preferredName": "Hitoshi Yamagata",
                "firstName": "Hitoshi",
                "lastName": "Yamagata"
            },
            {
                "id": 37086595161,
                "preferredName": "Hiroyuki Fujita",
                "firstName": "Hiroyuki",
                "lastName": "Fujita"
            },
            {
                "id": 37283370100,
                "preferredName": "Takahiro Hanyu",
                "firstName": "Takahiro",
                "lastName": "Hanyu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2949733",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8896870",
        "articleTitle": "EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification",
        "volume": "28",
        "issue": "2",
        "startPage": "363",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086600940,
                "preferredName": "Andrew Stern",
                "firstName": "Andrew",
                "lastName": "Stern"
            },
            {
                "id": 37086377238,
                "preferredName": "Ulbert Botero",
                "firstName": "Ulbert",
                "lastName": "Botero"
            },
            {
                "id": 37085675516,
                "preferredName": "Fahim Rahman",
                "firstName": "Fahim",
                "lastName": "Rahman"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2955925",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8935206",
        "articleTitle": "A 75-Gb/s/mm2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm",
        "volume": "28",
        "issue": "4",
        "startPage": "926",
        "endPage": "939",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085900971,
                "preferredName": "Henry Lopez",
                "firstName": "Henry",
                "lastName": "Lopez"
            },
            {
                "id": 37086269147,
                "preferredName": "Hsun-Wei Chan",
                "firstName": "Hsun-Wei",
                "lastName": "Chan"
            },
            {
                "id": 37086883802,
                "preferredName": "Kang-Lun Chiu",
                "firstName": "Kang-Lun",
                "lastName": "Chiu"
            },
            {
                "id": 37530250500,
                "preferredName": "Pei-Yun Tsai",
                "firstName": "Pei-Yun",
                "lastName": "Tsai"
            },
            {
                "id": 37270102100,
                "preferredName": "Shyh-Jye Jerry Jou",
                "firstName": "Shyh-Jye Jerry",
                "lastName": "Jou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936815",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8826377",
        "articleTitle": "Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise",
        "volume": "28",
        "issue": "1",
        "startPage": "233",
        "endPage": "242",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086359494,
                "preferredName": "Huan Yu",
                "firstName": "Huan",
                "lastName": "Yu"
            },
            {
                "id": 38179969500,
                "preferredName": "Tim Michalka",
                "firstName": "Tim",
                "lastName": "Michalka"
            },
            {
                "id": 37085346451,
                "preferredName": "Mourad Larbi",
                "firstName": "Mourad",
                "lastName": "Larbi"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2962606",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959406",
        "articleTitle": "High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters",
        "volume": "28",
        "issue": "4",
        "startPage": "904",
        "endPage": "913",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280841000,
                "preferredName": "Poki Chen",
                "firstName": "Poki",
                "lastName": "Chen"
            },
            {
                "id": 37088349090,
                "preferredName": "Jian-Ting Lan",
                "firstName": "Jian-Ting",
                "lastName": "Lan"
            },
            {
                "id": 37088348187,
                "preferredName": "Ruei-Ting Wang",
                "firstName": "Ruei-Ting",
                "lastName": "Wang"
            },
            {
                "id": 37088348739,
                "preferredName": "Nguyen My Qui",
                "firstName": "Nguyen",
                "lastName": "My Qui"
            },
            {
                "id": 37088348030,
                "preferredName": "John Carl Joel S. Marquez",
                "firstName": "John Carl Joel S.",
                "lastName": "Marquez"
            },
            {
                "id": 37273586300,
                "preferredName": "Seiji Kajihara",
                "firstName": "Seiji",
                "lastName": "Kajihara"
            },
            {
                "id": 38251826800,
                "preferredName": "Yousuke Miyake",
                "firstName": "Yousuke",
                "lastName": "Miyake"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2943686",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8887533",
        "articleTitle": "Interconnect-Based PUF With Signature Uniqueness Enhancement",
        "volume": "28",
        "issue": "2",
        "startPage": "339",
        "endPage": "352",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085838714,
                "preferredName": "Liting Yu",
                "firstName": "Liting",
                "lastName": "Yu"
            },
            {
                "id": 37407482200,
                "preferredName": "Xiaoxiao Wang",
                "firstName": "Xiaoxiao",
                "lastName": "Wang"
            },
            {
                "id": 37085675516,
                "preferredName": "Fahim Rahman",
                "firstName": "Fahim",
                "lastName": "Rahman"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2934899",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8818310",
        "articleTitle": "A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications",
        "volume": "28",
        "issue": "1",
        "startPage": "243",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086080674,
                "preferredName": "Dashan Pan",
                "firstName": "Dashan",
                "lastName": "Pan"
            },
            {
                "id": 37087227787,
                "preferredName": "Chao Ma",
                "firstName": "Chao",
                "lastName": "Ma"
            },
            {
                "id": 37087225615,
                "preferredName": "Lanqi Cheng",
                "firstName": "Lanqi",
                "lastName": "Cheng"
            },
            {
                "id": 37269895900,
                "preferredName": "Hao Min",
                "firstName": "Hao",
                "lastName": "Min"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2968365",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "9005222",
        "articleTitle": "ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs",
        "volume": "28",
        "issue": "4",
        "startPage": "1084",
        "endPage": "1088",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086366620,
                "preferredName": "Inayat Ullah",
                "firstName": "Inayat",
                "lastName": "Ullah"
            },
            {
                "id": 37292636200,
                "preferredName": "Joon-Sung Yang",
                "firstName": "Joon-Sung",
                "lastName": "Yang"
            },
            {
                "id": 37403919800,
                "preferredName": "Jaeyong Chung",
                "firstName": "Jaeyong",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947534",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8891745",
        "articleTitle": "A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- $\\mu$ m CMOS Process",
        "volume": "28",
        "issue": "2",
        "startPage": "403",
        "endPage": "413",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087317922,
                "preferredName": "Kan Li",
                "firstName": "Kan",
                "lastName": "Li"
            },
            {
                "id": 37086539592,
                "preferredName": "Xiao Xiao",
                "firstName": "Xiao",
                "lastName": "Xiao"
            },
            {
                "id": 37086130160,
                "preferredName": "Xiangliang Jin",
                "firstName": "Xiangliang",
                "lastName": "Jin"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2984472",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9068488",
        "articleTitle": "Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics",
        "volume": "28",
        "issue": "8",
        "startPage": "1833",
        "endPage": "1843",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086457983,
                "preferredName": "Ahish Shylendra",
                "firstName": "Ahish",
                "lastName": "Shylendra"
            },
            {
                "id": 37088413747,
                "preferredName": "Priyesh Shukla",
                "firstName": "Priyesh",
                "lastName": "Shukla"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            },
            {
                "id": 38242152200,
                "preferredName": "Amit Ranjan Trivedi",
                "firstName": "Amit Ranjan",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2961358",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959377",
        "articleTitle": "HarTBleed: Using Hardware Trojans for Data Leakage Exploits",
        "volume": "28",
        "issue": "4",
        "startPage": "968",
        "endPage": "979",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086838362,
                "preferredName": "Asmit De",
                "firstName": "Asmit",
                "lastName": "De"
            },
            {
                "id": 37086993960,
                "preferredName": "Mohammad Nasim Imtiaz Khan",
                "firstName": "Mohammad",
                "lastName": "Nasim Imtiaz Khan"
            },
            {
                "id": 37086837856,
                "preferredName": "Karthikeyan Nagarajan",
                "firstName": "Karthikeyan",
                "lastName": "Nagarajan"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3000519",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9131743",
        "articleTitle": "F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration",
        "volume": "28",
        "issue": "8",
        "startPage": "1867",
        "endPage": "1880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086884891,
                "preferredName": "Wendong Mao",
                "firstName": "Wendong",
                "lastName": "Mao"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941921",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8861300",
        "articleTitle": "Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network",
        "volume": "28",
        "issue": "2",
        "startPage": "329",
        "endPage": "338",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087319268,
                "preferredName": "Krishna Praveen Yalamarthy",
                "firstName": "Krishna Praveen",
                "lastName": "Yalamarthy"
            },
            {
                "id": 37087318970,
                "preferredName": "Saurabh Dhall",
                "firstName": "Saurabh",
                "lastName": "Dhall"
            },
            {
                "id": 37086011239,
                "preferredName": "Mohd. Tasleem Khan",
                "firstName": "Mohd. Tasleem",
                "lastName": "Khan"
            },
            {
                "id": 38232351200,
                "preferredName": "Rafi Ahamed Shaik",
                "firstName": "Rafi Ahamed",
                "lastName": "Shaik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3027711",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9237147",
        "articleTitle": "Power Distribution Attacks in Multitenant FPGAs",
        "volume": "28",
        "issue": "12",
        "startPage": "2685",
        "endPage": "2698",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37888845700,
                "preferredName": "George Provelengios",
                "firstName": "George",
                "lastName": "Provelengios"
            },
            {
                "id": 37871282100,
                "preferredName": "Daniel Holcomb",
                "firstName": "Daniel",
                "lastName": "Holcomb"
            },
            {
                "id": 37272879000,
                "preferredName": "Russell Tessier",
                "firstName": "Russell",
                "lastName": "Tessier"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2970041",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "9004534",
        "articleTitle": "Approximate Memory Compression",
        "volume": "28",
        "issue": "4",
        "startPage": "980",
        "endPage": "991",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085411667,
                "preferredName": "Ashish Ranjan",
                "firstName": "Ashish",
                "lastName": "Ranjan"
            },
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935227",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8825508",
        "articleTitle": "TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages",
        "volume": "28",
        "issue": "1",
        "startPage": "252",
        "endPage": "262",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086564532,
                "preferredName": "Shan Shen",
                "firstName": "Shan",
                "lastName": "Shen"
            },
            {
                "id": 37086948158,
                "preferredName": "Tianxiang Shao",
                "firstName": "Tianxiang",
                "lastName": "Shao"
            },
            {
                "id": 37086307478,
                "preferredName": "Xiaojing Shang",
                "firstName": "Xiaojing",
                "lastName": "Shang"
            },
            {
                "id": 37086417262,
                "preferredName": "Yichen Guo",
                "firstName": "Yichen",
                "lastName": "Guo"
            },
            {
                "id": 37972597200,
                "preferredName": "Ming Ling",
                "firstName": "Ming",
                "lastName": "Ling"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            },
            {
                "id": 37287512300,
                "preferredName": "Longxing Shi",
                "firstName": "Longxing",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2953005",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8926421",
        "articleTitle": "Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield",
        "volume": "28",
        "issue": "3",
        "startPage": "607",
        "endPage": "619",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085681802,
                "preferredName": "Zhiting Lin",
                "firstName": "Zhiting",
                "lastName": "Lin"
            },
            {
                "id": 37088219894,
                "preferredName": "Yong Wang",
                "firstName": "Yong",
                "lastName": "Wang"
            },
            {
                "id": 37085689735,
                "preferredName": "Chunyu Peng",
                "firstName": "Chunyu",
                "lastName": "Peng"
            },
            {
                "id": 37085693589,
                "preferredName": "Xiulong Wu",
                "firstName": "Xiulong",
                "lastName": "Wu"
            },
            {
                "id": 37088219693,
                "preferredName": "Xuan Li",
                "firstName": "Xuan",
                "lastName": "Li"
            },
            {
                "id": 37293027900,
                "preferredName": "Junning Chen",
                "firstName": "Junning",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2974549",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9019878",
        "articleTitle": "All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization",
        "volume": "28",
        "issue": "5",
        "startPage": "1175",
        "endPage": "1184",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088387286,
                "preferredName": "Yang Azevedo Tavares",
                "firstName": "Yang Azevedo",
                "lastName": "Tavares"
            },
            {
                "id": 37281499000,
                "preferredName": "Kang-Yoon Lee",
                "firstName": "Kang-Yoon",
                "lastName": "Lee"
            },
            {
                "id": 37085411956,
                "preferredName": "Minjae Lee",
                "firstName": "Minjae",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2980931",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9046766",
        "articleTitle": "A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit",
        "volume": "28",
        "issue": "6",
        "startPage": "1496",
        "endPage": "1504",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061463600,
                "preferredName": "Ahmet Turan Erozan",
                "firstName": "Ahmet Turan",
                "lastName": "Erozan"
            },
            {
                "id": 37086378014,
                "preferredName": "Dennis D. Weller",
                "firstName": "Dennis D.",
                "lastName": "Weller"
            },
            {
                "id": 37086265601,
                "preferredName": "Farhan Rasheed",
                "firstName": "Farhan",
                "lastName": "Rasheed"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37085556435,
                "preferredName": "Jasmin Aghassi-Hagmann",
                "firstName": "Jasmin",
                "lastName": "Aghassi-Hagmann"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2953171",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8926420",
        "articleTitle": "MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures",
        "volume": "28",
        "issue": "3",
        "startPage": "791",
        "endPage": "804",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086178258,
                "preferredName": "Yu-Sheng Lin",
                "firstName": "Yu-Sheng",
                "lastName": "Lin"
            },
            {
                "id": 37089921352,
                "preferredName": "Wei-Chao Chen",
                "firstName": "Wei-Chao",
                "lastName": "Chen"
            },
            {
                "id": 37279813300,
                "preferredName": "Shao-Yi Chien",
                "firstName": "Shao-Yi",
                "lastName": "Chien"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966912",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9007029",
        "articleTitle": "Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization",
        "volume": "28",
        "issue": "5",
        "startPage": "1256",
        "endPage": "1268",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086371866,
                "preferredName": "Taehyun Kwon",
                "firstName": "Taehyun",
                "lastName": "Kwon"
            },
            {
                "id": 37088440173,
                "preferredName": "Muhammad Imran",
                "firstName": "Muhammad",
                "lastName": "Imran"
            },
            {
                "id": 37287715900,
                "preferredName": "David Z. Pan",
                "firstName": "David Z.",
                "lastName": "Pan"
            },
            {
                "id": 37292636200,
                "preferredName": "Joon-Sung Yang",
                "firstName": "Joon-Sung",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947696",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8886716",
        "articleTitle": "A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation",
        "volume": "28",
        "issue": "3",
        "startPage": "833",
        "endPage": "837",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085880798,
                "preferredName": "Meera Kumari",
                "firstName": "Meera",
                "lastName": "Kumari"
            },
            {
                "id": 37085805568,
                "preferredName": "S. M. Rezaul Hasan",
                "firstName": "S. M.",
                "lastName": "Rezaul Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947159",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8886720",
        "articleTitle": "A Low-Complexity Hybrid Readout Circuit for Lidar Receiver",
        "volume": "28",
        "issue": "3",
        "startPage": "828",
        "endPage": "832",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086187867,
                "preferredName": "Mao Ye",
                "firstName": "Mao",
                "lastName": "Ye"
            },
            {
                "id": 37088213415,
                "preferredName": "Xiaoxiao Zheng",
                "firstName": "Xiaoxiao",
                "lastName": "Zheng"
            },
            {
                "id": 37088220799,
                "preferredName": "Yao Li",
                "firstName": "Yao",
                "lastName": "Li"
            },
            {
                "id": 37086059582,
                "preferredName": "Yiqiang Zhao",
                "firstName": "Yiqiang",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971558",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8999809",
        "articleTitle": "A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS",
        "volume": "28",
        "issue": "5",
        "startPage": "1107",
        "endPage": "1117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086515702,
                "preferredName": "Hyochang Kim",
                "firstName": "Hyochang",
                "lastName": "Kim"
            },
            {
                "id": 37270259700,
                "preferredName": "Changsik Yoo",
                "firstName": "Changsik",
                "lastName": "Yoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2937990",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8832238",
        "articleTitle": "An FPGA-Based 1-GHz,  $128\\times128$  Cross-Correlator for Aperture Synthesis Imaging",
        "volume": "28",
        "issue": "1",
        "startPage": "129",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086321692,
                "preferredName": "Muhammad Asif",
                "firstName": "Muhammad",
                "lastName": "Asif"
            },
            {
                "id": 37086262420,
                "preferredName": "Xiangzhou Guo",
                "firstName": "Xiangzhou",
                "lastName": "Guo"
            },
            {
                "id": 38084630600,
                "preferredName": "Anyong Hu",
                "firstName": "Anyong",
                "lastName": "Hu"
            },
            {
                "id": 37300073400,
                "preferredName": "Jungang Miao",
                "firstName": "Jungang",
                "lastName": "Miao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3012626",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9165819",
        "articleTitle": "Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing",
        "volume": "28",
        "issue": "10",
        "startPage": "2210",
        "endPage": "2222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086647396,
                "preferredName": "Somayeh Rahimipour",
                "firstName": "Somayeh",
                "lastName": "Rahimipour"
            },
            {
                "id": 37085615483,
                "preferredName": "Wameedh Nazar Flayyih",
                "firstName": "Wameedh Nazar",
                "lastName": "Flayyih"
            },
            {
                "id": 37085679829,
                "preferredName": "Noor Ain Kamsani",
                "firstName": "Noor Ain",
                "lastName": "Kamsani"
            },
            {
                "id": 37412581600,
                "preferredName": "Shaiful Jahari Hashim",
                "firstName": "Shaiful Jahari",
                "lastName": "Hashim"
            },
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            },
            {
                "id": 37294560700,
                "preferredName": "Fakhrul Zaman B. Rokhani",
                "firstName": "Fakhrul Zaman B.",
                "lastName": "Rokhani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941426",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8865650",
        "articleTitle": "Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays",
        "volume": "28",
        "issue": "1",
        "startPage": "163",
        "endPage": "173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086128450,
                "preferredName": "Pavan Kumar Javvaji",
                "firstName": "Pavan Kumar",
                "lastName": "Javvaji"
            },
            {
                "id": 37265505900,
                "preferredName": "Spyros Tragoudas",
                "firstName": "Spyros",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2950707",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8902163",
        "articleTitle": "High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems",
        "volume": "28",
        "issue": "2",
        "startPage": "492",
        "endPage": "502",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37410431600,
                "preferredName": "Duo Sheng",
                "firstName": "Duo",
                "lastName": "Sheng"
            },
            {
                "id": 37087318904,
                "preferredName": "Jun-Wei Lin",
                "firstName": "Jun-Wei",
                "lastName": "Lin"
            },
            {
                "id": 37087321358,
                "preferredName": "Yi-Hsiang Wang",
                "firstName": "Yi-Hsiang",
                "lastName": "Wang"
            },
            {
                "id": 37089623451,
                "preferredName": "Chih-Chung Huang",
                "firstName": "Chih-Chung",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2983975",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9070185",
        "articleTitle": "Autogeneration of Pipelined Belief Propagation Polar Decoders",
        "volume": "28",
        "issue": "7",
        "startPage": "1703",
        "endPage": "1716",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088232737,
                "preferredName": "Chao Ji",
                "firstName": "Chao",
                "lastName": "Ji"
            },
            {
                "id": 37086181131,
                "preferredName": "Yifei Shen",
                "firstName": "Yifei",
                "lastName": "Shen"
            },
            {
                "id": 37440503100,
                "preferredName": "Zaichen Zhang",
                "firstName": "Zaichen",
                "lastName": "Zhang"
            },
            {
                "id": 37276505600,
                "preferredName": "Xiaohu You",
                "firstName": "Xiaohu",
                "lastName": "You"
            },
            {
                "id": 37085417787,
                "preferredName": "Chuan Zhang",
                "firstName": "Chuan",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997700",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9109355",
        "articleTitle": "A 137-\u03bcW 1.78-mm2 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices",
        "volume": "28",
        "issue": "8",
        "startPage": "1909",
        "endPage": "1919",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086370408,
                "preferredName": "Van Loi Le",
                "firstName": "Van Loi",
                "lastName": "Le"
            },
            {
                "id": 38237568800,
                "preferredName": "Taegeun Yoo",
                "firstName": "Taegeun",
                "lastName": "Yoo"
            },
            {
                "id": 37086005086,
                "preferredName": "Ju Eon Kim",
                "firstName": "Ju Eon",
                "lastName": "Kim"
            },
            {
                "id": 37085831845,
                "preferredName": "Ngoc Le Ba",
                "firstName": "Ngoc Le",
                "lastName": "Ba"
            },
            {
                "id": 37273730000,
                "preferredName": "Kwang-Hyun Baek",
                "firstName": "Kwang-Hyun",
                "lastName": "Baek"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966866",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8974238",
        "articleTitle": "Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning",
        "volume": "28",
        "issue": "5",
        "startPage": "1150",
        "endPage": "1163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            },
            {
                "id": 37086021639,
                "preferredName": "Zhongyuan Tian",
                "firstName": "Zhongyuan",
                "lastName": "Tian"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael K. V. Maeda",
                "firstName": "Rafael K. V.",
                "lastName": "Maeda"
            },
            {
                "id": 37089265480,
                "preferredName": "Zhehui Wang",
                "firstName": "Zhehui",
                "lastName": "Wang"
            },
            {
                "id": 37085353338,
                "preferredName": "Zhifei Wang",
                "firstName": "Zhifei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3025046",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9210599",
        "articleTitle": "Area\u2013Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA",
        "volume": "28",
        "issue": "12",
        "startPage": "2672",
        "endPage": "2684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088506382,
                "preferredName": "Jun-Hoe Phoon",
                "firstName": "Jun-Hoe",
                "lastName": "Phoon"
            },
            {
                "id": 37085497587,
                "preferredName": "Wai-Kong Lee",
                "firstName": "Wai-Kong",
                "lastName": "Lee"
            },
            {
                "id": 37087452907,
                "preferredName": "Denis Chee-Keong Wong",
                "firstName": "Denis Chee-Keong",
                "lastName": "Wong"
            },
            {
                "id": 38116520900,
                "preferredName": "Wun-She Yap",
                "firstName": "Wun-She",
                "lastName": "Yap"
            },
            {
                "id": 37267584300,
                "preferredName": "Bok-Min Goi",
                "firstName": "Bok-Min",
                "lastName": "Goi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936818",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8836114",
        "articleTitle": "ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm",
        "volume": "28",
        "issue": "1",
        "startPage": "198",
        "endPage": "211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086839063,
                "preferredName": "Zichen Fan",
                "firstName": "Zichen",
                "lastName": "Fan"
            },
            {
                "id": 37085778930,
                "preferredName": "Zheyu Liu",
                "firstName": "Zheyu",
                "lastName": "Liu"
            },
            {
                "id": 37086560927,
                "preferredName": "Zheng Qu",
                "firstName": "Zheng",
                "lastName": "Qu"
            },
            {
                "id": 37272195200,
                "preferredName": "Fei Qiao",
                "firstName": "Fei",
                "lastName": "Qiao"
            },
            {
                "id": 37582779500,
                "preferredName": "Qi Wei",
                "firstName": "Qi",
                "lastName": "Wei"
            },
            {
                "id": 37085996613,
                "preferredName": "Xinjun Liu",
                "firstName": "Xinjun",
                "lastName": "Liu"
            },
            {
                "id": 37085555427,
                "preferredName": "Yinan Sun",
                "firstName": "Yinan",
                "lastName": "Sun"
            },
            {
                "id": 37414788200,
                "preferredName": "Shuzheng Xu",
                "firstName": "Shuzheng",
                "lastName": "Xu"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3022776",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9217985",
        "articleTitle": "A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits",
        "volume": "28",
        "issue": "11",
        "startPage": "2448",
        "endPage": "2458",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061463600,
                "preferredName": "Ahmet Turan Erozan",
                "firstName": "Ahmet Turan",
                "lastName": "Erozan"
            },
            {
                "id": 37086378014,
                "preferredName": "Dennis D. Weller",
                "firstName": "Dennis D.",
                "lastName": "Weller"
            },
            {
                "id": 37088538486,
                "preferredName": "Yijing Feng",
                "firstName": "Yijing",
                "lastName": "Feng"
            },
            {
                "id": 37086146418,
                "preferredName": "Gabriel Cadilha Marques",
                "firstName": "Gabriel Cadilha",
                "lastName": "Marques"
            },
            {
                "id": 37085556435,
                "preferredName": "Jasmin Aghassi-Hagmann",
                "firstName": "Jasmin",
                "lastName": "Aghassi-Hagmann"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2979500",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9052429",
        "articleTitle": "Analysis of Passive Charge Sharing-Based Segmented SAR ADCs",
        "volume": "28",
        "issue": "5",
        "startPage": "1195",
        "endPage": "1206",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085425155,
                "preferredName": "Aili Wang",
                "firstName": "Aili",
                "lastName": "Wang"
            },
            {
                "id": 37270858100,
                "preferredName": "C.-J. Richard Shi",
                "firstName": "C.-J. Richard",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002211",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9144638",
        "articleTitle": "A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications",
        "volume": "28",
        "issue": "9",
        "startPage": "2055",
        "endPage": "2068",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086622426,
                "preferredName": "Anthony Agnesina",
                "firstName": "Anthony",
                "lastName": "Agnesina"
            },
            {
                "id": 37086622151,
                "preferredName": "James Yamaguchi",
                "firstName": "James",
                "lastName": "Yamaguchi"
            },
            {
                "id": 37086622393,
                "preferredName": "Christian Krutzik",
                "firstName": "Christian",
                "lastName": "Krutzik"
            },
            {
                "id": 38182394600,
                "preferredName": "John Carson",
                "firstName": "John",
                "lastName": "Carson"
            },
            {
                "id": 37085593088,
                "preferredName": "Jean Yang-Scharlotta",
                "firstName": "Jean",
                "lastName": "Yang-Scharlotta"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3015138",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9170902",
        "articleTitle": "An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment",
        "volume": "28",
        "issue": "12",
        "startPage": "2598",
        "endPage": "2611",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087123537,
                "preferredName": "Ardhendu Sarkar",
                "firstName": "Ardhendu",
                "lastName": "Sarkar"
            },
            {
                "id": 37088561547,
                "preferredName": "Som Banerjee",
                "firstName": "Som",
                "lastName": "Banerjee"
            },
            {
                "id": 37956737200,
                "preferredName": "Surajeet Ghosh",
                "firstName": "Surajeet",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959532",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8946884",
        "articleTitle": "Design and Analysis of Collective Pulse Oscillators",
        "volume": "28",
        "issue": "5",
        "startPage": "1242",
        "endPage": "1255",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086359454,
                "preferredName": "Prashansa Mukim",
                "firstName": "Prashansa",
                "lastName": "Mukim"
            },
            {
                "id": 37085551432,
                "preferredName": "Aditya Dalakoti",
                "firstName": "Aditya",
                "lastName": "Dalakoti"
            },
            {
                "id": 37087012289,
                "preferredName": "David McCarthy",
                "firstName": "David",
                "lastName": "McCarthy"
            },
            {
                "id": 37085874088,
                "preferredName": "Carrie Segal",
                "firstName": "Carrie",
                "lastName": "Segal"
            },
            {
                "id": 37085573745,
                "preferredName": "Merritt Miller",
                "firstName": "Merritt",
                "lastName": "Miller"
            },
            {
                "id": 37266877700,
                "preferredName": "James F. Buckwalter",
                "firstName": "James F.",
                "lastName": "Buckwalter"
            },
            {
                "id": 37326038700,
                "preferredName": "Forrest Brewer",
                "firstName": "Forrest",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2985312",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9085342",
        "articleTitle": "Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources",
        "volume": "28",
        "issue": "8",
        "startPage": "1881",
        "endPage": "1892",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086459168,
                "preferredName": "Yi-Hao Cheng",
                "firstName": "Yi-Hao",
                "lastName": "Cheng"
            },
            {
                "id": 37086340596,
                "preferredName": "Tao-Chun Yu",
                "firstName": "Tao-Chun",
                "lastName": "Yu"
            },
            {
                "id": 37085517274,
                "preferredName": "Shao-Yun Fang",
                "firstName": "Shao-Yun",
                "lastName": "Fang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2950959",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8902149",
        "articleTitle": "Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling",
        "volume": "28",
        "issue": "3",
        "startPage": "777",
        "endPage": "790",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086063395,
                "preferredName": "Saurabh Jain",
                "firstName": "Saurabh",
                "lastName": "Jain"
            },
            {
                "id": 37086051681,
                "preferredName": "Longyang Lin",
                "firstName": "Longyang",
                "lastName": "Lin"
            },
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3030501",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9237165",
        "articleTitle": "A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach",
        "volume": "28",
        "issue": "12",
        "startPage": "2584",
        "endPage": "2597",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085356362,
                "preferredName": "Piyali Datta",
                "firstName": "Piyali",
                "lastName": "Datta"
            },
            {
                "id": 37085352344,
                "preferredName": "Arpan Chakraborty",
                "firstName": "Arpan",
                "lastName": "Chakraborty"
            },
            {
                "id": 37355836500,
                "preferredName": "Rajat Kumar Pal",
                "firstName": "Rajat Kumar",
                "lastName": "Pal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2981443",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9062609",
        "articleTitle": "Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems",
        "volume": "28",
        "issue": "6",
        "startPage": "1505",
        "endPage": "1512",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086885030,
                "preferredName": "Abdelrahman G. Qoutb",
                "firstName": "Abdelrahman G.",
                "lastName": "Qoutb"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2957455",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8939326",
        "articleTitle": "REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory",
        "volume": "28",
        "issue": "3",
        "startPage": "660",
        "endPage": "671",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242006900,
                "preferredName": "Bo-Cheng Lai",
                "firstName": "Bo-Cheng",
                "lastName": "Lai"
            },
            {
                "id": 37086864130,
                "preferredName": "Bo-Ya Chen",
                "firstName": "Bo-Ya",
                "lastName": "Chen"
            },
            {
                "id": 37087335392,
                "preferredName": "Bo-En Chen",
                "firstName": "Bo-En",
                "lastName": "Chen"
            },
            {
                "id": 37088216553,
                "preferredName": "Yi-Da Hsin",
                "firstName": "Yi-Da",
                "lastName": "Hsin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941967",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8876880",
        "articleTitle": "Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators",
        "volume": "28",
        "issue": "2",
        "startPage": "414",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085834379,
                "preferredName": "Albert Ciprut",
                "firstName": "Albert",
                "lastName": "Ciprut"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3003471",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9141321",
        "articleTitle": "Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors",
        "volume": "28",
        "issue": "10",
        "startPage": "2122",
        "endPage": "2133",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085798652,
                "preferredName": "Loris Duch",
                "firstName": "Loris",
                "lastName": "Duch"
            },
            {
                "id": 38328704700,
                "preferredName": "Miguel Pe\u00f3n-Quir\u00f3s",
                "firstName": "Miguel",
                "lastName": "Pe\u00f3n-Quir\u00f3s"
            },
            {
                "id": 38543014200,
                "preferredName": "Pieter Weckx",
                "firstName": "Pieter",
                "lastName": "Weckx"
            },
            {
                "id": 37085516497,
                "preferredName": "Alexandre Levisse",
                "firstName": "Alexandre",
                "lastName": "Levisse"
            },
            {
                "id": 37085436339,
                "preferredName": "Rub\u00e9n Braojos",
                "firstName": "Rub\u00e9n",
                "lastName": "Braojos"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            },
            {
                "id": 37275656500,
                "preferredName": "David Atienza",
                "firstName": "David",
                "lastName": "Atienza"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3029626",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9237137",
        "articleTitle": "The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems",
        "volume": "28",
        "issue": "12",
        "startPage": "2612",
        "endPage": "2622",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086851839,
                "preferredName": "Hao-Yu Cheng",
                "firstName": "Hao-Yu",
                "lastName": "Cheng"
            },
            {
                "id": 37088563811,
                "preferredName": "Chen-Wei Chen",
                "firstName": "Chen-Wei",
                "lastName": "Chen"
            },
            {
                "id": 37085402554,
                "preferredName": "Chung-An Shen",
                "firstName": "Chung-An",
                "lastName": "Shen"
            },
            {
                "id": 37404504600,
                "preferredName": "Yuan-Hao Huang",
                "firstName": "Yuan-Hao",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2945083",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8870245",
        "articleTitle": "Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits",
        "volume": "28",
        "issue": "2",
        "startPage": "596",
        "endPage": "606",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37291567600,
                "preferredName": "Li Tan",
                "firstName": "Li",
                "lastName": "Tan"
            },
            {
                "id": 37087318044,
                "preferredName": "Zhongcai Li",
                "firstName": "Zhongcai",
                "lastName": "Li"
            },
            {
                "id": 37286811900,
                "preferredName": "Gang Su",
                "firstName": "Gang",
                "lastName": "Su"
            },
            {
                "id": 37279552400,
                "preferredName": "Desheng Wang",
                "firstName": "Desheng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3009430",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9146606",
        "articleTitle": "A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks",
        "volume": "28",
        "issue": "9",
        "startPage": "2074",
        "endPage": "2078",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085474052,
                "preferredName": "Libin K. Mathew",
                "firstName": "Libin K.",
                "lastName": "Mathew"
            },
            {
                "id": 37087524587,
                "preferredName": "Shreejith Shanker",
                "firstName": "Shreejith",
                "lastName": "Shanker"
            },
            {
                "id": 37266671600,
                "preferredName": "A. P. Vinod",
                "firstName": "A. P.",
                "lastName": "Vinod"
            },
            {
                "id": 37278807500,
                "preferredName": "A. S. Madhukumar",
                "firstName": "A. S.",
                "lastName": "Madhukumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2994060",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9102450",
        "articleTitle": "A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis",
        "volume": "28",
        "issue": "7",
        "startPage": "1630",
        "endPage": "1637",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086359494,
                "preferredName": "Huan Yu",
                "firstName": "Huan",
                "lastName": "Yu"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017950",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9184236",
        "articleTitle": "Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation",
        "volume": "28",
        "issue": "12",
        "startPage": "2658",
        "endPage": "2671",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088561653,
                "preferredName": "Yi-Da Wu",
                "firstName": "Yi-Da",
                "lastName": "Wu"
            },
            {
                "id": 37085535787,
                "preferredName": "Kexin Yang",
                "firstName": "Kexin",
                "lastName": "Yang"
            },
            {
                "id": 37086840256,
                "preferredName": "Shu-Han Hsu",
                "firstName": "Shu-Han",
                "lastName": "Hsu"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2992097",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9094036",
        "articleTitle": "Broad-Brush Compaction for Sequential Test Generation",
        "volume": "28",
        "issue": "8",
        "startPage": "1940",
        "endPage": "1944",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2970762",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9001266",
        "articleTitle": "Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing",
        "volume": "28",
        "issue": "5",
        "startPage": "1128",
        "endPage": "1140",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086021639,
                "preferredName": "Zhongyuan Tian",
                "firstName": "Zhongyuan",
                "lastName": "Tian"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael Kioji Vivas Maeda",
                "firstName": "Rafael Kioji Vivas",
                "lastName": "Maeda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2967477",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8984332",
        "articleTitle": "Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing",
        "volume": "28",
        "issue": "5",
        "startPage": "1283",
        "endPage": "1291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088385106,
                "preferredName": "Shantharam Kalipatnapu",
                "firstName": "Shantharam",
                "lastName": "Kalipatnapu"
            },
            {
                "id": 37268712300,
                "preferredName": "Indrajit Chakrabarti",
                "firstName": "Indrajit",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2957830",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8944035",
        "articleTitle": "Fault-Aware Dependability Enhancement Techniques for Flash Memories",
        "volume": "28",
        "issue": "3",
        "startPage": "634",
        "endPage": "645",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280073100,
                "preferredName": "Shyue-Kung Lu",
                "firstName": "Shyue-Kung",
                "lastName": "Lu"
            },
            {
                "id": 37086291401,
                "preferredName": "Shu-Chi Yu",
                "firstName": "Shu-Chi",
                "lastName": "Yu"
            },
            {
                "id": 37290471700,
                "preferredName": "Chun-Lung Hsu",
                "firstName": "Chun-Lung",
                "lastName": "Hsu"
            },
            {
                "id": 37086691626,
                "preferredName": "Chi-Tien Sun",
                "firstName": "Chi-Tien",
                "lastName": "Sun"
            },
            {
                "id": 37267323000,
                "preferredName": "Masaki Hashizume",
                "firstName": "Masaki",
                "lastName": "Hashizume"
            },
            {
                "id": 37267321400,
                "preferredName": "Hiroyuki Yotsuyanagi",
                "firstName": "Hiroyuki",
                "lastName": "Yotsuyanagi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942825",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8889695",
        "articleTitle": "Logic IP for Low-Cost IC Design in Advanced CMOS Nodes",
        "volume": "28",
        "issue": "2",
        "startPage": "585",
        "endPage": "595",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086439109,
                "preferredName": "Mehmet Meric Isgenc",
                "firstName": "Mehmet Meric",
                "lastName": "Isgenc"
            },
            {
                "id": 37593331700,
                "preferredName": "Mayler G. A. Martins",
                "firstName": "Mayler G. A.",
                "lastName": "Martins"
            },
            {
                "id": 37087342942,
                "preferredName": "V. Mohammed Zackriya",
                "firstName": "V. Mohammed",
                "lastName": "Zackriya"
            },
            {
                "id": 38229172100,
                "preferredName": "Samuel N. Pagliarini",
                "firstName": "Samuel N.",
                "lastName": "Pagliarini"
            },
            {
                "id": 37273687500,
                "preferredName": "Larry Pileggi",
                "firstName": "Larry",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2992982",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9097465",
        "articleTitle": "HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis",
        "volume": "28",
        "issue": "8",
        "startPage": "1893",
        "endPage": "1900",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088449381,
                "preferredName": "Sungmin Jang",
                "firstName": "Sungmin",
                "lastName": "Jang"
            },
            {
                "id": 37088451301,
                "preferredName": "Jaeyoung Park",
                "firstName": "Jaeyoung",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3015947",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9178470",
        "articleTitle": "A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator",
        "volume": "28",
        "issue": "11",
        "startPage": "2268",
        "endPage": "2279",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085742908,
                "preferredName": "Ashish Joshi",
                "firstName": "Ashish",
                "lastName": "Joshi"
            },
            {
                "id": 37706580900,
                "preferredName": "Hitesh Shrimali",
                "firstName": "Hitesh",
                "lastName": "Shrimali"
            },
            {
                "id": 37085640985,
                "preferredName": "Satinder Kumar Sharma",
                "firstName": "Satinder Kumar",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3023106",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9204648",
        "articleTitle": "A Dynamic General Accelerator for Integer and Fixed-Point Processing",
        "volume": "28",
        "issue": "12",
        "startPage": "2509",
        "endPage": "2517",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38229488300,
                "preferredName": "Ali A. D. Farahani",
                "firstName": "Ali A. D.",
                "lastName": "Farahani"
            },
            {
                "id": 37089147709,
                "preferredName": "Hakem Beitollahi",
                "firstName": "Hakem",
                "lastName": "Beitollahi"
            },
            {
                "id": 37553688600,
                "preferredName": "Mahmood Fathi",
                "firstName": "Mahmood",
                "lastName": "Fathi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2946180",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8954953",
        "articleTitle": "Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs",
        "volume": "28",
        "issue": "3",
        "startPage": "726",
        "endPage": "735",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299283400,
                "preferredName": "Yusuke Kanno",
                "firstName": "Yusuke",
                "lastName": "Kanno"
            },
            {
                "id": 37392942800,
                "preferredName": "Tadanobu Toba",
                "firstName": "Tadanobu",
                "lastName": "Toba"
            },
            {
                "id": 37355385700,
                "preferredName": "Kotaro Shimamura",
                "firstName": "Kotaro",
                "lastName": "Shimamura"
            },
            {
                "id": 37353607900,
                "preferredName": "Nobuyasu Kanekawa",
                "firstName": "Nobuyasu",
                "lastName": "Kanekawa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002481",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9136721",
        "articleTitle": "Assertions for Protecting Mixed-Signal Latency Contracts in Power Management",
        "volume": "28",
        "issue": "8",
        "startPage": "1745",
        "endPage": "1756",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086090874,
                "preferredName": "Sudipa Mandal",
                "firstName": "Sudipa",
                "lastName": "Mandal"
            },
            {
                "id": 37288667600,
                "preferredName": "Pallab Dasgupta",
                "firstName": "Pallab",
                "lastName": "Dasgupta"
            },
            {
                "id": 37401566000,
                "preferredName": "Aritra Hazra",
                "firstName": "Aritra",
                "lastName": "Hazra"
            },
            {
                "id": 37931089100,
                "preferredName": "Chunduri Rama Mohan",
                "firstName": "Chunduri Rama",
                "lastName": "Mohan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2943450",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8863129",
        "articleTitle": "Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis",
        "volume": "28",
        "issue": "2",
        "startPage": "456",
        "endPage": "466",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088637844,
                "preferredName": "Sourav Sanyal",
                "firstName": "Sourav",
                "lastName": "Sanyal"
            },
            {
                "id": 37085804793,
                "preferredName": "Prabal Basu",
                "firstName": "Prabal",
                "lastName": "Basu"
            },
            {
                "id": 37085428861,
                "preferredName": "Aatreyi Bal",
                "firstName": "Aatreyi",
                "lastName": "Bal"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2942820",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8882342",
        "articleTitle": "Conflux\u2014An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout",
        "volume": "28",
        "issue": "2",
        "startPage": "503",
        "endPage": "515",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278933400,
                "preferredName": "James R. Hoff",
                "firstName": "James R.",
                "lastName": "Hoff"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997762",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9109743",
        "articleTitle": "RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation",
        "volume": "28",
        "issue": "8",
        "startPage": "1930",
        "endPage": "1934",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3008061",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9145834",
        "articleTitle": "Proof-Carrying Approximate Circuits",
        "volume": "28",
        "issue": "9",
        "startPage": "2084",
        "endPage": "2088",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085764648,
                "preferredName": "Linus Witschen",
                "firstName": "Linus",
                "lastName": "Witschen"
            },
            {
                "id": 37891730000,
                "preferredName": "Tobias Wiersema",
                "firstName": "Tobias",
                "lastName": "Wiersema"
            },
            {
                "id": 37265525900,
                "preferredName": "Marco Platzner",
                "firstName": "Marco",
                "lastName": "Platzner"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3013139",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9167447",
        "articleTitle": "Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping",
        "volume": "28",
        "issue": "10",
        "startPage": "2223",
        "endPage": "2227",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085690734,
                "preferredName": "Even L\u00e5te",
                "firstName": "Even",
                "lastName": "L\u00e5te"
            },
            {
                "id": 37270090200,
                "preferredName": "Trond Ytterdal",
                "firstName": "Trond",
                "lastName": "Ytterdal"
            },
            {
                "id": 38558572600,
                "preferredName": "Snorre Aunet",
                "firstName": "Snorre",
                "lastName": "Aunet"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2975589",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9032316",
        "articleTitle": "A 2-D Calibration Scheme for Resistive Nonvolatile Memories",
        "volume": "28",
        "issue": "6",
        "startPage": "1371",
        "endPage": "1377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085432003,
                "preferredName": "Albert Lee",
                "firstName": "Albert",
                "lastName": "Lee"
            },
            {
                "id": 37088411949,
                "preferredName": "Raahul Jagannathan",
                "firstName": "Raahul",
                "lastName": "Jagannathan"
            },
            {
                "id": 37089402068,
                "preferredName": "Di Wu",
                "firstName": "Di",
                "lastName": "Wu"
            },
            {
                "id": 37276806100,
                "preferredName": "Kang L. Wang",
                "firstName": "Kang L.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947183",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8886719",
        "articleTitle": "Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems",
        "volume": "28",
        "issue": "2",
        "startPage": "553",
        "endPage": "564",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37391517800,
                "preferredName": "Stavros Hadjitheophanous",
                "firstName": "Stavros",
                "lastName": "Hadjitheophanous"
            },
            {
                "id": 37391962500,
                "preferredName": "Stelios N. Neophytou",
                "firstName": "Stelios N.",
                "lastName": "Neophytou"
            },
            {
                "id": 37270713700,
                "preferredName": "Maria K. Michael",
                "firstName": "Maria K.",
                "lastName": "Michael"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2934927",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8821573",
        "articleTitle": "Enabling Dynamic Communication for Runtime Circuit Relocation",
        "volume": "28",
        "issue": "1",
        "startPage": "142",
        "endPage": "155",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085765163,
                "preferredName": "Adewale Adetomi",
                "firstName": "Adewale",
                "lastName": "Adetomi"
            },
            {
                "id": 37085685646,
                "preferredName": "Godwin Enemali",
                "firstName": "Godwin",
                "lastName": "Enemali"
            },
            {
                "id": 37273392000,
                "preferredName": "Tughrul Arslan",
                "firstName": "Tughrul",
                "lastName": "Arslan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2961782",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8968745",
        "articleTitle": "Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs",
        "volume": "28",
        "issue": "4",
        "startPage": "914",
        "endPage": "925",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37594704200,
                "preferredName": "Oscar Garnica",
                "firstName": "Oscar",
                "lastName": "Garnica"
            },
            {
                "id": 37348515300,
                "preferredName": "Juan Lanchares",
                "firstName": "Juan",
                "lastName": "Lanchares"
            },
            {
                "id": 37532832100,
                "preferredName": "Jos\u00e9 Ignacio Hidalgo",
                "firstName": "Jos\u00e9 Ignacio",
                "lastName": "Hidalgo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941883",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8856216",
        "articleTitle": "Selection of Primary Output Vectors to Observe Under Multicycle Tests",
        "volume": "28",
        "issue": "1",
        "startPage": "156",
        "endPage": "162",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3003091",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9132717",
        "articleTitle": "An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems",
        "volume": "28",
        "issue": "9",
        "startPage": "2042",
        "endPage": "2054",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086498924,
                "preferredName": "Qian Ding",
                "firstName": "Qian",
                "lastName": "Ding"
            },
            {
                "id": 37086553608,
                "preferredName": "Graham Knight",
                "firstName": "Graham",
                "lastName": "Knight"
            },
            {
                "id": 37281072900,
                "preferredName": "Terrence Mak",
                "firstName": "Terrence",
                "lastName": "Mak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3025652",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9206097",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997059",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9104038",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031053",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9237210",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2979210",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "9043772",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017361",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9177385",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3011539",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9151410",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971744",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "9011688",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3038503",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9271838",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966897",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8964619",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959647",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8945455",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002303",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9127291",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2986979",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9078137",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3037376",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9271965",
        "articleTitle": "Editorial on the Conclusion of the 2020 Editorial Year\u2014The Climactic Finale of a Peculiar Year",
        "volume": "28",
        "issue": "12",
        "startPage": "2479",
        "endPage": "2480",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2955524",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8945475",
        "articleTitle": "Editorial on the Opening of the New Editorial Year\u2014The State of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017359",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9177386",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3038499",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9271834",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3025646",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9206096",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3025650",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9206098",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3017357",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9177408",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997061",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9104039",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3038501",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9271837",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3011537",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9151409",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3011535",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9151914",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3041879",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9279352",
        "articleTitle": "2020 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 28",
        "volume": "28",
        "issue": "12",
        "startPage": "1",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031051",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9237079",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031049",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9237189",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997063",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9104040",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966893",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8964622",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002301",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9127214",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2979206",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "9043774",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971742",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "9011692",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2986975",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9078136",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002299",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9127232",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2986977",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9078138",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2966895",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8964613",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959645",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8945459",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2979208",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "9043775",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "28",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959643",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8945469",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971740",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "9011699",
        "articleTitle": "Table of contents",
        "volume": "28",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3010647",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9162497",
        "articleTitle": "A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs",
        "volume": "28",
        "issue": "10",
        "startPage": "2134",
        "endPage": "2145",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37391441500,
                "preferredName": "Guanghui He",
                "firstName": "Guanghui",
                "lastName": "He"
            },
            {
                "id": 37086884747,
                "preferredName": "Sijie Zheng",
                "firstName": "Sijie",
                "lastName": "Zheng"
            },
            {
                "id": 37322547400,
                "preferredName": "Naifeng Jing",
                "firstName": "Naifeng",
                "lastName": "Jing"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3006147",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9144640",
        "articleTitle": "A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction",
        "volume": "28",
        "issue": "9",
        "startPage": "2004",
        "endPage": "2013",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086541597,
                "preferredName": "Peilin Yang",
                "firstName": "Peilin",
                "lastName": "Yang"
            },
            {
                "id": 37085862177,
                "preferredName": "Xiao Wang",
                "firstName": "Xiao",
                "lastName": "Wang"
            },
            {
                "id": 37086500563,
                "preferredName": "Chengwei Wang",
                "firstName": "Chengwei",
                "lastName": "Wang"
            },
            {
                "id": 37593252400,
                "preferredName": "Fule Li",
                "firstName": "Fule",
                "lastName": "Li"
            },
            {
                "id": 37272624600,
                "preferredName": "Hanjun Jiang",
                "firstName": "Hanjun",
                "lastName": "Jiang"
            },
            {
                "id": 37279252700,
                "preferredName": "Zhihua Wang",
                "firstName": "Zhihua",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2998364",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9124703",
        "articleTitle": "Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte",
        "volume": "28",
        "issue": "8",
        "startPage": "1901",
        "endPage": "1908",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38467075000,
                "preferredName": "Aleksandar Radonjic",
                "firstName": "Aleksandar",
                "lastName": "Radonjic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3005451",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9136784",
        "articleTitle": "Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems",
        "volume": "28",
        "issue": "9",
        "startPage": "1993",
        "endPage": "2003",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088473978,
                "preferredName": "Adri\u00e1n Alcolea Moreno",
                "firstName": "Adri\u00e1n Alcolea",
                "lastName": "Moreno"
            },
            {
                "id": 37681406800,
                "preferredName": "Javier Olivito",
                "firstName": "Javier",
                "lastName": "Olivito"
            },
            {
                "id": 37282472100,
                "preferredName": "Javier Resano",
                "firstName": "Javier",
                "lastName": "Resano"
            },
            {
                "id": 37573158400,
                "preferredName": "Hortensia Mecha",
                "firstName": "Hortensia",
                "lastName": "Mecha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956529",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8945474",
        "articleTitle": "Human-Centric Computing",
        "volume": "28",
        "issue": "1",
        "startPage": "3",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276611300,
                "preferredName": "Jan M. Rabaey",
                "firstName": "Jan M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3016386",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9177113",
        "articleTitle": "Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders",
        "volume": "28",
        "issue": "12",
        "startPage": "2573",
        "endPage": "2583",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267225600,
                "preferredName": "Grzegorz Pastuszak",
                "firstName": "Grzegorz",
                "lastName": "Pastuszak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3021680",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9197665",
        "articleTitle": "Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs",
        "volume": "28",
        "issue": "12",
        "startPage": "2699",
        "endPage": "2707",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085504729,
                "preferredName": "Haoyu Zhuang",
                "firstName": "Haoyu",
                "lastName": "Zhuang"
            },
            {
                "id": 37088428748,
                "preferredName": "Can Tong",
                "firstName": "Can",
                "lastName": "Tong"
            },
            {
                "id": 37086310061,
                "preferredName": "Xizhu Peng",
                "firstName": "Xizhu",
                "lastName": "Peng"
            },
            {
                "id": 37533615900,
                "preferredName": "He Tang",
                "firstName": "He",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3007159",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9145841",
        "articleTitle": "Breaking Analog Locking Techniques",
        "volume": "28",
        "issue": "10",
        "startPage": "2157",
        "endPage": "2170",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086579934,
                "preferredName": "Nithyashankari Gummidipoondi Jayasankaran",
                "firstName": "Nithyashankari Gummidipoondi",
                "lastName": "Jayasankaran"
            },
            {
                "id": 37086148877,
                "preferredName": "Adriana Sanabria-Borb\u00f3n",
                "firstName": "Adriana",
                "lastName": "Sanabria-Borb\u00f3n"
            },
            {
                "id": 37086264689,
                "preferredName": "Amr Abuellil",
                "firstName": "Amr",
                "lastName": "Abuellil"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            },
            {
                "id": 37542437600,
                "preferredName": "Jeyavijayan Rajendran",
                "firstName": "Jeyavijayan",
                "lastName": "Rajendran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2982188",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9061138",
        "articleTitle": "Cache-Out: Leaking Cache Memory Using Hardware Trojan",
        "volume": "28",
        "issue": "6",
        "startPage": "1461",
        "endPage": "1470",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086371406,
                "preferredName": "Mohammad Nasim Imtaiz Khan",
                "firstName": "Mohammad Nasim Imtaiz",
                "lastName": "Khan"
            },
            {
                "id": 37086838362,
                "preferredName": "Asmit De",
                "firstName": "Asmit",
                "lastName": "De"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971955",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9005203",
        "articleTitle": "Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors",
        "volume": "28",
        "issue": "5",
        "startPage": "1292",
        "endPage": "1301",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085817684,
                "preferredName": "Marco Silva-Pereira",
                "firstName": "Marco",
                "lastName": "Silva-Pereira"
            },
            {
                "id": 37085680826,
                "preferredName": "M\u00e1rio Assun\u00e7\u00e3o",
                "firstName": "M\u00e1rio",
                "lastName": "Assun\u00e7\u00e3o"
            },
            {
                "id": 37729562300,
                "preferredName": "Jo\u00e3o Caldinhas Vaz",
                "firstName": "Jo\u00e3o",
                "lastName": "Caldinhas Vaz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2985057",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9075420",
        "articleTitle": "GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit",
        "volume": "28",
        "issue": "7",
        "startPage": "1557",
        "endPage": "1566",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086521009,
                "preferredName": "Pramesh Pandey",
                "firstName": "Pramesh",
                "lastName": "Pandey"
            },
            {
                "id": 37085804793,
                "preferredName": "Prabal Basu",
                "firstName": "Prabal",
                "lastName": "Basu"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3002723",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9126203",
        "articleTitle": "McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems",
        "volume": "28",
        "issue": "10",
        "startPage": "2146",
        "endPage": "2156",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464214,
                "preferredName": "Abdullah Guler",
                "firstName": "Abdullah",
                "lastName": "Guler"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3012833",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9170829",
        "articleTitle": "Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors",
        "volume": "28",
        "issue": "11",
        "startPage": "2328",
        "endPage": "2341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086277716,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 37087120918,
                "preferredName": "Zhi Li",
                "firstName": "Zhi",
                "lastName": "Li"
            },
            {
                "id": 37085382972,
                "preferredName": "Wei Zhou",
                "firstName": "Wei",
                "lastName": "Zhou"
            },
            {
                "id": 37395427600,
                "preferredName": "Zhemin Duan",
                "firstName": "Zhemin",
                "lastName": "Duan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2995135",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9113336",
        "articleTitle": "NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients",
        "volume": "28",
        "issue": "8",
        "startPage": "1844",
        "endPage": "1857",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085862308,
                "preferredName": "Susmita Dey Manasi",
                "firstName": "Susmita Dey",
                "lastName": "Manasi"
            },
            {
                "id": 38233648800,
                "preferredName": "Farhana Sharmin Snigdha",
                "firstName": "Farhana Sharmin",
                "lastName": "Snigdha"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3001526",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9121769",
        "articleTitle": "Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint",
        "volume": "28",
        "issue": "9",
        "startPage": "1945",
        "endPage": "1952",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088474416,
                "preferredName": "Anni Lu",
                "firstName": "Anni",
                "lastName": "Lu"
            },
            {
                "id": 37086323770,
                "preferredName": "Xiaochen Peng",
                "firstName": "Xiaochen",
                "lastName": "Peng"
            },
            {
                "id": 37087101776,
                "preferredName": "Yandong Luo",
                "firstName": "Yandong",
                "lastName": "Luo"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2948878",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8894077",
        "articleTitle": "TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems",
        "volume": "28",
        "issue": "3",
        "startPage": "672",
        "endPage": "685",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085612804,
                "preferredName": "Khanh N. Dang",
                "firstName": "Khanh N.",
                "lastName": "Dang"
            },
            {
                "id": 37085456579,
                "preferredName": "Akram Ben Ahmed",
                "firstName": "Akram Ben",
                "lastName": "Ahmed"
            },
            {
                "id": 37085458614,
                "preferredName": "Abderazek Ben Abdallah",
                "firstName": "Abderazek Ben",
                "lastName": "Abdallah"
            },
            {
                "id": 37667715300,
                "preferredName": "Xuan-Tu Tran",
                "firstName": "Xuan-Tu",
                "lastName": "Tran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3008185",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9144641",
        "articleTitle": "NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators",
        "volume": "28",
        "issue": "9",
        "startPage": "1966",
        "endPage": "1978",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088214296,
                "preferredName": "Shanlin Xiao",
                "firstName": "Shanlin",
                "lastName": "Xiao"
            },
            {
                "id": 37088220821,
                "preferredName": "Yuhao Guo",
                "firstName": "Yuhao",
                "lastName": "Guo"
            },
            {
                "id": 37088220445,
                "preferredName": "Wenkang Liao",
                "firstName": "Wenkang",
                "lastName": "Liao"
            },
            {
                "id": 37088221019,
                "preferredName": "Huipeng Deng",
                "firstName": "Huipeng",
                "lastName": "Deng"
            },
            {
                "id": 37088221446,
                "preferredName": "Yi Luo",
                "firstName": "Yi",
                "lastName": "Luo"
            },
            {
                "id": 37088217882,
                "preferredName": "Huanliang Zheng",
                "firstName": "Huanliang",
                "lastName": "Zheng"
            },
            {
                "id": 37088221749,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 37088218968,
                "preferredName": "Cheng Li",
                "firstName": "Cheng",
                "lastName": "Li"
            },
            {
                "id": 37088218955,
                "preferredName": "Gezi Li",
                "firstName": "Gezi",
                "lastName": "Li"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2965018",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8967256",
        "articleTitle": "Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters",
        "volume": "28",
        "issue": "5",
        "startPage": "1321",
        "endPage": "1325",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086493469,
                "preferredName": "Dwaipayan Ray",
                "firstName": "Dwaipayan",
                "lastName": "Ray"
            },
            {
                "id": 37085465072,
                "preferredName": "Nithin V. George",
                "firstName": "Nithin V.",
                "lastName": "George"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2978242",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9042864",
        "articleTitle": "Verification of Scheduling of Conditional Behaviors in High-Level Synthesis",
        "volume": "28",
        "issue": "7",
        "startPage": "1638",
        "endPage": "1651",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086452088,
                "preferredName": "Ramanuj Chouksey",
                "firstName": "Ramanuj",
                "lastName": "Chouksey"
            },
            {
                "id": 37296435200,
                "preferredName": "Chandan Karfa",
                "firstName": "Chandan",
                "lastName": "Karfa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2936867",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8844808",
        "articleTitle": "A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition",
        "volume": "28",
        "issue": "1",
        "startPage": "174",
        "endPage": "187",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085521718,
                "preferredName": "Yizhong Liu",
                "firstName": "Yizhong",
                "lastName": "Liu"
            },
            {
                "id": 37087225902,
                "preferredName": "Tian Song",
                "firstName": "Tian",
                "lastName": "Song"
            },
            {
                "id": 37555421700,
                "preferredName": "Yiqi Zhuang",
                "firstName": "Yiqi",
                "lastName": "Zhuang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3009239",
        "publicationYear": "2020",
        "publicationDate": "Sept. 2020",
        "articleNumber": "9149668",
        "articleTitle": "Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers",
        "volume": "28",
        "issue": "9",
        "startPage": "2028",
        "endPage": "2041",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088474108,
                "preferredName": "Anuradha Chathuranga Ranasinghe",
                "firstName": "Anuradha Chathuranga",
                "lastName": "Ranasinghe"
            },
            {
                "id": 37329381800,
                "preferredName": "Sabih H. Gerez",
                "firstName": "Sabih H.",
                "lastName": "Gerez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2972904",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9037174",
        "articleTitle": "A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches",
        "volume": "28",
        "issue": "5",
        "startPage": "1141",
        "endPage": "1149",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37717063800,
                "preferredName": "Chung-Hsun Huang",
                "firstName": "Chung-Hsun",
                "lastName": "Huang"
            },
            {
                "id": 37086636195,
                "preferredName": "Wei-Chen Liao",
                "firstName": "Wei-Chen",
                "lastName": "Liao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2991765",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9093963",
        "articleTitle": "Low-Supply Sensitivity LC VCOs With Complementary Varactors",
        "volume": "28",
        "issue": "7",
        "startPage": "1589",
        "endPage": "1599",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086604857,
                "preferredName": "Xiaoyan Gui",
                "firstName": "Xiaoyan",
                "lastName": "Gui"
            },
            {
                "id": 37086413692,
                "preferredName": "Bingjun Tang",
                "firstName": "Bingjun",
                "lastName": "Tang"
            },
            {
                "id": 37422784700,
                "preferredName": "Renjie Tang",
                "firstName": "Renjie",
                "lastName": "Tang"
            },
            {
                "id": 38507623900,
                "preferredName": "Dan Li",
                "firstName": "Dan",
                "lastName": "Li"
            },
            {
                "id": 37427054500,
                "preferredName": "Li Geng",
                "firstName": "Li",
                "lastName": "Geng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2992021",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9093071",
        "articleTitle": "Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory",
        "volume": "28",
        "issue": "7",
        "startPage": "1676",
        "endPage": "1689",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085454521,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 38468712200,
                "preferredName": "Songting Li",
                "firstName": "Songting",
                "lastName": "Li"
            },
            {
                "id": 37086635066,
                "preferredName": "Xianbin Li",
                "firstName": "Xianbin",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2959618",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8951128",
        "articleTitle": "Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock",
        "volume": "28",
        "issue": "4",
        "startPage": "1016",
        "endPage": "1029",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086216280,
                "preferredName": "Surajit Das",
                "firstName": "Surajit",
                "lastName": "Das"
            },
            {
                "id": 37296435200,
                "preferredName": "Chandan Karfa",
                "firstName": "Chandan",
                "lastName": "Karfa"
            },
            {
                "id": 37274963900,
                "preferredName": "Santosh Biswas",
                "firstName": "Santosh",
                "lastName": "Biswas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940489",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8856236",
        "articleTitle": "A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability",
        "volume": "28",
        "issue": "2",
        "startPage": "390",
        "endPage": "402",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085664207,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935399",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8825547",
        "articleTitle": "A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter",
        "volume": "28",
        "issue": "1",
        "startPage": "188",
        "endPage": "197",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087225638,
                "preferredName": "Ranendra Kumar Sarma",
                "firstName": "Ranendra Kumar",
                "lastName": "Sarma"
            },
            {
                "id": 37086011239,
                "preferredName": "Mohd. Tasleem Khan",
                "firstName": "Mohd. Tasleem",
                "lastName": "Khan"
            },
            {
                "id": 38232351200,
                "preferredName": "Rafi Ahamed Shaik",
                "firstName": "Rafi Ahamed",
                "lastName": "Shaik"
            },
            {
                "id": 37085756305,
                "preferredName": "Jinti Hazarika",
                "firstName": "Jinti",
                "lastName": "Hazarika"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947757",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8896887",
        "articleTitle": "Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors",
        "volume": "28",
        "issue": "2",
        "startPage": "433",
        "endPage": "442",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086915777,
                "preferredName": "Iraj Moghaddasi",
                "firstName": "Iraj",
                "lastName": "Moghaddasi"
            },
            {
                "id": 37085625714,
                "preferredName": "Mostafa Ersali Salehi Nasab",
                "firstName": "Mostafa Ersali",
                "lastName": "Salehi Nasab"
            },
            {
                "id": 37273219900,
                "preferredName": "Mehdi Kargahi",
                "firstName": "Mehdi",
                "lastName": "Kargahi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3010585",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9153178",
        "articleTitle": "A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption",
        "volume": "28",
        "issue": "10",
        "startPage": "2182",
        "endPage": "2195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089115382,
                "preferredName": "Milad Bahadori",
                "firstName": "Milad",
                "lastName": "Bahadori"
            },
            {
                "id": 37561103300,
                "preferredName": "Kimmo J\u00e4rvinen",
                "firstName": "Kimmo",
                "lastName": "J\u00e4rvinen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2954770",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8936528",
        "articleTitle": "Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration",
        "volume": "28",
        "issue": "3",
        "startPage": "686",
        "endPage": "699",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086009633,
                "preferredName": "Shouvik Musavvir",
                "firstName": "Shouvik",
                "lastName": "Musavvir"
            },
            {
                "id": 37086485907,
                "preferredName": "Anwesha Chatterjee",
                "firstName": "Anwesha",
                "lastName": "Chatterjee"
            },
            {
                "id": 37085361593,
                "preferredName": "Ryan Gary Kim",
                "firstName": "Ryan Gary",
                "lastName": "Kim"
            },
            {
                "id": 37085500936,
                "preferredName": "Dae Hyun Kim",
                "firstName": "Dae Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2945257",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8882383",
        "articleTitle": "architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute",
        "volume": "28",
        "issue": "2",
        "startPage": "516",
        "endPage": "529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086323340,
                "preferredName": "He Li",
                "firstName": "He",
                "lastName": "Li"
            },
            {
                "id": 37085453358,
                "preferredName": "James J. Davis",
                "firstName": "James J.",
                "lastName": "Davis"
            },
            {
                "id": 37085728756,
                "preferredName": "John Wickerson",
                "firstName": "John",
                "lastName": "Wickerson"
            },
            {
                "id": 37265574000,
                "preferredName": "George A. Constantinides",
                "firstName": "George A.",
                "lastName": "Constantinides"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2962501",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8959356",
        "articleTitle": "Optimizing FPGA Logic Circuitry for Variable Voltage Supplies",
        "volume": "28",
        "issue": "4",
        "startPage": "890",
        "endPage": "903",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085800717,
                "preferredName": "Ibrahim Ahmed",
                "firstName": "Ibrahim",
                "lastName": "Ahmed"
            },
            {
                "id": 37086859824,
                "preferredName": "Linda L. Shen",
                "firstName": "Linda L.",
                "lastName": "Shen"
            },
            {
                "id": 37283817300,
                "preferredName": "Vaughn Betz",
                "firstName": "Vaughn",
                "lastName": "Betz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2967029",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8998143",
        "articleTitle": "Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips",
        "volume": "28",
        "issue": "5",
        "startPage": "1269",
        "endPage": "1282",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086578768,
                "preferredName": "Tung-Che Liang",
                "firstName": "Tung-Che",
                "lastName": "Liang"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2971636",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9005217",
        "articleTitle": "A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques",
        "volume": "28",
        "issue": "6",
        "startPage": "1423",
        "endPage": "1434",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085832772,
                "preferredName": "Jianwei Yang",
                "firstName": "Jianwei",
                "lastName": "Yang"
            },
            {
                "id": 37290381500,
                "preferredName": "Jun Han",
                "firstName": "Jun",
                "lastName": "Han"
            },
            {
                "id": 37088411794,
                "preferredName": "Fan Dai",
                "firstName": "Fan",
                "lastName": "Dai"
            },
            {
                "id": 37085846418,
                "preferredName": "Weizhen Wang",
                "firstName": "Weizhen",
                "lastName": "Wang"
            },
            {
                "id": 37288001700,
                "preferredName": "Xiaoyang Zeng",
                "firstName": "Xiaoyang",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947340",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8887489",
        "articleTitle": "Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage",
        "volume": "28",
        "issue": "2",
        "startPage": "544",
        "endPage": "552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956232",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9061137",
        "articleTitle": "A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines",
        "volume": "28",
        "issue": "6",
        "startPage": "1345",
        "endPage": "1356",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089184279,
                "preferredName": "Lu Lu",
                "firstName": "Lu",
                "lastName": "Lu"
            },
            {
                "id": 38237568800,
                "preferredName": "Taegeun Yoo",
                "firstName": "Taegeun",
                "lastName": "Yoo"
            },
            {
                "id": 37086370408,
                "preferredName": "Van Loi Le",
                "firstName": "Van Loi",
                "lastName": "Le"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3014892",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9178804",
        "articleTitle": "A 215-F\u00b2 Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process",
        "volume": "28",
        "issue": "11",
        "startPage": "2290",
        "endPage": "2299",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085382073,
                "preferredName": "Gang Li",
                "firstName": "Gang",
                "lastName": "Li"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            },
            {
                "id": 37088538973,
                "preferredName": "Xuejiao Ma",
                "firstName": "Xuejiao",
                "lastName": "Ma"
            },
            {
                "id": 37088539823,
                "preferredName": "Jiana Lian",
                "firstName": "Jiana",
                "lastName": "Lian"
            },
            {
                "id": 37088538495,
                "preferredName": "Junpeng Shu",
                "firstName": "Junpeng",
                "lastName": "Shu"
            },
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2986508",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9080570",
        "articleTitle": "A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers",
        "volume": "28",
        "issue": "8",
        "startPage": "1770",
        "endPage": "1781",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088450080,
                "preferredName": "Hyungyu Ju",
                "firstName": "Hyungyu",
                "lastName": "Ju"
            },
            {
                "id": 37085411956,
                "preferredName": "Minjae Lee",
                "firstName": "Minjae",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2997369",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9140039",
        "articleTitle": "A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture",
        "volume": "28",
        "issue": "8",
        "startPage": "1858",
        "endPage": "1866",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085696946,
                "preferredName": "Vahid Jamshidi",
                "firstName": "Vahid",
                "lastName": "Jamshidi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2972772",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9032357",
        "articleTitle": "An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation",
        "volume": "28",
        "issue": "5",
        "startPage": "1221",
        "endPage": "1229",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286360700,
                "preferredName": "Basant Kumar Mohanty",
                "firstName": "Basant Kumar",
                "lastName": "Mohanty"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2999593",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9115902",
        "articleTitle": "Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET",
        "volume": "28",
        "issue": "8",
        "startPage": "1807",
        "endPage": "1820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085861834,
                "preferredName": "Siva Nishok Dhanuskodi",
                "firstName": "Siva Nishok",
                "lastName": "Dhanuskodi"
            },
            {
                "id": 37088449498,
                "preferredName": "Samuel Allen",
                "firstName": "Samuel",
                "lastName": "Allen"
            },
            {
                "id": 37871282100,
                "preferredName": "Daniel E. Holcomb",
                "firstName": "Daniel E.",
                "lastName": "Holcomb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2946348",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8879706",
        "articleTitle": "The Mesochronous Dual-Clock FIFO Buffer",
        "volume": "28",
        "issue": "1",
        "startPage": "302",
        "endPage": "306",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089137830,
                "preferredName": "Dimitrios Konstantinou",
                "firstName": "Dimitrios",
                "lastName": "Konstantinou"
            },
            {
                "id": 37085473066,
                "preferredName": "Anastasios Psarras",
                "firstName": "Anastasios",
                "lastName": "Psarras"
            },
            {
                "id": 37300402600,
                "preferredName": "Chrysostomos Nicopoulos",
                "firstName": "Chrysostomos",
                "lastName": "Nicopoulos"
            },
            {
                "id": 37283462300,
                "preferredName": "Giorgos Dimitrakopoulos",
                "firstName": "Giorgos",
                "lastName": "Dimitrakopoulos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2991795",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9096610",
        "articleTitle": "Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications",
        "volume": "28",
        "issue": "7",
        "startPage": "1578",
        "endPage": "1588",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086072083,
                "preferredName": "Shaghayegh Vahdat",
                "firstName": "Shaghayegh",
                "lastName": "Vahdat"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935832",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8825552",
        "articleTitle": "DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy",
        "volume": "28",
        "issue": "1",
        "startPage": "273",
        "endPage": "286",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085528762,
                "preferredName": "Roohollah Yarmand",
                "firstName": "Roohollah",
                "lastName": "Yarmand"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2991679",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9096622",
        "articleTitle": "Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies",
        "volume": "28",
        "issue": "12",
        "startPage": "2481",
        "endPage": "2494",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086246694,
                "preferredName": "Amogh Agrawal",
                "firstName": "Amogh",
                "lastName": "Agrawal"
            },
            {
                "id": 37086157049,
                "preferredName": "Indranil Chakraborty",
                "firstName": "Indranil",
                "lastName": "Chakraborty"
            },
            {
                "id": 37086465768,
                "preferredName": "Deboleena Roy",
                "firstName": "Deboleena",
                "lastName": "Roy"
            },
            {
                "id": 37089046333,
                "preferredName": "Utkarsh Saxena",
                "firstName": "Utkarsh",
                "lastName": "Saxena"
            },
            {
                "id": 38272839000,
                "preferredName": "Saima Sharmin",
                "firstName": "Saima",
                "lastName": "Sharmin"
            },
            {
                "id": 37085812048,
                "preferredName": "Minsuk Koo",
                "firstName": "Minsuk",
                "lastName": "Koo"
            },
            {
                "id": 37085758011,
                "preferredName": "Yong Shim",
                "firstName": "Yong",
                "lastName": "Shim"
            },
            {
                "id": 37085775766,
                "preferredName": "Gopalakrishnan Srinivasan",
                "firstName": "Gopalakrishnan",
                "lastName": "Srinivasan"
            },
            {
                "id": 37891661900,
                "preferredName": "Chamika Liyanagedera",
                "firstName": "Chamika",
                "lastName": "Liyanagedera"
            },
            {
                "id": 37085718413,
                "preferredName": "Abhronil Sengupta",
                "firstName": "Abhronil",
                "lastName": "Sengupta"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3014962",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9170866",
        "articleTitle": "A 23\u201336.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications",
        "volume": "28",
        "issue": "11",
        "startPage": "2243",
        "endPage": "2256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37537160400,
                "preferredName": "Zhiqun Li",
                "firstName": "Zhiqun",
                "lastName": "Li"
            },
            {
                "id": 37086198999,
                "preferredName": "Guoxiao Cheng",
                "firstName": "Guoxiao",
                "lastName": "Cheng"
            },
            {
                "id": 37088538928,
                "preferredName": "Tingting Han",
                "firstName": "Tingting",
                "lastName": "Han"
            },
            {
                "id": 37089175441,
                "preferredName": "Zhennan Li",
                "firstName": "Zhennan",
                "lastName": "Li"
            },
            {
                "id": 37085517340,
                "preferredName": "Mi Tian",
                "firstName": "Mi",
                "lastName": "Tian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2955389",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8935354",
        "articleTitle": "A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels",
        "volume": "28",
        "issue": "3",
        "startPage": "818",
        "endPage": "822",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086110665,
                "preferredName": "Jaeyoung Seo",
                "firstName": "Jaeyoung",
                "lastName": "Seo"
            },
            {
                "id": 37086347315,
                "preferredName": "Jaehyun Ko",
                "firstName": "Jaehyun",
                "lastName": "Ko"
            },
            {
                "id": 37086347843,
                "preferredName": "Kyunghyun Lim",
                "firstName": "Kyunghyun",
                "lastName": "Lim"
            },
            {
                "id": 37085436840,
                "preferredName": "Sooeun Lee",
                "firstName": "Sooeun",
                "lastName": "Lee"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            },
            {
                "id": 37277119400,
                "preferredName": "Hong-June Park",
                "firstName": "Hong-June",
                "lastName": "Park"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2965772",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9072274",
        "articleTitle": "Optimizing FPGA Logic Block Architectures for Arithmetic",
        "volume": "28",
        "issue": "6",
        "startPage": "1378",
        "endPage": "1391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37078366800,
                "preferredName": "Kevin E. Murray",
                "firstName": "Kevin E.",
                "lastName": "Murray"
            },
            {
                "id": 37078402900,
                "preferredName": "Jason Luu",
                "firstName": "Jason",
                "lastName": "Luu"
            },
            {
                "id": 37086858543,
                "preferredName": "Matthew J. P. Walker",
                "firstName": "Matthew J. P.",
                "lastName": "Walker"
            },
            {
                "id": 37087556142,
                "preferredName": "Conor McCullough",
                "firstName": "Conor",
                "lastName": "McCullough"
            },
            {
                "id": 37087553448,
                "preferredName": "Sen Wang",
                "firstName": "Sen",
                "lastName": "Wang"
            },
            {
                "id": 38108487900,
                "preferredName": "Safeen Huda",
                "firstName": "Safeen",
                "lastName": "Huda"
            },
            {
                "id": 37085473192,
                "preferredName": "Bo Yan",
                "firstName": "Bo",
                "lastName": "Yan"
            },
            {
                "id": 37078147100,
                "preferredName": "Charles Chiasson",
                "firstName": "Charles",
                "lastName": "Chiasson"
            },
            {
                "id": 37277846100,
                "preferredName": "Kenneth B. Kent",
                "firstName": "Kenneth B.",
                "lastName": "Kent"
            },
            {
                "id": 37277797500,
                "preferredName": "Jason Anderson",
                "firstName": "Jason",
                "lastName": "Anderson"
            },
            {
                "id": 37277511800,
                "preferredName": "Jonathan Rose",
                "firstName": "Jonathan",
                "lastName": "Rose"
            },
            {
                "id": 37283817300,
                "preferredName": "Vaughn Betz",
                "firstName": "Vaughn",
                "lastName": "Betz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2975091",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9034511",
        "articleTitle": "QEC: A Quantum Entropy Chip and Its Applications",
        "volume": "28",
        "issue": "6",
        "startPage": "1471",
        "endPage": "1484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085771276,
                "preferredName": "Jungmin Park",
                "firstName": "Jungmin",
                "lastName": "Park"
            },
            {
                "id": 37087137959,
                "preferredName": "Seongjoon Cho",
                "firstName": "Seongjoon",
                "lastName": "Cho"
            },
            {
                "id": 37087137808,
                "preferredName": "Taejin Lim",
                "firstName": "Taejin",
                "lastName": "Lim"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2949037",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8950284",
        "articleTitle": "Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage",
        "volume": "28",
        "issue": "3",
        "startPage": "764",
        "endPage": "776",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543245800,
                "preferredName": "Omar Al-Terkawi Hasib",
                "firstName": "Omar Al-Terkawi",
                "lastName": "Hasib"
            },
            {
                "id": 37276922900,
                "preferredName": "Yvon Savaria",
                "firstName": "Yvon",
                "lastName": "Savaria"
            },
            {
                "id": 37276569100,
                "preferredName": "Claude Thibeault",
                "firstName": "Claude",
                "lastName": "Thibeault"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3030243",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9241430",
        "articleTitle": "A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI",
        "volume": "28",
        "issue": "12",
        "startPage": "2721",
        "endPage": "2725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086380517,
                "preferredName": "John Charles Wright",
                "firstName": "John Charles",
                "lastName": "Wright"
            },
            {
                "id": 37085882550,
                "preferredName": "Colin Schmidt",
                "firstName": "Colin",
                "lastName": "Schmidt"
            },
            {
                "id": 37085581221,
                "preferredName": "Ben Keller",
                "firstName": "Ben",
                "lastName": "Keller"
            },
            {
                "id": 37088564095,
                "preferredName": "Daniel Palmer Dabbelt",
                "firstName": "Daniel Palmer",
                "lastName": "Dabbelt"
            },
            {
                "id": 37085618436,
                "preferredName": "Jaehwa Kwak",
                "firstName": "Jaehwa",
                "lastName": "Kwak"
            },
            {
                "id": 37088560675,
                "preferredName": "Vighnesh Iyer",
                "firstName": "Vighnesh",
                "lastName": "Iyer"
            },
            {
                "id": 38236938600,
                "preferredName": "Nandish Mehta",
                "firstName": "Nandish",
                "lastName": "Mehta"
            },
            {
                "id": 37085554698,
                "preferredName": "Pi-Feng Chiu",
                "firstName": "Pi-Feng",
                "lastName": "Chiu"
            },
            {
                "id": 37085588666,
                "preferredName": "Stevo Bailey",
                "firstName": "Stevo",
                "lastName": "Bailey"
            },
            {
                "id": 37422631600,
                "preferredName": "Krste Asanovi\u0107",
                "firstName": "Krste",
                "lastName": "Asanovi\u0107"
            },
            {
                "id": 37268296200,
                "preferredName": "Borivoje Nikoli\u0107",
                "firstName": "Borivoje",
                "lastName": "Nikoli\u0107"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2992123",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9102453",
        "articleTitle": "A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process",
        "volume": "28",
        "issue": "7",
        "startPage": "1600",
        "endPage": "1609",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086507059,
                "preferredName": "Yupeng Fu",
                "firstName": "Yupeng",
                "lastName": "Fu"
            },
            {
                "id": 38494481700,
                "preferredName": "Lianming Li",
                "firstName": "Lianming",
                "lastName": "Li"
            },
            {
                "id": 37086562325,
                "preferredName": "Yilong Liao",
                "firstName": "Yilong",
                "lastName": "Liao"
            },
            {
                "id": 37086952993,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37088429410,
                "preferredName": "Yongjian Shi",
                "firstName": "Yongjian",
                "lastName": "Shi"
            },
            {
                "id": 37279547400,
                "preferredName": "Dongming Wang",
                "firstName": "Dongming",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2978543",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9051794",
        "articleTitle": "Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors",
        "volume": "28",
        "issue": "8",
        "startPage": "1796",
        "endPage": "1806",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37068212200,
                "preferredName": "Yan Wang",
                "firstName": "Yan",
                "lastName": "Wang"
            },
            {
                "id": 37088704799,
                "preferredName": "Jinhui Liu",
                "firstName": "Jinhui",
                "lastName": "Liu"
            },
            {
                "id": 37089685183,
                "preferredName": "Jingtong Hu",
                "firstName": "Jingtong",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2940449",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8856263",
        "articleTitle": "Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks",
        "volume": "28",
        "issue": "1",
        "startPage": "263",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087060506,
                "preferredName": "Samir Ben Dodo",
                "firstName": "Samir",
                "lastName": "Ben Dodo"
            },
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956100",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8937009",
        "articleTitle": "A Fast Settling Fractional- $N$  DPLL With Loop-Order Switching",
        "volume": "28",
        "issue": "3",
        "startPage": "714",
        "endPage": "725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085579247,
                "preferredName": "Pallavi Paliwal",
                "firstName": "Pallavi",
                "lastName": "Paliwal"
            },
            {
                "id": 37085777718,
                "preferredName": "Vivek Yadav",
                "firstName": "Vivek",
                "lastName": "Yadav"
            },
            {
                "id": 37088219774,
                "preferredName": "Zeeshan Ali",
                "firstName": "Zeeshan",
                "lastName": "Ali"
            },
            {
                "id": 37067001700,
                "preferredName": "Shalabh Gupta",
                "firstName": "Shalabh",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2946199",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8879663",
        "articleTitle": "High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC",
        "volume": "28",
        "issue": "2",
        "startPage": "480",
        "endPage": "491",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087321024,
                "preferredName": "Diwei Li",
                "firstName": "Diwei",
                "lastName": "Li"
            },
            {
                "id": 37855097800,
                "preferredName": "Dixian Zhao",
                "firstName": "Dixian",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3023464",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9205839",
        "articleTitle": "A Fast Leakage-Aware Green\u2019s-Function-Based Thermal Simulator for 3-D Chips",
        "volume": "28",
        "issue": "11",
        "startPage": "2342",
        "endPage": "2355",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085557334,
                "preferredName": "Hameedah Sultan",
                "firstName": "Hameedah",
                "lastName": "Sultan"
            },
            {
                "id": 38553959500,
                "preferredName": "Smruti R. Sarangi",
                "firstName": "Smruti R.",
                "lastName": "Sarangi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2986469",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9080593",
        "articleTitle": "BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm",
        "volume": "28",
        "issue": "7",
        "startPage": "1652",
        "endPage": "1664",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088429756,
                "preferredName": "Chenchen Xie",
                "firstName": "Chenchen",
                "lastName": "Xie"
            },
            {
                "id": 38240919300,
                "preferredName": "Xi Li",
                "firstName": "Xi",
                "lastName": "Li"
            },
            {
                "id": 37086354129,
                "preferredName": "Yu Lei",
                "firstName": "Yu",
                "lastName": "Lei"
            },
            {
                "id": 37600755500,
                "preferredName": "Houpeng Chen",
                "firstName": "Houpeng",
                "lastName": "Chen"
            },
            {
                "id": 38239041400,
                "preferredName": "Qian Wang",
                "firstName": "Qian",
                "lastName": "Wang"
            },
            {
                "id": 37088430078,
                "preferredName": "Jiashu Guo",
                "firstName": "Jiashu",
                "lastName": "Guo"
            },
            {
                "id": 37086400030,
                "preferredName": "Jie Miao",
                "firstName": "Jie",
                "lastName": "Miao"
            },
            {
                "id": 37686328900,
                "preferredName": "Yi Lv",
                "firstName": "Yi",
                "lastName": "Lv"
            },
            {
                "id": 37271222300,
                "preferredName": "Zhitang Song",
                "firstName": "Zhitang",
                "lastName": "Song"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3008199",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9149838",
        "articleTitle": "A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder",
        "volume": "28",
        "issue": "10",
        "startPage": "2099",
        "endPage": "2108",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076739400,
                "preferredName": "Quan Pan",
                "firstName": "Quan",
                "lastName": "Pan"
            },
            {
                "id": 37086234687,
                "preferredName": "Li Wang",
                "firstName": "Li",
                "lastName": "Wang"
            },
            {
                "id": 37088513841,
                "preferredName": "Xiongshi Luo",
                "firstName": "Xiongshi",
                "lastName": "Luo"
            },
            {
                "id": 37273278700,
                "preferredName": "C. Patrick Yue",
                "firstName": "C. Patrick",
                "lastName": "Yue"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2967149",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8994186",
        "articleTitle": "On Fast and Exact Computation of Error Metrics in Approximate LSB Adders",
        "volume": "28",
        "issue": "4",
        "startPage": "876",
        "endPage": "889",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088348480,
                "preferredName": "Avishek Sinha Roy",
                "firstName": "Avishek",
                "lastName": "Sinha Roy"
            },
            {
                "id": 37088347723,
                "preferredName": "Rajdeep Biswas",
                "firstName": "Rajdeep",
                "lastName": "Biswas"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3021533",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9203821",
        "articleTitle": "An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor",
        "volume": "28",
        "issue": "11",
        "startPage": "2314",
        "endPage": "2327",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38108207600,
                "preferredName": "Xiang Wang",
                "firstName": "Xiang",
                "lastName": "Wang"
            },
            {
                "id": 37086084611,
                "preferredName": "Zongmin Zhao",
                "firstName": "Zongmin",
                "lastName": "Zhao"
            },
            {
                "id": 37088539831,
                "preferredName": "Dongdong Xu",
                "firstName": "Dongdong",
                "lastName": "Xu"
            },
            {
                "id": 37086549049,
                "preferredName": "Zhun Zhang",
                "firstName": "Zhun",
                "lastName": "Zhang"
            },
            {
                "id": 37086407168,
                "preferredName": "Qiang Hao",
                "firstName": "Qiang",
                "lastName": "Hao"
            },
            {
                "id": 37088539173,
                "preferredName": "Mengchen Liu",
                "firstName": "Mengchen",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3026840",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9217507",
        "articleTitle": "FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs",
        "volume": "28",
        "issue": "12",
        "startPage": "2726",
        "endPage": "2730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085454659,
                "preferredName": "Ali Zahir",
                "firstName": "Ali",
                "lastName": "Zahir"
            },
            {
                "id": 37087030235,
                "preferredName": "Shadan Khan Khattak",
                "firstName": "Shadan Khan",
                "lastName": "Khattak"
            },
            {
                "id": 37679250000,
                "preferredName": "Anees Ullah",
                "firstName": "Anees",
                "lastName": "Ullah"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37085547599,
                "preferredName": "Fahad Bin Muslim",
                "firstName": "Fahad Bin",
                "lastName": "Muslim"
            },
            {
                "id": 37088562933,
                "preferredName": "Waleed Ahmad",
                "firstName": "Waleed",
                "lastName": "Ahmad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2991721",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9096405",
        "articleTitle": "A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration",
        "volume": "28",
        "issue": "7",
        "startPage": "1726",
        "endPage": "1735",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085414556,
                "preferredName": "Kuan-Lin Fu",
                "firstName": "Kuan-Lin",
                "lastName": "Fu"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2955933",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8951129",
        "articleTitle": "Gain-Cell Embedded DRAMs: Modeling and Design Space",
        "volume": "28",
        "issue": "3",
        "startPage": "646",
        "endPage": "659",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085360008,
                "preferredName": "Andrea Bonetti",
                "firstName": "Andrea",
                "lastName": "Bonetti"
            },
            {
                "id": 37086497431,
                "preferredName": "Roman Golman",
                "firstName": "Roman",
                "lastName": "Golman"
            },
            {
                "id": 37085363376,
                "preferredName": "Robert Giterman",
                "firstName": "Robert",
                "lastName": "Giterman"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            },
            {
                "id": 37268709200,
                "preferredName": "Andreas Burg",
                "firstName": "Andreas",
                "lastName": "Burg"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2941981",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8861301",
        "articleTitle": "Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement",
        "volume": "28",
        "issue": "3",
        "startPage": "736",
        "endPage": "749",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281331900,
                "preferredName": "Jin-Tai Yan",
                "firstName": "Jin-Tai",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2956923",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8964489",
        "articleTitle": "SRAM Stability Analysis and Performance\u2013Reliability Tradeoff for Different Cache Configurations",
        "volume": "28",
        "issue": "3",
        "startPage": "620",
        "endPage": "633",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086429351,
                "preferredName": "Rui Zhang",
                "firstName": "Rui",
                "lastName": "Zhang"
            },
            {
                "id": 37085436076,
                "preferredName": "Taizhi Liu",
                "firstName": "Taizhi",
                "lastName": "Liu"
            },
            {
                "id": 37085535787,
                "preferredName": "Kexin Yang",
                "firstName": "Kexin",
                "lastName": "Yang"
            },
            {
                "id": 38466562000,
                "preferredName": "Chang-Chih Chen",
                "firstName": "Chang-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2935305",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8825542",
        "articleTitle": "A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS",
        "volume": "28",
        "issue": "1",
        "startPage": "23",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085397029,
                "preferredName": "Yu-Chuan Lin",
                "firstName": "Yu-Chuan",
                "lastName": "Lin"
            },
            {
                "id": 37277278800,
                "preferredName": "Hen-Wai Tsao",
                "firstName": "Hen-Wai",
                "lastName": "Tsao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2996544",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9116821",
        "articleTitle": "PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications",
        "volume": "28",
        "issue": "8",
        "startPage": "1782",
        "endPage": "1795",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088449144,
                "preferredName": "Mahdi Yektaei",
                "firstName": "Mahdi",
                "lastName": "Yektaei"
            },
            {
                "id": 38278109200,
                "preferredName": "M. B. Ghaznavi-Ghoushchi",
                "firstName": "M. B.",
                "lastName": "Ghaznavi-Ghoushchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947202",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8884129",
        "articleTitle": "Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks",
        "volume": "28",
        "issue": "3",
        "startPage": "750",
        "endPage": "763",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088213395,
                "preferredName": "Trevor E. Pogue",
                "firstName": "Trevor E.",
                "lastName": "Pogue"
            },
            {
                "id": 37275575300,
                "preferredName": "Nicola Nicolici",
                "firstName": "Nicola",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3016939",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9185089",
        "articleTitle": "ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing",
        "volume": "28",
        "issue": "12",
        "startPage": "2518",
        "endPage": "2529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086607035,
                "preferredName": "Bapi Kar",
                "firstName": "Bapi",
                "lastName": "Kar"
            },
            {
                "id": 37410464400,
                "preferredName": "Pradeep Kumar Gopalakrishnan",
                "firstName": "Pradeep Kumar",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37086607735,
                "preferredName": "Sumon Kumar Bose",
                "firstName": "Sumon Kumar",
                "lastName": "Bose"
            },
            {
                "id": 37085527170,
                "preferredName": "Mohendra Roy",
                "firstName": "Mohendra",
                "lastName": "Roy"
            },
            {
                "id": 37272835500,
                "preferredName": "Arindam Basu",
                "firstName": "Arindam",
                "lastName": "Basu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3003520",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9141435",
        "articleTitle": "Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching",
        "volume": "28",
        "issue": "11",
        "startPage": "2233",
        "endPage": "2242",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280841000,
                "preferredName": "Poki Chen",
                "firstName": "Poki",
                "lastName": "Chen"
            },
            {
                "id": 37088539667,
                "preferredName": "Yung-Hsuan Chen",
                "firstName": "Yung-Hsuan",
                "lastName": "Chen"
            },
            {
                "id": 37088348030,
                "preferredName": "John Carl Joel S. Marquez",
                "firstName": "John Carl Joel S.",
                "lastName": "Marquez"
            },
            {
                "id": 37088348187,
                "preferredName": "Ruei-Ting Wang",
                "firstName": "Ruei-Ting",
                "lastName": "Wang"
            },
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2984822",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9072310",
        "articleTitle": "Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems",
        "volume": "28",
        "issue": "7",
        "startPage": "1717",
        "endPage": "1725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085562981,
                "preferredName": "Sung-Joon Jang",
                "firstName": "Sung-Joon",
                "lastName": "Jang"
            },
            {
                "id": 37277218400,
                "preferredName": "Chong-Min Kyung",
                "firstName": "Chong-Min",
                "lastName": "Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2974573",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9019848",
        "articleTitle": "A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer",
        "volume": "28",
        "issue": "5",
        "startPage": "1185",
        "endPage": "1194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086040607,
                "preferredName": "Alireza Mosalmani",
                "firstName": "Alireza",
                "lastName": "Mosalmani"
            },
            {
                "id": 37088384591,
                "preferredName": "Mehdi Khoee",
                "firstName": "Mehdi",
                "lastName": "Khoee"
            },
            {
                "id": 37273887600,
                "preferredName": "Omid Shoaei",
                "firstName": "Omid",
                "lastName": "Shoaei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3019524",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9195489",
        "articleTitle": "A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme",
        "volume": "28",
        "issue": "11",
        "startPage": "2469",
        "endPage": "2473",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088414979,
                "preferredName": "Chao Liu",
                "firstName": "Chao",
                "lastName": "Liu"
            },
            {
                "id": 38466446200,
                "preferredName": "Jianguo Yang",
                "firstName": "Jianguo",
                "lastName": "Yang"
            },
            {
                "id": 37088538525,
                "preferredName": "Pengfei Jiang",
                "firstName": "Pengfei",
                "lastName": "Jiang"
            },
            {
                "id": 37088538960,
                "preferredName": "Qiao Wang",
                "firstName": "Qiao",
                "lastName": "Wang"
            },
            {
                "id": 37089546398,
                "preferredName": "Donglin Zhang",
                "firstName": "Donglin",
                "lastName": "Zhang"
            },
            {
                "id": 37085551348,
                "preferredName": "Tiancheng Gong",
                "firstName": "Tiancheng",
                "lastName": "Gong"
            },
            {
                "id": 37086882963,
                "preferredName": "Qingting Ding",
                "firstName": "Qingting",
                "lastName": "Ding"
            },
            {
                "id": 37088539852,
                "preferredName": "Yuling Zhao",
                "firstName": "Yuling",
                "lastName": "Zhao"
            },
            {
                "id": 37085618948,
                "preferredName": "Qing Luo",
                "firstName": "Qing",
                "lastName": "Luo"
            },
            {
                "id": 37651139700,
                "preferredName": "Xiaoyong Xue",
                "firstName": "Xiaoyong",
                "lastName": "Xue"
            },
            {
                "id": 37533040100,
                "preferredName": "Hangbing Lv",
                "firstName": "Hangbing",
                "lastName": "Lv"
            },
            {
                "id": 37401503300,
                "preferredName": "Ming Liu",
                "firstName": "Ming",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2947495",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8886713",
        "articleTitle": "Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search",
        "volume": "28",
        "issue": "2",
        "startPage": "467",
        "endPage": "479",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37391441500,
                "preferredName": "Guanghui He",
                "firstName": "Guanghui",
                "lastName": "He"
            },
            {
                "id": 37087318353,
                "preferredName": "Xiaoyu Zhang",
                "firstName": "Xiaoyu",
                "lastName": "Zhang"
            },
            {
                "id": 37087319469,
                "preferredName": "Zhuojun Liang",
                "firstName": "Zhuojun",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3004547",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9140026",
        "articleTitle": "Delay-Constrained GNR Routing for Layer Minimization",
        "volume": "28",
        "issue": "11",
        "startPage": "2356",
        "endPage": "2369",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281331900,
                "preferredName": "Jin-Tai Yan",
                "firstName": "Jin-Tai",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3013810",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9170620",
        "articleTitle": "Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor",
        "volume": "28",
        "issue": "11",
        "startPage": "2410",
        "endPage": "2423",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086064560,
                "preferredName": "Tony James Bailey",
                "firstName": "Tony James",
                "lastName": "Bailey"
            },
            {
                "id": 37088493749,
                "preferredName": "Andrew J. Ford",
                "firstName": "Andrew J.",
                "lastName": "Ford"
            },
            {
                "id": 37088493063,
                "preferredName": "Siddharth Barve",
                "firstName": "Siddharth",
                "lastName": "Barve"
            },
            {
                "id": 37088538986,
                "preferredName": "Jacob Wells",
                "firstName": "Jacob",
                "lastName": "Wells"
            },
            {
                "id": 37266402900,
                "preferredName": "Rashmi Jha",
                "firstName": "Rashmi",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2958989",
        "publicationYear": "2020",
        "publicationDate": "April 2020",
        "articleNumber": "8951249",
        "articleTitle": "A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug",
        "volume": "28",
        "issue": "4",
        "startPage": "1002",
        "endPage": "1015",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086014207,
                "preferredName": "Binod Kumar",
                "firstName": "Binod",
                "lastName": "Kumar"
            },
            {
                "id": 37088347343,
                "preferredName": "Jay Adhaduk",
                "firstName": "Jay",
                "lastName": "Adhaduk"
            },
            {
                "id": 37856472700,
                "preferredName": "Kanad Basu",
                "firstName": "Kanad",
                "lastName": "Basu"
            },
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            },
            {
                "id": 37404014500,
                "preferredName": "Virendra Singh",
                "firstName": "Virendra",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3016976",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9179003",
        "articleTitle": "Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs",
        "volume": "28",
        "issue": "12",
        "startPage": "2563",
        "endPage": "2572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073332000,
                "preferredName": "Zhen Gao",
                "firstName": "Zhen",
                "lastName": "Gao"
            },
            {
                "id": 37088415200,
                "preferredName": "Lingling Zhang",
                "firstName": "Lingling",
                "lastName": "Zhang"
            },
            {
                "id": 37087054406,
                "preferredName": "Tong Yan",
                "firstName": "Tong",
                "lastName": "Yan"
            },
            {
                "id": 37088551721,
                "preferredName": "Kangkang Guo",
                "firstName": "Kangkang",
                "lastName": "Guo"
            },
            {
                "id": 37071529000,
                "preferredName": "Zhan Xu",
                "firstName": "Zhan",
                "lastName": "Xu"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3018062",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9180343",
        "articleTitle": "Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication",
        "volume": "28",
        "issue": "12",
        "startPage": "2551",
        "endPage": "2562",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086257887,
                "preferredName": "Eleni Maragkoudaki",
                "firstName": "Eleni",
                "lastName": "Maragkoudaki"
            },
            {
                "id": 37705899000,
                "preferredName": "Vasilis F. Pavlidis",
                "firstName": "Vasilis F.",
                "lastName": "Pavlidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3012008",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9165818",
        "articleTitle": "Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization",
        "volume": "28",
        "issue": "12",
        "startPage": "2495",
        "endPage": "2508",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37534343000,
                "preferredName": "Xin Fan",
                "firstName": "Xin",
                "lastName": "Fan"
            },
            {
                "id": 37088564453,
                "preferredName": "Shutao Zhang",
                "firstName": "Shutao",
                "lastName": "Zhang"
            },
            {
                "id": 37274316600,
                "preferredName": "Tobias Gemmeke",
                "firstName": "Tobias",
                "lastName": "Gemmeke"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2977131",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9046772",
        "articleTitle": "SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches",
        "volume": "28",
        "issue": "6",
        "startPage": "1357",
        "endPage": "1370",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086840235,
                "preferredName": "Muhammad Avais Qureshi",
                "firstName": "Muhammad Avais",
                "lastName": "Qureshi"
            },
            {
                "id": 37086030639,
                "preferredName": "Jungwoo Park",
                "firstName": "Jungwoo",
                "lastName": "Park"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2975591",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9046248",
        "articleTitle": "Design and Implementation of Reconfigurable Asynchronous Pipelines",
        "volume": "28",
        "issue": "6",
        "startPage": "1527",
        "endPage": "1539",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085719055,
                "preferredName": "Alessandro de Gennaro",
                "firstName": "Alessandro",
                "lastName": "de Gennaro"
            },
            {
                "id": 37288920800,
                "preferredName": "Danil Sokolov",
                "firstName": "Danil",
                "lastName": "Sokolov"
            },
            {
                "id": 37313292300,
                "preferredName": "Andrey Mokhov",
                "firstName": "Andrey",
                "lastName": "Mokhov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2983327",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9063643",
        "articleTitle": "A General Construction and Encoder Implementation of Polar Codes",
        "volume": "28",
        "issue": "7",
        "startPage": "1690",
        "endPage": "1702",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086852349,
                "preferredName": "Wei Song",
                "firstName": "Wei",
                "lastName": "Song"
            },
            {
                "id": 37086181131,
                "preferredName": "Yifei Shen",
                "firstName": "Yifei",
                "lastName": "Shen"
            },
            {
                "id": 37085682397,
                "preferredName": "Liping Li",
                "firstName": "Liping",
                "lastName": "Li"
            },
            {
                "id": 37284274700,
                "preferredName": "Kai Niu",
                "firstName": "Kai",
                "lastName": "Niu"
            },
            {
                "id": 37085417787,
                "preferredName": "Chuan Zhang",
                "firstName": "Chuan",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2984731",
        "publicationYear": "2020",
        "publicationDate": "Aug. 2020",
        "articleNumber": "9119189",
        "articleTitle": "Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel",
        "volume": "28",
        "issue": "8",
        "startPage": "1821",
        "endPage": "1832",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085352503,
                "preferredName": "Zhiheng Wang",
                "firstName": "Zhiheng",
                "lastName": "Wang"
            },
            {
                "id": 37088449228,
                "preferredName": "Devan Larso",
                "firstName": "Devan",
                "lastName": "Larso"
            },
            {
                "id": 37088448903,
                "preferredName": "Morgen Barker",
                "firstName": "Morgen",
                "lastName": "Barker"
            },
            {
                "id": 37296692200,
                "preferredName": "Soheil Mohajer",
                "firstName": "Soheil",
                "lastName": "Mohajer"
            },
            {
                "id": 38534813500,
                "preferredName": "Kia Bazargan",
                "firstName": "Kia",
                "lastName": "Bazargan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2994534",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9102448",
        "articleTitle": "Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method",
        "volume": "28",
        "issue": "7",
        "startPage": "1610",
        "endPage": "1620",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085539007,
                "preferredName": "George Floros",
                "firstName": "George",
                "lastName": "Floros"
            },
            {
                "id": 37062716600,
                "preferredName": "Nestor Evmorfopoulos",
                "firstName": "Nestor",
                "lastName": "Evmorfopoulos"
            },
            {
                "id": 37301841600,
                "preferredName": "Georgios Stamoulis",
                "firstName": "Georgios",
                "lastName": "Stamoulis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2946128",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8897079",
        "articleTitle": "Memory Optimization for Energy-Efficient Differentially Private Deep Learning",
        "volume": "28",
        "issue": "2",
        "startPage": "307",
        "endPage": "316",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085857082,
                "preferredName": "Jonathon Edstrom",
                "firstName": "Jonathon",
                "lastName": "Edstrom"
            },
            {
                "id": 37085523869,
                "preferredName": "Hritom Das",
                "firstName": "Hritom",
                "lastName": "Das"
            },
            {
                "id": 37086818229,
                "preferredName": "Yiwen Xu",
                "firstName": "Yiwen",
                "lastName": "Xu"
            },
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2953871",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8930978",
        "articleTitle": "A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree",
        "volume": "28",
        "issue": "2",
        "startPage": "576",
        "endPage": "584",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085411885,
                "preferredName": "Farah Fahim",
                "firstName": "Farah",
                "lastName": "Fahim"
            },
            {
                "id": 37085622843,
                "preferredName": "Siddhartha Joshi",
                "firstName": "Siddhartha",
                "lastName": "Joshi"
            },
            {
                "id": 38181375600,
                "preferredName": "Seda Ogrenci-Memik",
                "firstName": "Seda",
                "lastName": "Ogrenci-Memik"
            },
            {
                "id": 37271092300,
                "preferredName": "Hooman Mohseni",
                "firstName": "Hooman",
                "lastName": "Mohseni"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2954549",
        "publicationYear": "2020",
        "publicationDate": "March 2020",
        "articleNumber": "8935214",
        "articleTitle": "GPU-Based Redundancy Analysis Using Concurrent Evaluation",
        "volume": "28",
        "issue": "3",
        "startPage": "805",
        "endPage": "817",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086091987,
                "preferredName": "Tae Hyun Kim",
                "firstName": "Tae Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37085674660,
                "preferredName": "Hayoung Lee",
                "firstName": "Hayoung",
                "lastName": "Lee"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3029079",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9234493",
        "articleTitle": "A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation",
        "volume": "28",
        "issue": "12",
        "startPage": "2708",
        "endPage": "2720",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085714984,
                "preferredName": "Hye-Yoon Joo",
                "firstName": "Hye-Yoon",
                "lastName": "Joo"
            },
            {
                "id": 37085416101,
                "preferredName": "Jinhyung Lee",
                "firstName": "Jinhyung",
                "lastName": "Lee"
            },
            {
                "id": 37085414400,
                "preferredName": "Haram Ju",
                "firstName": "Haram",
                "lastName": "Ju"
            },
            {
                "id": 37085633393,
                "preferredName": "Han-Gon Ko",
                "firstName": "Han-Gon",
                "lastName": "Ko"
            },
            {
                "id": 37086445642,
                "preferredName": "Jung Min Yoon",
                "firstName": "Jung Min",
                "lastName": "Yoon"
            },
            {
                "id": 37086361698,
                "preferredName": "Byungjun Kang",
                "firstName": "Byungjun",
                "lastName": "Kang"
            },
            {
                "id": 37274430800,
                "preferredName": "Deog-Kyoon Jeong",
                "firstName": "Deog-Kyoon",
                "lastName": "Jeong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2987202",
        "publicationYear": "2020",
        "publicationDate": "June 2020",
        "articleNumber": "9082820",
        "articleTitle": "High Throughput Spatial Convolution Filters on FPGAs",
        "volume": "28",
        "issue": "6",
        "startPage": "1392",
        "endPage": "1402",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085407816,
                "preferredName": "Lenos Ioannou",
                "firstName": "Lenos",
                "lastName": "Ioannou"
            },
            {
                "id": 37085655054,
                "preferredName": "Abdullah Al-Dujaili",
                "firstName": "Abdullah",
                "lastName": "Al-Dujaili"
            },
            {
                "id": 38555679800,
                "preferredName": "Suhaib A. Fahmy",
                "firstName": "Suhaib A.",
                "lastName": "Fahmy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3027254",
        "publicationYear": "2020",
        "publicationDate": "Dec. 2020",
        "articleNumber": "9229092",
        "articleTitle": "A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM",
        "volume": "28",
        "issue": "12",
        "startPage": "2650",
        "endPage": "2657",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37535514300,
                "preferredName": "Hyun Kook Park",
                "firstName": "Hyun Kook",
                "lastName": "Park"
            },
            {
                "id": 37086361902,
                "preferredName": "Hong Keun Ahn",
                "firstName": "Hong Keun",
                "lastName": "Ahn"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2969679",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "9003496",
        "articleTitle": "A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF",
        "volume": "28",
        "issue": "5",
        "startPage": "1164",
        "endPage": "1174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38546914800,
                "preferredName": "Nandini Vitee",
                "firstName": "Nandini",
                "lastName": "Vitee"
            },
            {
                "id": 37297602000,
                "preferredName": "Harikrishnan Ramiah",
                "firstName": "Harikrishnan",
                "lastName": "Ramiah"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37085444225,
                "preferredName": "Jun Yin",
                "firstName": "Jun",
                "lastName": "Yin"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3018794",
        "publicationYear": "2020",
        "publicationDate": "Nov. 2020",
        "articleNumber": "9187433",
        "articleTitle": "An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits",
        "volume": "28",
        "issue": "11",
        "startPage": "2257",
        "endPage": "2267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37592197400,
                "preferredName": "Kyungho Ryu",
                "firstName": "Kyungho",
                "lastName": "Ryu"
            },
            {
                "id": 37089395549,
                "preferredName": "Kil-Hoon Lee",
                "firstName": "Kil-Hoon",
                "lastName": "Lee"
            },
            {
                "id": 37088539158,
                "preferredName": "Jung-Pil Lim",
                "firstName": "Jung-Pil",
                "lastName": "Lim"
            },
            {
                "id": 37085578194,
                "preferredName": "Jinho Kim",
                "firstName": "Jinho",
                "lastName": "Kim"
            },
            {
                "id": 37088539358,
                "preferredName": "Hansu Pae",
                "firstName": "Hansu",
                "lastName": "Pae"
            },
            {
                "id": 37089264237,
                "preferredName": "Junho Park",
                "firstName": "Junho",
                "lastName": "Park"
            },
            {
                "id": 37085397665,
                "preferredName": "Hyun-Wook Lim",
                "firstName": "Hyun-Wook",
                "lastName": "Lim"
            },
            {
                "id": 37441003000,
                "preferredName": "Jae-Youl Lee",
                "firstName": "Jae-Youl",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2988204",
        "publicationYear": "2020",
        "publicationDate": "July 2020",
        "articleNumber": "9089348",
        "articleTitle": "Error Probability Models for Voltage-Scaled Multiply-Accumulate Units",
        "volume": "28",
        "issue": "7",
        "startPage": "1665",
        "endPage": "1675",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086500080,
                "preferredName": "Mallika Rathore",
                "firstName": "Mallika",
                "lastName": "Rathore"
            },
            {
                "id": 37403753800,
                "preferredName": "Peter Milder",
                "firstName": "Peter",
                "lastName": "Milder"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.2969094",
        "publicationYear": "2020",
        "publicationDate": "May 2020",
        "articleNumber": "8989974",
        "articleTitle": "An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform",
        "volume": "28",
        "issue": "5",
        "startPage": "1336",
        "endPage": "1340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086171050,
                "preferredName": "Luis Alberto Aranda",
                "firstName": "Luis Alberto",
                "lastName": "Aranda"
            },
            {
                "id": 38274808400,
                "preferredName": "Alfonso S\u00e1nchez-Maci\u00e1n",
                "firstName": "Alfonso",
                "lastName": "S\u00e1nchez-Maci\u00e1n"
            },
            {
                "id": 37410622900,
                "preferredName": "Juan Antonio Maestro",
                "firstName": "Juan Antonio",
                "lastName": "Maestro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2931478",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8794767",
        "articleTitle": "A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS",
        "volume": "28",
        "issue": "1",
        "startPage": "12",
        "endPage": "22",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086257961,
                "preferredName": "Xiaoran Wang",
                "firstName": "Xiaoran",
                "lastName": "Wang"
            },
            {
                "id": 37085482898,
                "preferredName": "Tianwei Liu",
                "firstName": "Tianwei",
                "lastName": "Liu"
            },
            {
                "id": 37085456005,
                "preferredName": "Shita Guo",
                "firstName": "Shita",
                "lastName": "Guo"
            },
            {
                "id": 37273648900,
                "preferredName": "Mitchell A. Thornton",
                "firstName": "Mitchell A.",
                "lastName": "Thornton"
            },
            {
                "id": 37265688100,
                "preferredName": "Ping Gui",
                "firstName": "Ping",
                "lastName": "Gui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2943073",
        "publicationYear": "2020",
        "publicationDate": "Jan. 2020",
        "articleNumber": "8870250",
        "articleTitle": "RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory",
        "volume": "28",
        "issue": "1",
        "startPage": "287",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086428154,
                "preferredName": "Morteza Soltani",
                "firstName": "Morteza",
                "lastName": "Soltani"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2019.2945026",
        "publicationYear": "2020",
        "publicationDate": "Feb. 2020",
        "articleNumber": "8939353",
        "articleTitle": "Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation",
        "volume": "28",
        "issue": "2",
        "startPage": "443",
        "endPage": "455",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085455709,
                "preferredName": "Mohammad Saber Golanbari",
                "firstName": "Mohammad Saber",
                "lastName": "Golanbari"
            },
            {
                "id": 37541746100,
                "preferredName": "Saman Kiamehr",
                "firstName": "Saman",
                "lastName": "Kiamehr"
            },
            {
                "id": 38234718900,
                "preferredName": "Fabian Oboril",
                "firstName": "Fabian",
                "lastName": "Oboril"
            },
            {
                "id": 37085360411,
                "preferredName": "Anteneh Gebregiorgis",
                "firstName": "Anteneh",
                "lastName": "Gebregiorgis"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3005438",
        "publicationYear": "2020",
        "publicationDate": "Oct. 2020",
        "articleNumber": "9141438",
        "articleTitle": "A 0.75\u20132.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios",
        "volume": "28",
        "issue": "10",
        "startPage": "2109",
        "endPage": "2121",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085802630,
                "preferredName": "Immanuel Raja",
                "firstName": "Immanuel",
                "lastName": "Raja"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            }
        ]
    }
]