#ifndef __MDSSREG_3_2_0_H__
/*
===========================================================================
*/
/**
  @file mdssreg_3.2.0.h
  @brief Auto-generated HWIO interface include file.
  This file contains HWIO register definitions for the following modules:
    MDSS_HW
    MDP_SSPP_TOP0
    MDP_SMP_TOP0
    MDP_SSPP_TOP1
    MDP_SMP_TOP1
    MDP_DSPP_TOP0
    MDP_PERIPH_TOP0
    MDP_SSPP_TOP2
    MDP_PERIPH_TOP1
    MDP_CTL_0
    MDP_CTL_1
    MDP_CTL_2
    MDP_CTL_3
    MDP_CTL_4
    MDP_VP_0_CURSOR_0
    MDP_VP_0_CURSOR_0_SSPP
    MDP_VP_0_CURSOR_1
    MDP_VP_0_CURSOR_1_SSPP
    MDP_SSPP_IGC_LUT
    MDP_VP_0_VIG_0
    MDP_VP_0_VIG_0_CSC_1
    MDP_VP_0_VIG_0_PA_HIST
    MDP_VP_0_VIG_0_HIST_RAM
    MDP_VP_0_VIG_0_LUTV_RAM
    MDP_VP_0_VIG_0_PA_MEMCOL
    MDP_VP_0_VIG_0_PA_SZONE
    MDP_VP_0_VIG_0_PCC
    MDP_VP_0_VIG_0_QSEED3
    MDP_VP_0_VIG_0_QSEED3_COEF_LUT
    MDP_VP_0_VIG_0_SSPP
    MDP_VP_0_VIG_1
    MDP_VP_0_VIG_1_CSC_1
    MDP_VP_0_VIG_1_PA_HIST
    MDP_VP_0_VIG_1_HIST_RAM
    MDP_VP_0_VIG_1_LUTV_RAM
    MDP_VP_0_VIG_1_PA_MEMCOL
    MDP_VP_0_VIG_1_PA_SZONE
    MDP_VP_0_VIG_1_PCC
    MDP_VP_0_VIG_1_QSEED3
    MDP_VP_0_VIG_1_QSEED3_COEF_LUT
    MDP_VP_0_VIG_1_SSPP
    MDP_VP_0_VIG_2
    MDP_VP_0_VIG_2_CSC_1
    MDP_VP_0_VIG_2_PA_HIST
    MDP_VP_0_VIG_2_HIST_RAM
    MDP_VP_0_VIG_2_LUTV_RAM
    MDP_VP_0_VIG_2_PA_MEMCOL
    MDP_VP_0_VIG_2_PA_SZONE
    MDP_VP_0_VIG_2_PCC
    MDP_VP_0_VIG_2_QSEED3
    MDP_VP_0_VIG_2_QSEED3_COEF_LUT
    MDP_VP_0_VIG_2_SSPP
    MDP_VP_0_VIG_3
    MDP_VP_0_VIG_3_CSC_1
    MDP_VP_0_VIG_3_PA_HIST
    MDP_VP_0_VIG_3_HIST_RAM
    MDP_VP_0_VIG_3_LUTV_RAM
    MDP_VP_0_VIG_3_PA_MEMCOL
    MDP_VP_0_VIG_3_PA_SZONE
    MDP_VP_0_VIG_3_PCC
    MDP_VP_0_VIG_3_QSEED3
    MDP_VP_0_VIG_3_QSEED3_COEF_LUT
    MDP_VP_0_VIG_3_SSPP
    MDP_VP_0_DMA_0
    MDP_VP_0_DMA_0_PCC
    MDP_VP_0_DMA_0_SSPP
    MDP_VP_0_DMA_1
    MDP_VP_0_DMA_1_PCC
    MDP_VP_0_DMA_1_SSPP
    MDP_VP_0_DMA_2
    MDP_VP_0_DMA_2_PCC
    MDP_VP_0_DMA_2_SSPP
    MDP_VP_0_DMA_3
    MDP_VP_0_DMA_3_PCC
    MDP_VP_0_DMA_3_SSPP
    MDP_VP_0_LAYER_0
    MDP_VP_0_LAYER_0_PGC
    MDP_VP_0_LAYER_1
    MDP_VP_0_LAYER_1_PGC
    MDP_VP_0_LAYER_2
    MDP_VP_0_LAYER_2_PGC
    MDP_VP_0_LAYER_3
    MDP_VP_0_LAYER_3_PGC
    MDP_VP_0_LAYER_4
    MDP_VP_0_LAYER_4_PGC
    MDP_VP_0_LAYER_5
    MDP_VP_0_LAYER_5_PGC
    MDP_VP_0_DSPP_0
    MDP_VP_0_DSPP_0_GAMUT
    MDP_VP_0_DSPP_0_PA_HIST
    MDP_VP_0_DSPP_0_HIST_RAM
    MDP_VP_0_DSPP_0_LUTV_RAM
    MDP_VP_0_DSPP_0_PA_MEMCOL
    MDP_VP_0_DSPP_0_PA_SZONE
    MDP_VP_0_DSPP_0_PCC
    MDP_VP_0_DSPP_0_PGC
    MDP_VP_0_DSPP_1
    MDP_VP_0_DSPP_1_GAMUT
    MDP_VP_0_DSPP_1_PA_HIST
    MDP_VP_0_DSPP_1_HIST_RAM
    MDP_VP_0_DSPP_1_LUTV_RAM
    MDP_VP_0_DSPP_1_PA_MEMCOL
    MDP_VP_0_DSPP_1_PA_SZONE
    MDP_VP_0_DSPP_1_PCC
    MDP_VP_0_DSPP_1_PGC
    MDP_DEST_SCALER_0
    MDP_DEST_SCALER_0_DEST_SCL0
    MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT
    MDP_DEST_SCALER_0_DEST_SCL1
    MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT
    MDP_WB_2
    MDP_INTF_0
    MDP_INTF_1
    MDP_INTF_2
    MDP_INTF_3
    MDP_INTF_4
    MDP_PP_0
    MDP_PPB_0
    MDP_PPB_0_DITHER
    MDP_PP_1
    MDP_PPB_1
    MDP_PPB_1_DITHER
    MDP_PP_2
    MDP_PPB_2
    MDP_PPB_2_DITHER
    MDP_PP_3
    MDP_PPB_3
    MDP_PPB_3_DITHER
    MDP_PP_4
    MDP_PPB_4
    MDP_PPB_4_DITHER
    MDP_ENCR_NS_0
    MDP_ENCR_S_0
    MDP_AADC_0
    MDP_AADC_1
    MDP_CDM_0
    MDP_CDM_0_CSC_10
    MDP_CDM_0_CDWN2
    MDP_CDM_0_HDMI_PACK
    MDP_DSC_0
    MDP_QDSS
    DP
    DSI_0
    DSI_0_DSI
    DSI_0_PHY
    DSI_0_PHY_DSIPHY_CMN_DSI_COMMON
    DSI_0_PHY_DSIPHY_DLN0_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN1_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN2_DSI_DATALN
    DSI_0_PHY_DSIPHY_DLN3_DSI_DATALN
    DSI_0_PHY_DSIPHY_CKLN_DSI_DATALN
    DSI_0_PHY_DSIPHY_PLL_DSI_COM_LITE
    DSI_1
    DSI_1_DSI
    DSI_1_PHY
    DSI_1_PHY_DSIPHY_CMN_DSI_COMMON
    DSI_1_PHY_DSIPHY_DLN0_DSI_DATALN
    DSI_1_PHY_DSIPHY_DLN1_DSI_DATALN
    DSI_1_PHY_DSIPHY_DLN2_DSI_DATALN
    DSI_1_PHY_DSIPHY_DLN3_DSI_DATALN
    DSI_1_PHY_DSIPHY_CKLN_DSI_DATALN
    DSI_1_PHY_DSIPHY_PLL_DSI_COM_LITE
    HDMI
    HDMI_PHY
    HDMI_PHY_QSERDES_COM_HDMI_COM
    HDMI_PHY_QSERDES_TX_L0_HDMI_TX
    HDMI_PHY_QSERDES_TX_L1_HDMI_TX
    HDMI_PHY_QSERDES_TX_L2_HDMI_TX
    HDMI_PHY_QSERDES_TX_L3_HDMI_TX
    HDMI_PHY_HDMI_PHY
    ROT
    ROT_QDSS
    ROT_REGDMA
    ROT_REGDMA_CSR
    ROT_REGDMA_RAM
    ROT_ROTTOP
    ROT_SSPP
    ROT_WB
    VBIF
    VBIF_SDE
    VBIF_NRT
    VBIF_NRT_VBIF_ROT
    XPU
    MDSS_SEC
    MDSS_SEC_HDCP_SEC_TZ_ONLY
    MDSS_SEC_HDCP_SEC_TZ_HV
    MDSS_SEC_DSI_0_SEC
    MDSS_SEC_DSI_1_SEC
    MDSS_SEC_DP_HDCP_SEC_TZ_HV
    MDSS_SEC_HDCP_SEC_TZ_HV_HLOS
    MDSS_SEC_DP_HDCP_SEC_TZ_HV_HLOS
    MDSS_SEC_HDCP_SEC_DBG
    MDSS_SEC_DP_HDCP_SEC_DBG
  'Include' filters applied: <none>
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================
  Copyright (c) 2015 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary
  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.
  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.
  ===========================================================================
  $Header: //components/rel/boot.xf/1.4/QcomPkg/Library/HALMDSSLib/mdssreg_3.2.0.h#1 $
  $DateTime: 2016/12/23 01:52:26 $
  $Author: pwbldsvc $
  ===========================================================================
*/

#define MDSS_BASE_OFFS  0x00000000
/*----------------------------------------------------------------------------
 * MODULE: MDSS_HW
 *--------------------------------------------------------------------------*/
#define MDSS_HW_REG_BASE_OFFS                                                                  (MDSS_BASE_OFFS  + 0x00000000)
#define HWIO_MDSS_HW_HW_VERSION_OFFS                                                      (MDSS_HW_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDSS_HW_MDSS_PHY_PLL_SWI_ACCESS_CTL_OFFS                                     (MDSS_HW_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDSS_HW_INTR_STATUS_OFFS                                                     (MDSS_HW_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_0_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_1_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_2_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_3_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_4_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_5_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_6_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_7_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_8_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_9_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_10_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_11_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_12_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_13_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_14_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDSS_HW_MDSS_SCRATCH_REGISTER_15_OFFS                                        (MDSS_HW_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDSS_HW_UBWC_ENC_HW_VERSION_OFFS                                             (MDSS_HW_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDSS_HW_UBWC_DEC_HW_VERSION_OFFS                                             (MDSS_HW_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDSS_HW_MDSS_VBIF_UBWC_CLK_CTRL_OFFS                                         (MDSS_HW_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDSS_HW_MDSS_CLK_CTRL_OFFS                                                   (MDSS_HW_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDSS_HW_MDSS_CLK_STATUS_OFFS                                                 (MDSS_HW_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDSS_HW_MDSS_EFUSE_STATUS_OFFS                                               (MDSS_HW_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_0_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_1_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_2_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_3_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_4_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_5_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_6_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_7_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_8_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_9_OFFS                                       (MDSS_HW_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_10_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_11_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_12_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_13_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_14_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDSS_HW_MDSS_SEMAPHORE_REGISTER_15_OFFS                                      (MDSS_HW_REG_BASE_OFFS  + 0x000000cc)

/*----------------------------------------------------------------------------
 * MODULE: MDP_SSPP_TOP0
 *--------------------------------------------------------------------------*/
#define MDP_SSPP_TOP0_REG_BASE_OFFS                                            (MDSS_BASE_OFFS  + 0x00001000)
#define HWIO_MDP_HW_VERSION_OFFS                                          (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DISP_INTF_SEL_OFFS                                       (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTR2_EN_OFFS                                            (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTR2_STATUS_OFFS                                        (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTR_EN_OFFS                                             (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTR_STATUS_OFFS                                         (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTR_CLEAR_OFFS                                          (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_HIST_INTR_EN_OFFS                                        (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_HIST_INTR_STATUS_OFFS                                    (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_HIST_INTR_CLEAR_OFFS                                     (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_MDP_SSPP_SPARE_0_OFFS                                    (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTR2_CLEAR_OFFS                                         (MDP_SSPP_TOP0_REG_BASE_OFFS  + 0x0000002c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_SMP_TOP0
 *--------------------------------------------------------------------------*/
#define MDP_SMP_TOP0_REG_BASE_OFFS                                              (MDSS_BASE_OFFS  + 0x00001030)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_9_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_TRAFFIC_SHAPER_RD_CLIENT_10_OFFS                          (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_OFFS                           (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_SMP_ALLOC_W_0_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_SMP_ALLOC_W_1_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_SMP_ALLOC_W_2_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_SMP_ALLOC_W_3_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_SMP_ALLOC_W_4_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_SMP_ALLOC_W_5_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_SMP_ALLOC_W_6_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_SMP_ALLOC_W_7_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_SMP_ALLOC_W_8_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_SMP_ALLOC_W_9_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_SMP_ALLOC_W_10_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_SMP_ALLOC_W_11_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_SMP_ALLOC_W_12_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_SMP_ALLOC_W_13_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_SMP_ALLOC_W_14_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_SMP_ALLOC_W_15_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_SMP_ALLOC_W_16_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_SMP_ALLOC_W_17_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_SMP_ALLOC_W_18_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_SMP_ALLOC_W_19_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_SMP_ALLOC_W_20_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_SMP_ALLOC_W_21_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_SMP_ALLOC_R_0_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_SMP_ALLOC_R_1_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_SMP_ALLOC_R_2_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_SMP_ALLOC_R_3_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_SMP_ALLOC_R_4_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_SMP_ALLOC_R_5_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_SMP_ALLOC_R_6_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_SMP_ALLOC_R_7_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_SMP_ALLOC_R_8_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_SMP_ALLOC_R_9_OFFS                                        (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_SMP_ALLOC_R_10_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_SMP_ALLOC_R_11_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_SMP_ALLOC_R_12_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_SMP_ALLOC_R_13_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_SMP_ALLOC_R_14_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_SMP_ALLOC_R_15_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_SMP_ALLOC_R_16_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_SMP_ALLOC_R_17_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_SMP_ALLOC_R_18_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_SMP_ALLOC_R_19_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_SMP_ALLOC_R_20_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_SMP_ALLOC_R_21_OFFS                                       (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_SSPP0_DEBUGBUS_CTRL_OFFS                                  (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_SSPP0_DEBUGBUS_STATUS_OFFS                                (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_RT_NRT_VBIF_CLIENT_SEL_OFFS                               (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_AXI_INTF_DEBUGBUS_CTRL_OFFS                               (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_AXI_INTF_DEBUGBUS_STATUS_OFFS                             (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_QOS_REMAPPER_CLASS_0_OFFS                                 (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_QOS_REMAPPER_CLASS_1_OFFS                                 (MDP_SMP_TOP0_REG_BASE_OFFS  + 0x000001b4)
/*----------------------------------------------------------------------------
 * MODULE: MDP_SSPP_TOP1
 *--------------------------------------------------------------------------*/
#define MDP_SSPP_TOP1_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x000011e8)
#define HWIO_MDP_SW_RESET_CTRL_OFFS                                               (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_UPPER_NEWROI_PRIOR_TO_START_OFFS                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VIG_PA_V_ADJUST_C_ROMN_OFFS                                      (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VIG_PA_V_ADJUST_SV_ROMN_OFFS                                     (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_SSPP1_DEBUGBUS_CTRL_OFFS                                         (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_SSPP1_DEBUGBUS_STATUS_OFFS                                       (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_UP_MISR_SEL_OFFS                                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_UP_MISR_CTRL_OFFS                                                (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_UP_MISR_SIGN_MDP_OFFS                                            (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_CLK_CTRL0_OFFS                                                   (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_CLK_STATUS0_OFFS                                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_CLK_CTRL1_OFFS                                                   (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_CLK_STATUS1_OFFS                                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_CLK_CTRL2_OFFS                                                   (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_CLK_STATUS2_OFFS                                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_CLK_CTRL6_OFFS                                                   (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_CLK_STATUS6_OFFS                                                 (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VIDEO_INTF_UNDERFLOW_CTL_OFFS                                    (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_SPLIT_DISPLAY_EN_OFFS                                            (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_OFFS                               (MDP_SSPP_TOP1_REG_BASE_OFFS  + 0x00000110)
/*----------------------------------------------------------------------------
 * MODULE: MDP_SMP_TOP1
 *--------------------------------------------------------------------------*/
#define MDP_SMP_TOP1_REG_BASE_OFFS                         (MDSS_BASE_OFFS  + 0x000012fc)
#define HWIO_MDP_DEBUGBUS_VBIF_ATB_OFFS               (MDP_SMP_TOP1_REG_BASE_OFFS  + 0x00000000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DSPP_TOP0
 *--------------------------------------------------------------------------*/
#define MDP_DSPP_TOP0_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00001300)
#define HWIO_MDP_DSPP_IGC_COLOR0_RAM_LUTN_OFFS                        (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DSPP_IGC_COLOR1_RAM_LUTN_OFFS                        (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_DSPP_IGC_COLOR2_RAM_LUTN_OFFS                        (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_OFFS                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_MDP_DSPP_SPARE_0_OFFS                                (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PPB0_CNTL_OFFS                                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PPB0_CONFIG_OFFS                                     (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PPB1_CNTL_OFFS                                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PPB1_CONFIG_OFFS                                     (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_DSPP_PA_V_ADJUST_C_ROMN_OFFS                         (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_DSPP_PA_V_ADJUST_SV_ROMN_OFFS                        (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_DSPP_DEBUGBUS_CTRL_OFFS                              (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_DSPP_DEBUGBUS_STATUS_OFFS                            (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_LP_MISR_SEL_OFFS                                     (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_LP_MISR_CTRL_OFFS                                    (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_DANGER_STATUS_OFFS                                   (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_SAFE_STATUS_OFFS                                     (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_LP_MISR_SIGN_MDP_OFFS                                (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_PPB2_CNTL_OFFS                                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_PPB3_CNTL_OFFS                                       (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_HW_EVENTS_CTL_OFFS                                   (MDP_DSPP_TOP0_REG_BASE_OFFS  + 0x0000007c)

/*----------------------------------------------------------------------------
 * MODULE: MDP_PERIPH_TOP0
 *--------------------------------------------------------------------------*/
#define MDP_PERIPH_TOP0_REG_BASE_OFFS                                               (MDSS_BASE_OFFS  + 0x00001380)
#define HWIO_MDP_WD_TIMER_0_CTL_OFFS                                           (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_WD_TIMER_0_CTL2_OFFS                                          (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_WD_TIMER_0_LOAD_VALUE_OFFS                                    (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_WD_TIMER_0_STATUS_VALUE_OFFS                                  (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_WD_TIMER_1_CTL_OFFS                                           (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_WD_TIMER_1_CTL2_OFFS                                          (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_WD_TIMER_1_LOAD_VALUE_OFFS                                    (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_WD_TIMER_1_STATUS_VALUE_OFFS                                  (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_LP_MISR_CTRL_MHL_OFFS                                         (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_LP_MISR_SIGN_MHL_OFFS                                         (MDP_PERIPH_TOP0_REG_BASE_OFFS  + 0x00000024)
/*----------------------------------------------------------------------------
 * MODULE: MDP_SSPP_TOP2
 *--------------------------------------------------------------------------*/
#define MDP_SSPP_TOP2_REG_BASE_OFFS                                           (MDSS_BASE_OFFS  + 0x000013a8)
#define HWIO_MDP_CLK_CTRL3_OFFS                                          (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CLK_STATUS3_OFFS                                        (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CLK_CTRL4_OFFS                                          (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CLK_STATUS4_OFFS                                        (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CLK_CTRL5_OFFS                                          (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CLK_STATUS5_OFFS                                        (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CLK_CTRL7_OFFS                                          (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_CLK_STATUS7_OFFS                                        (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_QOS_REMAPPER_LOWER_CLASS_0_OFFS                         (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_QOS_REMAPPER_LOWER_CLASS_1_OFFS                         (MDP_SSPP_TOP2_REG_BASE_OFFS  + 0x00000034)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PERIPH_TOP1
 *--------------------------------------------------------------------------*/
#define MDP_PERIPH_TOP1_REG_BASE_OFFS                                                        (MDSS_BASE_OFFS  + 0x000013f0)
#define HWIO_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_OFFS                                     (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_SPLIT_DISPLAY_TE_LINE_INTERVAL_OFFS                                    (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_LOWER_NEWROI_PRIOR_TO_START_OFFS                                       (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_SW_RESET_MASK_OFFS                                                (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_HDMI_MHL_SELECT_OFFS                                                   (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_MDP_PERIPH_SPARE_0_OFFS                                                (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_MDP_OUT_CTL_0_OFFS                                                     (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_MDP_VSYNC_SEL_OFFS                                                     (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PERIPH_DEBUGBUS_CTRL_OFFS                                              (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PERIPH_DEBUGBUS_STATUS_OFFS                                            (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_WD_TIMER_2_CTL_OFFS                                                    (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_WD_TIMER_2_CTL2_OFFS                                                   (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_WD_TIMER_2_LOAD_VALUE_OFFS                                             (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_WD_TIMER_2_STATUS_VALUE_OFFS                                           (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_WD_TIMER_3_CTL_OFFS                                                    (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_WD_TIMER_3_CTL2_OFFS                                                   (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_WD_TIMER_3_LOAD_VALUE_OFFS                                             (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_WD_TIMER_3_STATUS_VALUE_OFFS                                           (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_WD_TIMER_4_CTL_OFFS                                                    (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_WD_TIMER_4_CTL2_OFFS                                                   (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_WD_TIMER_4_LOAD_VALUE_OFFS                                             (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_WD_TIMER_4_STATUS_VALUE_OFFS                                           (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_DCE_SEL_OFFS                                                           (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_DSI_ULPS_CLAMP_ENABLE_OFFS                                             (MDP_PERIPH_TOP1_REG_BASE_OFFS  + 0x00000064)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CTL_0
 *--------------------------------------------------------------------------*/
#define MDP_CTL_0_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00002000)
#define HWIO_MDP_CTL_0_LAYER_0_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CTL_0_LAYER_1_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CTL_0_LAYER_2_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CTL_0_LAYER_3_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CTL_0_LAYER_4_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CTL_0_LAYER_5_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CTL_0_TOP_OFFS                                  (MDP_CTL_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CTL_0_FLUSH_OFFS                                (MDP_CTL_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CTL_0_CTL_START_OFFS                            (MDP_CTL_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CTL_0_PACK_3D_OFFS                              (MDP_CTL_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CTL_0_SW_RESET_OFFS                             (MDP_CTL_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CTL_0_LAYER_0_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CTL_0_LAYER_1_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CTL_0_LAYER_2_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CTL_0_LAYER_3_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_CTL_0_LAYER_4_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_CTL_0_LAYER_5_EXT_OFFS                          (MDP_CTL_0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_CTL_0_SW_RESET_OVERRIDE_OFFS                    (MDP_CTL_0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_CTL_0_LAYER_0_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_CTL_0_LAYER_1_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_CTL_0_LAYER_2_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_CTL_0_LAYER_3_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_CTL_0_LAYER_4_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_CTL_0_LAYER_5_EXT2_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_CTL_0_FLUSH_CANCEL_OFFS                         (MDP_CTL_0_REG_BASE_OFFS  + 0x00000090)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CTL_1
 *--------------------------------------------------------------------------*/
#define MDP_CTL_1_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00002200)
#define HWIO_MDP_CTL_1_LAYER_0_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CTL_1_LAYER_1_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CTL_1_LAYER_2_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CTL_1_LAYER_3_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CTL_1_LAYER_4_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CTL_1_LAYER_5_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CTL_1_TOP_OFFS                                  (MDP_CTL_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CTL_1_FLUSH_OFFS                                (MDP_CTL_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CTL_1_CTL_START_OFFS                            (MDP_CTL_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CTL_1_PACK_3D_OFFS                              (MDP_CTL_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CTL_1_SW_RESET_OFFS                             (MDP_CTL_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CTL_1_LAYER_0_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CTL_1_LAYER_1_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CTL_1_LAYER_2_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CTL_1_LAYER_3_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_CTL_1_LAYER_4_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_CTL_1_LAYER_5_EXT_OFFS                          (MDP_CTL_1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_CTL_1_SW_RESET_OVERRIDE_OFFS                    (MDP_CTL_1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_CTL_1_LAYER_0_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_CTL_1_LAYER_1_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_CTL_1_LAYER_2_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_CTL_1_LAYER_3_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_CTL_1_LAYER_4_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_CTL_1_LAYER_5_EXT2_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_CTL_1_FLUSH_CANCEL_OFFS                         (MDP_CTL_1_REG_BASE_OFFS  + 0x00000090)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CTL_2
 *--------------------------------------------------------------------------*/
#define MDP_CTL_2_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00002400)
#define HWIO_MDP_CTL_2_LAYER_0_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CTL_2_LAYER_1_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CTL_2_LAYER_2_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CTL_2_LAYER_3_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CTL_2_LAYER_4_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CTL_2_LAYER_5_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CTL_2_TOP_OFFS                                  (MDP_CTL_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CTL_2_FLUSH_OFFS                                (MDP_CTL_2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CTL_2_CTL_START_OFFS                            (MDP_CTL_2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CTL_2_PACK_3D_OFFS                              (MDP_CTL_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CTL_2_SW_RESET_OFFS                             (MDP_CTL_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CTL_2_LAYER_0_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CTL_2_LAYER_1_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CTL_2_LAYER_2_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CTL_2_LAYER_3_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_CTL_2_LAYER_4_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_CTL_2_LAYER_5_EXT_OFFS                          (MDP_CTL_2_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_CTL_2_SW_RESET_OVERRIDE_OFFS                    (MDP_CTL_2_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_CTL_2_LAYER_0_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_CTL_2_LAYER_1_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_CTL_2_LAYER_2_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_CTL_2_LAYER_3_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_CTL_2_LAYER_4_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_CTL_2_LAYER_5_EXT2_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_CTL_2_FLUSH_CANCEL_OFFS                         (MDP_CTL_2_REG_BASE_OFFS  + 0x00000090)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CTL_3
 *--------------------------------------------------------------------------*/
#define MDP_CTL_3_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00002600)
#define HWIO_MDP_CTL_3_LAYER_0_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CTL_3_LAYER_1_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CTL_3_LAYER_2_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CTL_3_LAYER_3_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CTL_3_LAYER_4_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CTL_3_LAYER_5_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CTL_3_TOP_OFFS                                  (MDP_CTL_3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CTL_3_FLUSH_OFFS                                (MDP_CTL_3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CTL_3_CTL_START_OFFS                            (MDP_CTL_3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CTL_3_PACK_3D_OFFS                              (MDP_CTL_3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CTL_3_SW_RESET_OFFS                             (MDP_CTL_3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CTL_3_LAYER_0_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CTL_3_LAYER_1_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CTL_3_LAYER_2_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CTL_3_LAYER_3_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_CTL_3_LAYER_4_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_CTL_3_LAYER_5_EXT_OFFS                          (MDP_CTL_3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_CTL_3_SW_RESET_OVERRIDE_OFFS                    (MDP_CTL_3_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_CTL_3_LAYER_0_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_CTL_3_LAYER_1_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_CTL_3_LAYER_2_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_CTL_3_LAYER_3_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_CTL_3_LAYER_4_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_CTL_3_LAYER_5_EXT2_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_CTL_3_FLUSH_CANCEL_OFFS                         (MDP_CTL_3_REG_BASE_OFFS  + 0x00000090)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CTL_4
 *--------------------------------------------------------------------------*/
#define MDP_CTL_4_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00002800)
#define HWIO_MDP_CTL_4_LAYER_0_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CTL_4_LAYER_1_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CTL_4_LAYER_2_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CTL_4_LAYER_3_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CTL_4_LAYER_4_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CTL_4_LAYER_5_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CTL_4_TOP_OFFS                                  (MDP_CTL_4_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CTL_4_FLUSH_OFFS                                (MDP_CTL_4_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CTL_4_CTL_START_OFFS                            (MDP_CTL_4_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CTL_4_PACK_3D_OFFS                              (MDP_CTL_4_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CTL_4_SW_RESET_OFFS                             (MDP_CTL_4_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CTL_4_LAYER_0_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CTL_4_LAYER_1_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CTL_4_LAYER_2_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CTL_4_LAYER_3_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_CTL_4_LAYER_4_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_CTL_4_LAYER_5_EXT_OFFS                          (MDP_CTL_4_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_CTL_4_SW_RESET_OVERRIDE_OFFS                    (MDP_CTL_4_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_CTL_4_LAYER_0_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_CTL_4_LAYER_1_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_CTL_4_LAYER_2_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_CTL_4_LAYER_3_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_CTL_4_LAYER_4_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_CTL_4_LAYER_5_EXT2_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_CTL_4_FLUSH_CANCEL_OFFS                         (MDP_CTL_4_REG_BASE_OFFS  + 0x00000090)
/*----------------------------------------------------------------------------
 * MODULE: MDP_SSPP_IGC_LUT
 *--------------------------------------------------------------------------*/
#define MDP_SSPP_IGC_LUT_REG_BASE_OFFS                                                 (MDSS_BASE_OFFS  + 0x00003000)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_RAM_LUTN_OFFS                        (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM0_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR0_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR1_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_SSPP_IGC_LUT_VIG_IGC_COLOR2_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR0_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR1_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_SSPP_IGC_LUT_RGB_IGC_COLOR2_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR0_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR1_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_SSPP_IGC_LUT_DMA_IGC_COLOR2_ROM1_LUTN_OFFS                       (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_SSPP_IGC_LUT_MDSS_SSPP_SPARE_OFFS                                (MDP_SSPP_IGC_LUT_REG_BASE_OFFS  + 0x00000080)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00005000)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_0_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_VIG_0_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_VIG_0_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_VIG_0_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_VIG_0_SSPP_STATUS_OFFS                                             (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_VIG_0_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_VIG_0_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_VIG_0_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_VIG_0_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x00005200)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_CONFIG_OFFS                                     (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_MISR_CTRL_OFFS                                  (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_0_QSEED2_MISR_SIGNATURE_OFFS                             (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_0_DITHER_CONFIG_OFFS                                     (MDP_VP_0_VIG_0_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_QSEED3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00005a00)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_HW_VERSION_OFFS                                      (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_OP_MODE_OFFS                                         (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_RGB2Y_COEFF_OFFS                                     (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PHASE_INIT_OFFS                                      (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_H_OFFS                                  (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_Y_V_OFFS                                  (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_H_OFFS                                 (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PHASE_STEP_UV_V_OFFS                                 (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_PRELOAD_OFFS                                         (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_OFFS                                      (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_SHARPEN_CTL_OFFS                                  (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_SHAPE_CTL_OFFS                                    (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_THRESHOLD_OFFS                                    (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_0_OFFS                                (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_1_OFFS                                (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DE_ADJUST_DATA_2_OFFS                                (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_SRC_SIZE_UV_OFFS                                     (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_DST_SIZE_OFFS                                        (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_CTRL_OFFS                                   (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_BUFFER_CTRL_OFFS                                     (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL0_OFFS                                       (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_CLK_CTRL1_OFFS                                       (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_CLK_STATUS_OFFS                                      (MDP_VP_0_VIG_0_QSEED3_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_QSEED3_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00005b00)
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_0_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_0_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00006200)
#define HWIO_MDP_VP_0_VIG_0_PA_MODE_OFFS                                       (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_HIST_SEL_OFFS                                      (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_HIST_SUM_OFFS                                      (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_0_CLK_CTRL_OFFS                                      (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_0_CLK_STATUS_OFFS                                    (MDP_VP_0_VIG_0_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x00006280)
#define HWIO_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_SKY_REGION_HUE_OFFS                        (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_SKY_REGION_SAT_OFFS                        (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_SKY_REGION_VAL_OFFS                        (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_0_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_0_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_0_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_VIG_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00006300)
#define HWIO_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_VIG_0_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x00006400)
#define HWIO_MDP_VP_0_VIG_0_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_VIG_0_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x00006600)
#define HWIO_MDP_VP_0_VIG_0_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_VIG_0_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_CSC_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS                                                      (MDSS_BASE_OFFS  + 0x00006a00)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_OP_MODE_OFFS                                             (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_OFFS                                      (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_OFFS                                      (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_OFFS                                      (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_OFFS                                      (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_OFFS                                      (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_CTRL_OFFS                                     (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_0_CSC_1_CSC_10_CLK_STATUS_OFFS                                   (MDP_VP_0_VIG_0_CSC_1_REG_BASE_OFFS  + 0x0000004c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_0_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00006b00)
#define HWIO_MDP_VP_0_VIG_0_PCC_MODE_OFFS                                (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_0_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_0_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_VIG_0_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_VIG_0_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00007000)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_1_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_1_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_VIG_1_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_VIG_1_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_VIG_1_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_VIG_1_SSPP_STATUS_OFFS                                             (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_VIG_1_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_VIG_1_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_VIG_1_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_VIG_1_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_VIG_1_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_VIG_1_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x00007200)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_CONFIG_OFFS                                     (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_MISR_CTRL_OFFS                                  (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_1_QSEED2_MISR_SIGNATURE_OFFS                             (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_1_DITHER_CONFIG_OFFS                                     (MDP_VP_0_VIG_1_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_QSEED3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00007a00)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_HW_VERSION_OFFS                                      (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_OP_MODE_OFFS                                         (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_RGB2Y_COEFF_OFFS                                     (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PHASE_INIT_OFFS                                      (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PHASE_STEP_Y_H_OFFS                                  (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PHASE_STEP_Y_V_OFFS                                  (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PHASE_STEP_UV_H_OFFS                                 (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PHASE_STEP_UV_V_OFFS                                 (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_PRELOAD_OFFS                                         (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_SHARPEN_OFFS                                      (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_SHARPEN_CTL_OFFS                                  (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_SHAPE_CTL_OFFS                                    (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_THRESHOLD_OFFS                                    (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_ADJUST_DATA_0_OFFS                                (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_ADJUST_DATA_1_OFFS                                (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DE_ADJUST_DATA_2_OFFS                                (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_SRC_SIZE_UV_OFFS                                     (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_DST_SIZE_OFFS                                        (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_CTRL_OFFS                                   (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_BUFFER_CTRL_OFFS                                     (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_CLK_CTRL0_OFFS                                       (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_CLK_CTRL1_OFFS                                       (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_CLK_STATUS_OFFS                                      (MDP_VP_0_VIG_1_QSEED3_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_QSEED3_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00007b00)
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_1_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_1_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00008200)
#define HWIO_MDP_VP_0_VIG_1_PA_MODE_OFFS                                       (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_HIST_SEL_OFFS                                      (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_HIST_SUM_OFFS                                      (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_1_CLK_CTRL_OFFS                                      (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_1_CLK_STATUS_OFFS                                    (MDP_VP_0_VIG_1_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x00008280)
#define HWIO_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_SKY_REGION_HUE_OFFS                        (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_SKY_REGION_SAT_OFFS                        (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_SKY_REGION_VAL_OFFS                        (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_1_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_1_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_1_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_VIG_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00008300)
#define HWIO_MDP_VP_0_VIG_1_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_VIG_1_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x00008400)
#define HWIO_MDP_VP_0_VIG_1_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_VIG_1_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x00008600)
#define HWIO_MDP_VP_0_VIG_1_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_VIG_1_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_CSC_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS                                                      (MDSS_BASE_OFFS  + 0x00008a00)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_OP_MODE_OFFS                                             (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_0_OFFS                                      (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_1_OFFS                                      (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_2_OFFS                                      (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_3_OFFS                                      (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_4_OFFS                                      (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_CSC_10_CLK_CTRL_OFFS                                     (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_1_CSC_1_CSC_10_CLK_STATUS_OFFS                                   (MDP_VP_0_VIG_1_CSC_1_REG_BASE_OFFS  + 0x0000004c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_1_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00008b00)
#define HWIO_MDP_VP_0_VIG_1_PCC_MODE_OFFS                                (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_1_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_1_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_VIG_1_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_VIG_1_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00009000)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_2_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_2_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_VIG_2_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_VIG_2_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_VIG_2_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_VIG_2_SSPP_STATUS_OFFS                                             (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_VIG_2_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_VIG_2_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_VIG_2_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_VIG_2_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_VIG_2_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_VIG_2_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x00009200)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_CONFIG_OFFS                                     (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_MISR_CTRL_OFFS                                  (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_2_QSEED2_MISR_SIGNATURE_OFFS                             (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_2_DITHER_CONFIG_OFFS                                     (MDP_VP_0_VIG_2_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_QSEED3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00009a00)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_HW_VERSION_OFFS                                      (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_OP_MODE_OFFS                                         (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_RGB2Y_COEFF_OFFS                                     (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PHASE_INIT_OFFS                                      (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PHASE_STEP_Y_H_OFFS                                  (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PHASE_STEP_Y_V_OFFS                                  (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PHASE_STEP_UV_H_OFFS                                 (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PHASE_STEP_UV_V_OFFS                                 (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_PRELOAD_OFFS                                         (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_SHARPEN_OFFS                                      (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_SHARPEN_CTL_OFFS                                  (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_SHAPE_CTL_OFFS                                    (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_THRESHOLD_OFFS                                    (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_ADJUST_DATA_0_OFFS                                (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_ADJUST_DATA_1_OFFS                                (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DE_ADJUST_DATA_2_OFFS                                (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_SRC_SIZE_UV_OFFS                                     (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_DST_SIZE_OFFS                                        (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_CTRL_OFFS                                   (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_BUFFER_CTRL_OFFS                                     (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_CLK_CTRL0_OFFS                                       (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_CLK_CTRL1_OFFS                                       (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_CLK_STATUS_OFFS                                      (MDP_VP_0_VIG_2_QSEED3_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_QSEED3_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00009b00)
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_2_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_2_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x0000a200)
#define HWIO_MDP_VP_0_VIG_2_PA_MODE_OFFS                                       (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_HIST_SEL_OFFS                                      (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_HIST_SUM_OFFS                                      (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_2_CLK_CTRL_OFFS                                      (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_2_CLK_STATUS_OFFS                                    (MDP_VP_0_VIG_2_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x0000a280)
#define HWIO_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_SKY_REGION_HUE_OFFS                        (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_SKY_REGION_SAT_OFFS                        (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_SKY_REGION_VAL_OFFS                        (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_2_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_2_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_2_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_VIG_2_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x0000a300)
#define HWIO_MDP_VP_0_VIG_2_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_VIG_2_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x0000a400)
#define HWIO_MDP_VP_0_VIG_2_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_VIG_2_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x0000a600)
#define HWIO_MDP_VP_0_VIG_2_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_VIG_2_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_CSC_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS                                                      (MDSS_BASE_OFFS  + 0x0000aa00)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_OP_MODE_OFFS                                             (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_0_OFFS                                      (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_1_OFFS                                      (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_2_OFFS                                      (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_3_OFFS                                      (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_4_OFFS                                      (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_CSC_10_CLK_CTRL_OFFS                                     (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_2_CSC_1_CSC_10_CLK_STATUS_OFFS                                   (MDP_VP_0_VIG_2_CSC_1_REG_BASE_OFFS  + 0x0000004c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_2_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x0000ab00)
#define HWIO_MDP_VP_0_VIG_2_PCC_MODE_OFFS                                (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_2_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_2_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_VIG_2_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_VIG_2_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x0000b000)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_3_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_3_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_3_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_VIG_3_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_VIG_3_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_VIG_3_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_VIG_3_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_VIG_3_SSPP_STATUS_OFFS                                             (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_VIG_3_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_VIG_3_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_VIG_3_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_VIG_3_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_VIG_3_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_VIG_3_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_VIG_3_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x0000b200)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_CONFIG_OFFS                                     (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP0_3_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP0_3_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP1_2_INIT_PHASE_X_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_COMP1_2_INIT_PHASE_Y_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_MISR_CTRL_OFFS                                  (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_VIG_3_QSEED2_MISR_SIGNATURE_OFFS                             (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_VIG_3_DITHER_CONFIG_OFFS                                     (MDP_VP_0_VIG_3_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_QSEED3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x0000ba00)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_HW_VERSION_OFFS                                      (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_OP_MODE_OFFS                                         (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_RGB2Y_COEFF_OFFS                                     (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PHASE_INIT_OFFS                                      (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PHASE_STEP_Y_H_OFFS                                  (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PHASE_STEP_Y_V_OFFS                                  (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PHASE_STEP_UV_H_OFFS                                 (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PHASE_STEP_UV_V_OFFS                                 (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_PRELOAD_OFFS                                         (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_SHARPEN_OFFS                                      (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_SHARPEN_CTL_OFFS                                  (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_SHAPE_CTL_OFFS                                    (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_THRESHOLD_OFFS                                    (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_ADJUST_DATA_0_OFFS                                (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_ADJUST_DATA_1_OFFS                                (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DE_ADJUST_DATA_2_OFFS                                (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_SRC_SIZE_UV_OFFS                                     (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_DST_SIZE_OFFS                                        (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_CTRL_OFFS                                   (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_BUFFER_CTRL_OFFS                                     (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_CLK_CTRL0_OFFS                                       (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_CLK_CTRL1_OFFS                                       (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_CLK_STATUS_OFFS                                      (MDP_VP_0_VIG_3_QSEED3_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_QSEED3_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x0000bb00)
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_VP_0_VIG_3_QSEED3_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_VP_0_VIG_3_QSEED3_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x0000c200)
#define HWIO_MDP_VP_0_VIG_3_PA_MODE_OFFS                                       (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_HIST_SEL_OFFS                                      (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_HIST_SUM_OFFS                                      (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_3_CLK_CTRL_OFFS                                      (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_3_CLK_STATUS_OFFS                                    (MDP_VP_0_VIG_3_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x0000c280)
#define HWIO_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_SKY_REGION_HUE_OFFS                        (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_SKY_REGION_SAT_OFFS                        (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_SKY_REGION_VAL_OFFS                        (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_3_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_3_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_3_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_VIG_3_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x0000c300)
#define HWIO_MDP_VP_0_VIG_3_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_VIG_3_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x0000c400)
#define HWIO_MDP_VP_0_VIG_3_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_VIG_3_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x0000c600)
#define HWIO_MDP_VP_0_VIG_3_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_VIG_3_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_CSC_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS                                                      (MDSS_BASE_OFFS  + 0x0000ca00)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_OP_MODE_OFFS                                             (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_0_OFFS                                      (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_1_OFFS                                      (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_2_OFFS                                      (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_3_OFFS                                      (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_MATRIX_COEFF_4_OFFS                                      (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_0_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_1_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_2_PRE_CLAMP_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_0_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_1_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_2_POST_CLAMP_OFFS                                   (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_0_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_1_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_2_PRE_BIAS_OFFS                                     (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_0_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_1_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_COMP_2_POST_BIAS_OFFS                                    (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_CSC_10_CLK_CTRL_OFFS                                     (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_3_CSC_1_CSC_10_CLK_STATUS_OFFS                                   (MDP_VP_0_VIG_3_CSC_1_REG_BASE_OFFS  + 0x0000004c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_VIG_3_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x0000cb00)
#define HWIO_MDP_VP_0_VIG_3_PCC_MODE_OFFS                                (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_VIG_3_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_VIG_3_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_VIG_3_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_VIG_3_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_0_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00025000)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_0_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_0_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DMA_0_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DMA_0_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_DMA_0_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_DMA_0_SSPP_STATUS_OFFS                                             (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_DMA_0_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_DMA_0_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_DMA_0_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_DMA_0_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_0
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_0_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x00025200)
#define HWIO_MDP_VP_0_DMA_0_DITHER_CONFIG_OFFS                          (MDP_VP_0_DMA_0_REG_BASE_OFFS  + 0x00000160)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_0_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00025380)
#define HWIO_MDP_VP_0_DMA_0_PCC_MODE_OFFS                                (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_0_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_0_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DMA_0_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DMA_0_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_1_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00027000)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_1_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_1_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_1_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_1_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DMA_1_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DMA_1_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_DMA_1_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_DMA_1_SSPP_STATUS_OFFS                                             (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_DMA_1_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_DMA_1_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_DMA_1_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_DMA_1_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_DMA_1_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_DMA_1_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_1_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x00027200)
#define HWIO_MDP_VP_0_DMA_1_DITHER_CONFIG_OFFS                          (MDP_VP_0_DMA_1_REG_BASE_OFFS  + 0x00000160)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_1_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00027380)
#define HWIO_MDP_VP_0_DMA_1_PCC_MODE_OFFS                                (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_1_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_1_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DMA_1_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DMA_1_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_2_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00029000)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_2_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_2_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_2_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_2_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DMA_2_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DMA_2_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DMA_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DMA_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_DMA_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_DMA_2_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_DMA_2_SSPP_STATUS_OFFS                                             (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_DMA_2_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_DMA_2_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_DMA_2_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_DMA_2_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_DMA_2_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_DMA_2_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_DMA_2_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_2
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_2_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x00029200)
#define HWIO_MDP_VP_0_DMA_2_DITHER_CONFIG_OFFS                          (MDP_VP_0_DMA_2_REG_BASE_OFFS  + 0x00000160)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_2_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00029380)
#define HWIO_MDP_VP_0_DMA_2_PCC_MODE_OFFS                                (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_2_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_2_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DMA_2_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DMA_2_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_3_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x0002b000)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_SIZE_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_XY_OFFS                                             (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_3_SSPP_OUT_SIZE_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_OUT_XY_OFFS                                             (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC0_ADDR_OFFS                                          (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC1_ADDR_OFFS                                          (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC2_ADDR_OFFS                                          (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC3_ADDR_OFFS                                          (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_3_SSPP_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_FORMAT_OFFS                                         (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_OP_MODE_OFFS                                        (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_FETCH_CONFIG_OFFS                                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_3_SSPP_VC1_RANGE_OFFS                                          (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_3_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_3_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_3_SSPP_DANGER_LUT_OFFS                                         (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SAFE_LUT_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CREQ_LUT_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DMA_3_SSPP_QOS_CTRL_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DMA_3_SSPP_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DMA_3_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DMA_3_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_DMA_3_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_DMA_3_SSPP_FILL_LEVELS_OFFS                                        (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_DMA_3_SSPP_STATUS_OFFS                                             (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_DMA_3_SSPP_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_DMA_3_SSPP_CDP_CNTL_OFFS                                           (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_DMA_3_SSPP_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_DMA_3_SSPP_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_DMA_3_SSPP_OUT_XY_REC1_OFFS                                        (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_XY_REC1_OFFS                                        (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_DMA_3_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_DMA_3_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_3_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x0002b200)
#define HWIO_MDP_VP_0_DMA_3_DITHER_CONFIG_OFFS                          (MDP_VP_0_DMA_3_REG_BASE_OFFS  + 0x00000160)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DMA_3_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x0002b380)
#define HWIO_MDP_VP_0_DMA_3_PCC_MODE_OFFS                                (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DMA_3_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DMA_3_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DMA_3_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DMA_3_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_CURSOR_0
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_CURSOR_0_REG_BASE_OFFS (MDSS_BASE_OFFS  + 0x00035000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_CURSOR_0_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS                                                (MDSS_BASE_OFFS  + 0x00035000)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_SIZE_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_XY_OFFS                                             (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_CURSOR_0_OUT_SIZE_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_CURSOR_0_OUT_XY_OFFS                                             (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_CURSOR_0_SRC0_ADDR_OFFS                                          (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_CURSOR_0_SRC1_ADDR_OFFS                                          (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_CURSOR_0_SRC2_ADDR_OFFS                                          (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_CURSOR_0_SRC3_ADDR_OFFS                                          (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_CURSOR_0_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_FORMAT_OFFS                                         (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_OP_MODE_OFFS                                        (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_CURSOR_0_FETCH_CONFIG_OFFS                                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_CURSOR_0_VC1_RANGE_OFFS                                          (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_CURSOR_0_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_CURSOR_0_DANGER_LUT_OFFS                                         (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_CURSOR_0_SAFE_LUT_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_CURSOR_0_CREQ_LUT_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_CURSOR_0_QOS_CTRL_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_CURSOR_0_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_CURSOR_0_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_CURSOR_0_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_CURSOR_0_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_CURSOR_0_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_CURSOR_0_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_CURSOR_0_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_CURSOR_0_FILL_LEVELS_OFFS                                        (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_CURSOR_0_STATUS_OFFS                                             (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_CURSOR_0_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_CURSOR_0_CDP_CNTL_OFFS                                           (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_CURSOR_0_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_CURSOR_0_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_CURSOR_0_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_CURSOR_0_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_CURSOR_0_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_CURSOR_0_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_CURSOR_0_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_CURSOR_0_OUT_XY_REC1_OFFS                                        (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_XY_REC1_OFFS                                        (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_CURSOR_0_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_CURSOR_0_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_CURSOR_0_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_CURSOR_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_CURSOR_1_REG_BASE_OFFS (MDSS_BASE_OFFS  + 0x00037000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_CURSOR_1_SSPP
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS                                                (MDSS_BASE_OFFS  + 0x00037000)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_SIZE_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_IMG_SIZE_OFFS                                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_XY_OFFS                                             (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_CURSOR_1_OUT_SIZE_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_CURSOR_1_OUT_XY_OFFS                                             (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_CURSOR_1_SRC0_ADDR_OFFS                                          (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_CURSOR_1_SRC1_ADDR_OFFS                                          (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_CURSOR_1_SRC2_ADDR_OFFS                                          (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_CURSOR_1_SRC3_ADDR_OFFS                                          (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_YSTRIDE0_OFFS                                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_YSTRIDE1_OFFS                                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_CURSOR_1_TILE_FRAME_SIZE_OFFS                                    (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_FORMAT_OFFS                                         (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_UNPACK_PATTERN_OFFS                                 (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_OP_MODE_OFFS                                        (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_CONSTANT_COLOR_OFFS                                 (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_CURSOR_1_FETCH_CONFIG_OFFS                                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_CURSOR_1_VC1_RANGE_OFFS                                          (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_CURSOR_1_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_CURSOR_1_DANGER_LUT_OFFS                                         (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_CURSOR_1_SAFE_LUT_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_CURSOR_1_CREQ_LUT_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_CURSOR_1_QOS_CTRL_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_ADDR_SW_STATUS_OFFS                                 (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_CURSOR_1_CURRENT_SRC0_ADDR_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_CURSOR_1_CURRENT_SRC1_ADDR_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_CURSOR_1_CURRENT_SRC2_ADDR_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_CURSOR_1_CURRENT_SRC3_ADDR_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_CURSOR_1_DECIMATION_CONFIG_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE0_OFFS                                (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE1_OFFS                                (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_CURSOR_1_FETCH_SMP_WR_PLANE2_OFFS                                (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE0_OFFS                               (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE1_OFFS                               (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_CURSOR_1_SMP_UNPACK_RD_PLANE2_OFFS                               (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_CURSOR_1_FILL_LEVELS_OFFS                                        (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_CURSOR_1_STATUS_OFFS                                             (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_LR_OFFS                                   (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_TB_OFFS                                   (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_LR_OFFS                                 (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_TB_OFFS                                 (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_LR_OFFS                                   (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_TB_OFFS                                   (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_VP_0_CURSOR_1_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_VP_0_CURSOR_1_TRAFFIC_SHAPER_OFFS                                     (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_VP_0_CURSOR_1_CDP_CNTL_OFFS                                           (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_VP_0_CURSOR_1_UBWC_ERROR_STATUS_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_VP_0_CURSOR_1_SW_CROP_W_C0C3_OFFS                                     (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_VP_0_CURSOR_1_SW_CROP_W_C1C2_OFFS                                     (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_VP_0_CURSOR_1_SW_CROP_H_C0C3_OFFS                                     (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_VP_0_CURSOR_1_SW_CROP_H_C1C2_OFFS                                     (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_VP_0_CURSOR_1_TRAFFIC_SHAPER_PREFILL_OFFS                             (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_VP_0_CURSOR_1_OUT_SIZE_REC1_OFFS                                      (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_VP_0_CURSOR_1_OUT_XY_REC1_OFFS                                        (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_XY_REC1_OFFS                                        (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_SIZE_REC1_OFFS                                      (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_VP_0_CURSOR_1_MULTI_REC_OP_MODE_OFFS                                  (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_FORMAT_REC1_OFFS                                    (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_UNPACK_PATTERN_REC1_OFFS                            (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_OP_MODE_REC1_OFFS                                   (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_MDP_VP_0_CURSOR_1_SRC_CONSTANT_COLOR_REC1_OFFS                            (MDP_VP_0_CURSOR_1_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_0
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_0_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00045000)
#define HWIO_MDP_VP_0_LAYER_0_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_0_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_0_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_0_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_0_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_0_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_0_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_0_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_0_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_0_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_0_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_0_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_0_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000453c0)
#define HWIO_MDP_VP_0_LAYER_0_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_0_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_0_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_0_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_0_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_1_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00046000)
#define HWIO_MDP_VP_0_LAYER_1_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_1_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_1_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_1_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_1_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_1_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_1_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_1_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_1_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_1_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_1_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_1_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_1_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000463c0)
#define HWIO_MDP_VP_0_LAYER_1_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_1_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_1_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_1_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_1_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_2
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_2_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00047000)
#define HWIO_MDP_VP_0_LAYER_2_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_2_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_2_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_2_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_2_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_2_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_2_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_2_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_2_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_2_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_2_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_2_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_2_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000473c0)
#define HWIO_MDP_VP_0_LAYER_2_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_2_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_2_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_2_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_2_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_3
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_3_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00048000)
#define HWIO_MDP_VP_0_LAYER_3_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_3_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_3_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_3_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_3_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_3_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_3_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_3_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_3_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_3_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_3_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_3_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_3_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000483c0)
#define HWIO_MDP_VP_0_LAYER_3_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_3_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_3_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_3_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_3_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_4
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_4_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00049000)
#define HWIO_MDP_VP_0_LAYER_4_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_4_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_4_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_4_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_4_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_4_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_4_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_4_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_4_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_4_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_4_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_4_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_4_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000493c0)
#define HWIO_MDP_VP_0_LAYER_4_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_4_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_4_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_4_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_4_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_5
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_5_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x0004a000)
#define HWIO_MDP_VP_0_LAYER_5_OP_MODE_OFFS                                                (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_5_OUT_SIZE_OFFS                                               (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_5_BORDER_COLOR_0_OFFS                                         (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_5_BORDER_COLOR_1_OFFS                                         (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_5_SPLIT_PAIRED_LM_SIZE_OFFS                                   (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_LAYER_5_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_LAYER_5_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_STRIDE_OFFS                                          (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_IMG_SIZE_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_SIZE_OFFS                                            (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_XY_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_FORMAT_OFFS                                          (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BASE_ADDR_OFFS                                       (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_START_XY_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_CONFIG_OFFS                                    (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_PARAM_OFFS                                     (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_BASE_ADDR_SW_STATUS_OFFS                             (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_FETCH_CONFIG_OFFS                                    (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_VP_0_LAYER_5_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_VP_0_LAYER_5_BLEND4_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_VP_0_LAYER_5_BLEND5_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_OP_OFFS                                              (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_FG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_BG_ALPHA_OFFS                                        (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_FG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_LOW0_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_LOW1_OFFS                                  (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_HIGH0_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_VP_0_LAYER_5_BLEND6_BG_TRANSP_HIGH1_OFFS                                 (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_VP_0_LAYER_5_GC_MISR_CTRL_OFFS                                           (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000310)
#define HWIO_MDP_VP_0_LAYER_5_GC_MISR_SIGNATURE_OFFS                                      (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000314)
#define HWIO_MDP_VP_0_LAYER_5_BLEND_CLK_CTRL_OFFS                                         (MDP_VP_0_LAYER_5_REG_BASE_OFFS  + 0x00000318)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_LAYER_5_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x0004a3c0)
#define HWIO_MDP_VP_0_LAYER_5_PGC_MODE_OFFS                            (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_LAYER_5_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_LAYER_5_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_LAYER_5_PGC_LUT_SEL_OFFS                         (MDP_VP_0_LAYER_5_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x00055000)
#define HWIO_MDP_VP_0_DSPP_0_OP_MODE_OFFS                                (MDP_VP_0_DSPP_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_GAIN_COLOR0_OFFS                            (MDP_VP_0_DSPP_0_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_DSPP_0_GAIN_COLOR1_OFFS                            (MDP_VP_0_DSPP_0_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_DSPP_0_GAIN_COLOR2_OFFS                            (MDP_VP_0_DSPP_0_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_DSPP_0_DITHER_CONFIG_OFFS                          (MDP_VP_0_DSPP_0_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00055800)
#define HWIO_MDP_VP_0_DSPP_0_PA_MODE_OFFS                                       (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_HIST_SEL_OFFS                                      (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_0_HIST_SUM_OFFS                                      (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_0_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_0_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_0_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_0_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_0_CLK_CTRL_OFFS                                      (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_0_CLK_STATUS_OFFS                                    (MDP_VP_0_DSPP_0_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x00055880)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_0_SKY_REGION_HUE_OFFS                        (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_0_SKY_REGION_SAT_OFFS                        (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_0_SKY_REGION_VAL_OFFS                        (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_0_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_0_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_0_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_0_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_DSPP_0_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00055900)
#define HWIO_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_DSPP_0_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x00055a00)
#define HWIO_MDP_VP_0_DSPP_0_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_DSPP_0_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x00055c00)
#define HWIO_MDP_VP_0_DSPP_0_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_DSPP_0_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_GAMUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS                                              (MDSS_BASE_OFFS  + 0x00056600)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_OP_MODE_OFFS                                     (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_TABLE_INDEX_OFFS                                 (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_TABLE_UPPER_R_OFFS                               (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_TABLE_LOWER_GB_OFFS                              (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_0_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_1_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_2_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_3_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_4_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_5_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_6_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_7_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_8_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_9_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_10_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_11_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_12_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_13_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_14_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR0_15_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_0_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_1_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_2_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_3_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_4_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_5_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_6_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_7_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_8_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_9_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_10_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_11_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_12_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_13_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_14_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR1_15_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_0_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_1_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_2_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_3_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_4_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_5_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_6_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_7_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_8_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_9_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_10_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_11_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_12_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_13_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_14_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_COLOR2_15_OFFS                                   (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_CLK_CTRL_OFFS                                    (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DSPP_0_GAMUT_CLK_STATUS_OFFS                                  (MDP_VP_0_DSPP_0_GAMUT_REG_BASE_OFFS  + 0x000000d4)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00056700)
#define HWIO_MDP_VP_0_DSPP_0_PCC_MODE_OFFS                                (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DSPP_0_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DSPP_0_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DSPP_0_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DSPP_0_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_0_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000567c0)
#define HWIO_MDP_VP_0_DSPP_0_PGC_MODE_OFFS                            (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_0_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_0_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_0_PGC_LUT_SEL_OFFS                         (MDP_VP_0_DSPP_0_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_REG_BASE_OFFS                                         (MDSS_BASE_OFFS  + 0x00057000)
#define HWIO_MDP_VP_0_DSPP_1_OP_MODE_OFFS                                (MDP_VP_0_DSPP_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_GAIN_COLOR0_OFFS                            (MDP_VP_0_DSPP_1_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_VP_0_DSPP_1_GAIN_COLOR1_OFFS                            (MDP_VP_0_DSPP_1_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_VP_0_DSPP_1_GAIN_COLOR2_OFFS                            (MDP_VP_0_DSPP_1_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_VP_0_DSPP_1_DITHER_CONFIG_OFFS                          (MDP_VP_0_DSPP_1_REG_BASE_OFFS  + 0x000007e0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_PA_HIST
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00057800)
#define HWIO_MDP_VP_0_DSPP_1_PA_MODE_OFFS                                       (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_HIST_COLLECT_CTL_OFFS                              (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_HIST_MIN_MAX_OFFS                                  (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_HIST_FRAME_COLLECTED_OFFS                          (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_HIST_SEL_OFFS                                      (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_1_HIST_SUM_OFFS                                      (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_1_PA_LUTV_SWAP_OFFS                                  (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_1_PA_HUE_ADJUST_OFFS                                 (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_1_PA_SAT_ADJUST_OFFS                                 (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_1_PA_VAL_ADJUST_OFFS                                 (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_1_PA_CONT_ADJUST_OFFS                                (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_1_PA_DITHER_CTRL_OFFS                                (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW0_OFFS                         (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW1_OFFS                         (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW2_OFFS                         (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_1_PA_DITHER_MATRIX_ROW3_OFFS                         (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_1_PA_PWL_HOLD_OFFS                                   (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_1_CLK_CTRL_OFFS                                      (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_1_CLK_STATUS_OFFS                                    (MDP_VP_0_DSPP_1_PA_HIST_REG_BASE_OFFS  + 0x00000048)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_PA_MEMCOL
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS                              (MDSS_BASE_OFFS  + 0x00057880)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL0_OFFS                      (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL1_OFFS                      (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_REGION_HUE_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_REGION_SAT_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_REGION_VAL_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL0_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL1_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_1_SKY_REGION_HUE_OFFS                        (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_1_SKY_REGION_SAT_OFFS                        (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_1_SKY_REGION_VAL_OFFS                        (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL0_OFFS                   (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL1_OFFS                   (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_REGION_HUE_OFFS                    (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_REGION_SAT_OFFS                    (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_REGION_VAL_OFFS                    (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_ADJUST_PWL2_OFFS                      (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_1_SKIN_BLEND_GAIN_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_1_SKY_ADJUST_PWL2_OFFS                       (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_1_SKY_BLEND_GAIN_OFFS                        (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_ADJUST_PWL2_OFFS                   (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_1_FOLIAGE_BLEND_GAIN_OFFS                    (MDP_VP_0_DSPP_1_PA_MEMCOL_REG_BASE_OFFS  + 0x00000050)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_PA_SZONE
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00057900)
#define HWIO_MDP_VP_0_DSPP_1_SIX_ZONE_ADJ_CURVE_P0_OFFS                        (MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_SIX_ZONE_ADJ_CURVE_P1_OFFS                        (MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_SIX_ZONE_THRESHOLDS_OFFS                          (MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_SIX_ZONE_ADJUST_PWL0_OFFS                         (MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_SIX_ZONE_ADJUST_PWL1_OFFS                         (MDP_VP_0_DSPP_1_PA_SZONE_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_LUTV_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_LUTV_RAM_REG_BASE_OFFS                            (MDSS_BASE_OFFS  + 0x00057a00)
#define HWIO_MDP_VP_0_DSPP_1_PA_LUTV_IDX_i_OFFS(i)                   (MDP_VP_0_DSPP_1_LUTV_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_HIST_RAM
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_HIST_RAM_REG_BASE_OFFS                           (MDSS_BASE_OFFS  + 0x00057c00)
#define HWIO_MDP_VP_0_DSPP_1_HIST_V_DATAN_BIN_i_OFFS(i)             (MDP_VP_0_DSPP_1_HIST_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_GAMUT
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS                                              (MDSS_BASE_OFFS  + 0x00058600)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_OP_MODE_OFFS                                     (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_TABLE_INDEX_OFFS                                 (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_TABLE_UPPER_R_OFFS                               (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_TABLE_LOWER_GB_OFFS                              (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_0_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_1_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_2_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_3_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_4_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_5_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_6_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_7_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_8_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_9_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_10_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_11_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_12_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_13_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_14_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR0_15_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_0_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_1_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_2_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_3_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_4_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_5_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_6_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_7_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_8_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_9_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_10_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_11_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_12_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_13_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_14_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR1_15_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_0_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_1_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_2_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_3_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_4_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_5_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_6_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_7_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_8_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_9_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_10_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_11_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_12_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_13_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_14_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_COLOR2_15_OFFS                                   (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_CLK_CTRL_OFFS                                    (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_VP_0_DSPP_1_GAMUT_CLK_STATUS_OFFS                                  (MDP_VP_0_DSPP_1_GAMUT_REG_BASE_OFFS  + 0x000000d4)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_PCC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS                                      (MDSS_BASE_OFFS  + 0x00058700)
#define HWIO_MDP_VP_0_DSPP_1_PCC_MODE_OFFS                                (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_CONSTANT_COEFF_OFFS                  (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_CONSTANT_COEFF_OFFS                (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_CONSTANT_COEFF_OFFS                 (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_R_COEFF_OFFS                         (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_R_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_R_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_G_COEFF_OFFS                         (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_G_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_G_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_B_COEFF_OFFS                         (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_B_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_B_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_RG_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_RG_COEFF_OFFS                      (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_RG_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_RB_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_RB_COEFF_OFFS                      (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_RB_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_BG_COEFF_OFFS                        (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_BG_COEFF_OFFS                      (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_BG_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_VP_0_DSPP_1_PCC_RED_RGB_COEFF_OFFS                       (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_VP_0_DSPP_1_PCC_GREEN_RGB_COEFF_OFFS                     (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_VP_0_DSPP_1_PCC_BLUE_RGB_COEFF_OFFS                      (MDP_VP_0_DSPP_1_PCC_REG_BASE_OFFS  + 0x00000060)
/*----------------------------------------------------------------------------
 * MODULE: MDP_VP_0_DSPP_1_PGC
 *--------------------------------------------------------------------------*/
#define MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS                                  (MDSS_BASE_OFFS  + 0x000587c0)
#define HWIO_MDP_VP_0_DSPP_1_PGC_MODE_OFFS                            (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR0_LUT_OFFS                      (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR0_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR1_LUT_OFFS                      (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR1_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR2_LUT_OFFS                      (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_VP_0_DSPP_1_PGC_COLOR2_LUT_INDEX_OFFS                (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_VP_0_DSPP_1_PGC_LUT_SWAP_OFFS                        (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_VP_0_DSPP_1_PGC_LUT_SEL_OFFS                         (MDP_VP_0_DSPP_1_PGC_REG_BASE_OFFS  + 0x00000020)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DEST_SCALER_0
 *--------------------------------------------------------------------------*/
#define MDP_DEST_SCALER_0_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x00061000)
#define HWIO_MDP_DEST_SCALER_0_OP_MODE_OFFS                              (MDP_DEST_SCALER_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DEST_SCALER_0_HW_VERSION_OFFS                           (MDP_DEST_SCALER_0_REG_BASE_OFFS  + 0x00000010)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DEST_SCALER_0_DEST_SCL0
 *--------------------------------------------------------------------------*/
#define MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00061800)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_HW_VERSION_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_OP_MODE_OFFS                                         (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_RGB2Y_COEFF_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_INIT_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_H_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_Y_V_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_H_OFFS                                 (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PHASE_STEP_UV_V_OFFS                                 (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_PRELOAD_OFFS                                         (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHARPEN_CTL_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_SHAPE_CTL_OFFS                                    (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_THRESHOLD_OFFS                                    (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_0_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_1_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DE_ADJUST_DATA_2_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_SRC_SIZE_UV_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_DST_SIZE_OFFS                                        (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_CTRL_OFFS                                   (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_BUFFER_CTRL_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL0_OFFS                                       (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_CLK_CTRL1_OFFS                                       (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_CLK_STATUS_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL0_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00061900)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL0_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_DEST_SCALER_0_DEST_SCL1
 *--------------------------------------------------------------------------*/
#define MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00062000)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_HW_VERSION_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_OP_MODE_OFFS                                         (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_RGB2Y_COEFF_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PHASE_INIT_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PHASE_STEP_Y_H_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PHASE_STEP_Y_V_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PHASE_STEP_UV_H_OFFS                                 (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PHASE_STEP_UV_V_OFFS                                 (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_PRELOAD_OFFS                                         (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_SHARPEN_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_SHARPEN_CTL_OFFS                                  (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_SHAPE_CTL_OFFS                                    (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_THRESHOLD_OFFS                                    (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_ADJUST_DATA_0_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_ADJUST_DATA_1_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DE_ADJUST_DATA_2_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_SRC_SIZE_Y_RGB_A_OFFS                                (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_SRC_SIZE_UV_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_DST_SIZE_OFFS                                        (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_CTRL_OFFS                                   (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_BUFFER_CTRL_OFFS                                     (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_CLK_CTRL0_OFFS                                       (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_CLK_CTRL1_OFFS                                       (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_CLK_STATUS_OFFS                                      (MDP_DEST_SCALER_0_DEST_SCL1_REG_BASE_OFFS  + 0x0000005c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT
 *--------------------------------------------------------------------------*/
#define MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x00062100)
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_DIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000000 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_DIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000120 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_DIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x000001e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_DIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x000002a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_CIR_A_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000320 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_CIR_B_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x000003e0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_CIR_C_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000440 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_Y_CIR_D_IDXi_DATAj_OFFS(i,j)          (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x000004a0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_UV_CIR_A_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000500 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_UV_CIR_B_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x000005c0 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_UV_CIR_C_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000620 + 0x10 * (i) + 0x4 * (j))
#define HWIO_MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_COEF_UV_CIR_D_IDXi_DATAj_OFFS(i,j)         (MDP_DEST_SCALER_0_DEST_SCL1_COEF_LUT_REG_BASE_OFFS  + 0x00000680 + 0x10 * (i) + 0x4 * (j))
/*----------------------------------------------------------------------------
 * MODULE: MDP_WB_2
 *--------------------------------------------------------------------------*/
#define MDP_WB_2_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x00066000)
#define HWIO_MDP_WB_2_DST_FORMAT_OFFS                                        (MDP_WB_2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_WB_2_DST_OP_MODE_OFFS                                       (MDP_WB_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_WB_2_DST_PACK_PATTERN_OFFS                                  (MDP_WB_2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_WB_2_DST0_ADDR_OFFS                                         (MDP_WB_2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_WB_2_DST1_ADDR_OFFS                                         (MDP_WB_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_WB_2_DST2_ADDR_OFFS                                         (MDP_WB_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_WB_2_DST3_ADDR_OFFS                                         (MDP_WB_2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_WB_2_DST_YSTRIDE0_OFFS                                      (MDP_WB_2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_WB_2_DST_YSTRIDE1_OFFS                                      (MDP_WB_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_WB_2_DST_DITHER_BITDEPTH_OFFS                               (MDP_WB_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_WB_2_DITHER_MATRIX_ROW0_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_WB_2_DITHER_MATRIX_ROW1_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_WB_2_DITHER_MATRIX_ROW2_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_WB_2_DITHER_MATRIX_ROW3_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_WB_2_TRAFFIC_SHAPER_WR_CLIENT_OFFS                          (MDP_WB_2_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_WB_2_DST_WRITE_CONFIG_OFFS                                  (MDP_WB_2_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_WB_2_ROTATOR_PIPE_DOWNSCALER_OFFS                           (MDP_WB_2_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_WB_2_OUT_SIZE_OFFS                                          (MDP_WB_2_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_WB_2_DST_ALPHA_X_VALUE_OFFS                                 (MDP_WB_2_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_WB_2_HW_VERSION_OFFS                                        (MDP_WB_2_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_WB_2_DANGER_LUT_OFFS                                        (MDP_WB_2_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_WB_2_SAFE_LUT_OFFS                                          (MDP_WB_2_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_WB_2_CREQ_LUT_OFFS                                          (MDP_WB_2_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_WB_2_QOS_CTRL_OFFS                                          (MDP_WB_2_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_WB_2_CSC_MATRIX_COEFF_0_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_WB_2_CSC_MATRIX_COEFF_1_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000264)
#define HWIO_MDP_WB_2_CSC_MATRIX_COEFF_2_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000268)
#define HWIO_MDP_WB_2_CSC_MATRIX_COEFF_3_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_MDP_WB_2_CSC_MATRIX_COEFF_4_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000270)
#define HWIO_MDP_WB_2_CSC_COMP0_PRECLAMP_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000274)
#define HWIO_MDP_WB_2_CSC_COMP1_PRECLAMP_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000278)
#define HWIO_MDP_WB_2_CSC_COMP2_PRECLAMP_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_MDP_WB_2_CSC_COMP0_POSTCLAMP_OFFS                               (MDP_WB_2_REG_BASE_OFFS  + 0x00000280)
#define HWIO_MDP_WB_2_CSC_COMP1_POSTCLAMP_OFFS                               (MDP_WB_2_REG_BASE_OFFS  + 0x00000284)
#define HWIO_MDP_WB_2_CSC_COMP2_POSTCLAMP_OFFS                               (MDP_WB_2_REG_BASE_OFFS  + 0x00000288)
#define HWIO_MDP_WB_2_CSC_COMP0_PREBIAS_OFFS                                 (MDP_WB_2_REG_BASE_OFFS  + 0x0000028c)
#define HWIO_MDP_WB_2_CSC_COMP1_PREBIAS_OFFS                                 (MDP_WB_2_REG_BASE_OFFS  + 0x00000290)
#define HWIO_MDP_WB_2_CSC_COMP2_PREBIAS_OFFS                                 (MDP_WB_2_REG_BASE_OFFS  + 0x00000294)
#define HWIO_MDP_WB_2_CSC_COMP0_POSTBIAS_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x00000298)
#define HWIO_MDP_WB_2_CSC_COMP1_POSTBIAS_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_MDP_WB_2_CSC_COMP2_POSTBIAS_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_MDP_WB_2_DST_ADDR_SW_STATUS_OFFS                                (MDP_WB_2_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_MDP_WB_2_CDP_CNTL_OFFS                                          (MDP_WB_2_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_MDP_WB_2_STATUS_OFFS                                            (MDP_WB_2_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_MDP_WB_2_UBWC_ERROR_STATUS_OFFS                                 (MDP_WB_2_REG_BASE_OFFS  + 0x000002bc)
#define HWIO_MDP_WB_2_OUT_IMG_SIZE_OFFS                                      (MDP_WB_2_REG_BASE_OFFS  + 0x000002c0)
#define HWIO_MDP_WB_2_OUT_XY_OFFS                                            (MDP_WB_2_REG_BASE_OFFS  + 0x000002c4)
/*----------------------------------------------------------------------------
 * MODULE: MDP_INTF_0
 *--------------------------------------------------------------------------*/
#define MDP_INTF_0_REG_BASE_OFFS                                                           (MDSS_BASE_OFFS  + 0x0006b000)
#define HWIO_MDP_INTF_0_TIMING_ENGINE_EN_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_INTF_0_INTF_CONFIG_OFFS                                              (MDP_INTF_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTF_0_HSYNC_CTL_OFFS                                                (MDP_INTF_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_0_VSYNC_PERIOD_F0_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTF_0_VSYNC_PERIOD_F1_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_INTF_0_DISPLAY_V_START_F0_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_INTF_0_DISPLAY_V_START_F1_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_INTF_0_DISPLAY_V_END_F0_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_INTF_0_DISPLAY_V_END_F1_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTF_0_ACTIVE_V_START_F0_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_INTF_0_ACTIVE_V_START_F1_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_INTF_0_ACTIVE_V_END_F0_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_INTF_0_ACTIVE_V_END_F1_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_INTF_0_DISPLAY_HCTL_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_INTF_0_ACTIVE_HCTL_OFFS                                              (MDP_INTF_0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_INTF_0_BORDER_COLOR_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_INTF_0_UNDERFLOW_COLOR_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_INTF_0_HSYNC_SKEW_OFFS                                               (MDP_INTF_0_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_INTF_0_POLARITY_CTL_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_INTF_0_TEST_CTL_OFFS                                                 (MDP_INTF_0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_INTF_0_TP_COLOR0_OFFS                                                (MDP_INTF_0_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_INTF_0_TP_COLOR1_OFFS                                                (MDP_INTF_0_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_INTF_0_DSI_SPLIT_LINK_OFFS                                           (MDP_INTF_0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_INTF_0_DSI_ULP_CLAMP_VALUE_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MDP_INTF_0_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_INTF_0_PANEL_FORMAT_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_INTF_0_FRAME_LINE_COUNT_EN_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_INTF_0_FRAME_COUNT_OFFS                                              (MDP_INTF_0_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_INTF_0_LINE_COUNT_OFFS                                               (MDP_INTF_0_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_INTF_0_DEFLICKER_CONFIG_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_INTF_0_DEFLICKER_STRNG_COEFF_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_INTF_0_DEFLICKER_WEAK_COEFF_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_INTF_0_TPG_ENABLE_OFFS                                               (MDP_INTF_0_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_INTF_0_TPG_MAIN_CONTROL_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_INTF_0_TPG_VIDEO_CONFIG_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_INTF_0_TPG_COMPONENT_LIMITS_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_INTF_0_TPG_RECTANGLE_OFFS                                            (MDP_INTF_0_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_INTF_0_TPG_INITIAL_VALUE_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MDP_INTF_0_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_INTF_0_TPG_RGB_MAPPING_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_INTF_0_CSC_MATRIX_COEFF_0_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_INTF_0_CSC_MATRIX_COEFF_1_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_INTF_0_CSC_MATRIX_COEFF_2_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_INTF_0_CSC_MATRIX_COEFF_3_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_INTF_0_CSC_MATRIX_COEFF_4_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_INTF_0_CSC_COMP0_PRECLAMP_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_INTF_0_CSC_COMP1_PRECLAMP_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_INTF_0_CSC_COMP2_PRECLAMP_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_INTF_0_CSC_COMP0_POSTCLAMP_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_INTF_0_CSC_COMP1_POSTCLAMP_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_INTF_0_CSC_COMP2_POSTCLAMP_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_INTF_0_CSC_COMP0_PREBIAS_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_INTF_0_CSC_COMP1_PREBIAS_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_INTF_0_CSC_COMP2_PREBIAS_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_INTF_0_CSC_COMP0_POSTBIAS_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_INTF_0_CSC_COMP1_POSTBIAS_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_INTF_0_CSC_COMP2_POSTBIAS_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_INTF_0_STATUS_OFFS                                                   (MDP_INTF_0_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_INTF_0_PROG_FETCH_START_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_INTF_0_VIDEO_MISR_CTRL_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000180)
#define HWIO_MDP_INTF_0_VIDEO_MISR_SIGNATURE_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000184)
#define HWIO_MDP_INTF_0_VIDEO_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_0_REG_BASE_OFFS  + 0x00000188)
#define HWIO_MDP_INTF_0_CMD_0_MISR_CTRL_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000190)
#define HWIO_MDP_INTF_0_CMD_0_MISR_SIGNATURE_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000194)
#define HWIO_MDP_INTF_0_CMD_1_MISR_CTRL_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_MDP_INTF_0_CMD_1_MISR_SIGNATURE_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_MDP_INTF_0_CMD_1_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_0_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_MDP_INTF_0_CMD_2_MISR_CTRL_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_INTF_0_CMD_2_MISR_SIGNATURE_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_MDP_INTF_0_INTF_INTR_EN_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_MDP_INTF_0_INTF_INTR_STATUS_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_MDP_INTF_0_INTF_INTR_CLEAR_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_MDP_INTF_0_SFI_VIDEO_CTRL_OFFS                                           (MDP_INTF_0_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_MDP_INTF_0_SFI_VIDEO_DET_STATUS_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_MDP_INTF_0_SFI_VIDEO_IN_CONF_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_MDP_INTF_0_SFI_VIDEO_OUT_CONF_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_MDP_INTF_0_SFI_VIDEO_IN_STATUS0_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_MDP_INTF_0_SFI_VIDEO_IN_STATUS1_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_MDP_INTF_0_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_MDP_INTF_0_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_MDP_INTF_0_SFI_CMD_0_CTRL_OFFS                                           (MDP_INTF_0_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_MDP_INTF_0_SFI_CMD_0_DET_STATUS_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_MDP_INTF_0_SFI_CMD_0_IN_CONF_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_MDP_INTF_0_SFI_CMD_0_OUT_CONF_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_MDP_INTF_0_SFI_CMD_0_IN_STATUS0_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_INTF_0_SFI_CMD_0_IN_STATUS1_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_INTF_0_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x00000208)
#define HWIO_MDP_INTF_0_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_MDP_INTF_0_SFI_CMD_1_CTRL_OFFS                                           (MDP_INTF_0_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_INTF_0_SFI_CMD_1_DET_STATUS_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_INTF_0_SFI_CMD_1_IN_CONF_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_INTF_0_SFI_CMD_1_OUT_CONF_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_INTF_0_SFI_CMD_1_IN_STATUS0_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_INTF_0_SFI_CMD_1_IN_STATUS1_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_INTF_0_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_INTF_0_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_MDP_INTF_0_SFI_CMD_2_CTRL_OFFS                                           (MDP_INTF_0_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_INTF_0_SFI_CMD_2_DET_STATUS_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_INTF_0_SFI_CMD_2_IN_CONF_OFFS                                        (MDP_INTF_0_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_INTF_0_SFI_CMD_2_OUT_CONF_OFFS                                       (MDP_INTF_0_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_INTF_0_SFI_CMD_2_IN_STATUS0_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_INTF_0_SFI_CMD_2_IN_STATUS1_OFFS                                     (MDP_INTF_0_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_INTF_0_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_INTF_0_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MDP_INTF_0_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_INTF_0_PROG_LINE_INTR_CONF_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_INTF_0_EDP_PSR_UPDATE_CTRL_OFFS                                      (MDP_INTF_0_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_INTF_0_EDP_PSR_OVERRIDE_OFFS                                         (MDP_INTF_0_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_INTF_0_HDMI_DC_MODE_OFFS                                             (MDP_INTF_0_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_INTF_0_VBLANK_END_CONF_OFFS                                          (MDP_INTF_0_REG_BASE_OFFS  + 0x00000264)
/*----------------------------------------------------------------------------
 * MODULE: MDP_INTF_1
 *--------------------------------------------------------------------------*/
#define MDP_INTF_1_REG_BASE_OFFS                                                           (MDSS_BASE_OFFS  + 0x0006b800)
#define HWIO_MDP_INTF_1_TIMING_ENGINE_EN_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_INTF_1_INTF_CONFIG_OFFS                                              (MDP_INTF_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTF_1_HSYNC_CTL_OFFS                                                (MDP_INTF_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_1_VSYNC_PERIOD_F0_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTF_1_VSYNC_PERIOD_F1_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTF_1_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTF_1_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_INTF_1_DISPLAY_V_START_F0_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_INTF_1_DISPLAY_V_START_F1_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_INTF_1_DISPLAY_V_END_F0_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_INTF_1_DISPLAY_V_END_F1_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTF_1_ACTIVE_V_START_F0_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_INTF_1_ACTIVE_V_START_F1_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_INTF_1_ACTIVE_V_END_F0_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_INTF_1_ACTIVE_V_END_F1_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_INTF_1_DISPLAY_HCTL_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_INTF_1_ACTIVE_HCTL_OFFS                                              (MDP_INTF_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_INTF_1_BORDER_COLOR_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_INTF_1_UNDERFLOW_COLOR_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_INTF_1_HSYNC_SKEW_OFFS                                               (MDP_INTF_1_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_INTF_1_POLARITY_CTL_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_INTF_1_TEST_CTL_OFFS                                                 (MDP_INTF_1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_INTF_1_TP_COLOR0_OFFS                                                (MDP_INTF_1_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_INTF_1_TP_COLOR1_OFFS                                                (MDP_INTF_1_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_INTF_1_DSI_SPLIT_LINK_OFFS                                           (MDP_INTF_1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_INTF_1_DSI_ULP_CLAMP_VALUE_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_INTF_1_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MDP_INTF_1_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_INTF_1_PANEL_FORMAT_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_INTF_1_FRAME_LINE_COUNT_EN_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_INTF_1_FRAME_COUNT_OFFS                                              (MDP_INTF_1_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_INTF_1_LINE_COUNT_OFFS                                               (MDP_INTF_1_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_INTF_1_DEFLICKER_CONFIG_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_INTF_1_DEFLICKER_STRNG_COEFF_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_INTF_1_DEFLICKER_WEAK_COEFF_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_INTF_1_TPG_ENABLE_OFFS                                               (MDP_INTF_1_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_INTF_1_TPG_MAIN_CONTROL_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_INTF_1_TPG_VIDEO_CONFIG_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_INTF_1_TPG_COMPONENT_LIMITS_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_INTF_1_TPG_RECTANGLE_OFFS                                            (MDP_INTF_1_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_INTF_1_TPG_INITIAL_VALUE_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_INTF_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MDP_INTF_1_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_INTF_1_TPG_RGB_MAPPING_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_INTF_1_CSC_MATRIX_COEFF_0_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_INTF_1_CSC_MATRIX_COEFF_1_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_INTF_1_CSC_MATRIX_COEFF_2_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_INTF_1_CSC_MATRIX_COEFF_3_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_INTF_1_CSC_MATRIX_COEFF_4_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_INTF_1_CSC_COMP0_PRECLAMP_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_INTF_1_CSC_COMP1_PRECLAMP_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_INTF_1_CSC_COMP2_PRECLAMP_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_INTF_1_CSC_COMP0_POSTCLAMP_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_INTF_1_CSC_COMP1_POSTCLAMP_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_INTF_1_CSC_COMP2_POSTCLAMP_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_INTF_1_CSC_COMP0_PREBIAS_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_INTF_1_CSC_COMP1_PREBIAS_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_INTF_1_CSC_COMP2_PREBIAS_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_INTF_1_CSC_COMP0_POSTBIAS_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_INTF_1_CSC_COMP1_POSTBIAS_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_INTF_1_CSC_COMP2_POSTBIAS_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_INTF_1_STATUS_OFFS                                                   (MDP_INTF_1_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_INTF_1_PROG_FETCH_START_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_INTF_1_VIDEO_MISR_CTRL_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000180)
#define HWIO_MDP_INTF_1_VIDEO_MISR_SIGNATURE_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000184)
#define HWIO_MDP_INTF_1_VIDEO_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_1_REG_BASE_OFFS  + 0x00000188)
#define HWIO_MDP_INTF_1_CMD_0_MISR_CTRL_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000190)
#define HWIO_MDP_INTF_1_CMD_0_MISR_SIGNATURE_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000194)
#define HWIO_MDP_INTF_1_CMD_1_MISR_CTRL_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_MDP_INTF_1_CMD_1_MISR_SIGNATURE_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_MDP_INTF_1_CMD_1_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_1_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_MDP_INTF_1_CMD_2_MISR_CTRL_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_INTF_1_CMD_2_MISR_SIGNATURE_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_MDP_INTF_1_INTF_INTR_EN_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_MDP_INTF_1_INTF_INTR_STATUS_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_MDP_INTF_1_INTF_INTR_CLEAR_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_MDP_INTF_1_SFI_VIDEO_CTRL_OFFS                                           (MDP_INTF_1_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_MDP_INTF_1_SFI_VIDEO_DET_STATUS_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_MDP_INTF_1_SFI_VIDEO_IN_CONF_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_MDP_INTF_1_SFI_VIDEO_OUT_CONF_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_MDP_INTF_1_SFI_VIDEO_IN_STATUS0_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_MDP_INTF_1_SFI_VIDEO_IN_STATUS1_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_MDP_INTF_1_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_MDP_INTF_1_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_MDP_INTF_1_SFI_CMD_0_CTRL_OFFS                                           (MDP_INTF_1_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_MDP_INTF_1_SFI_CMD_0_DET_STATUS_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_MDP_INTF_1_SFI_CMD_0_IN_CONF_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_MDP_INTF_1_SFI_CMD_0_OUT_CONF_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_MDP_INTF_1_SFI_CMD_0_IN_STATUS0_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_INTF_1_SFI_CMD_0_IN_STATUS1_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_INTF_1_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x00000208)
#define HWIO_MDP_INTF_1_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_MDP_INTF_1_SFI_CMD_1_CTRL_OFFS                                           (MDP_INTF_1_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_INTF_1_SFI_CMD_1_DET_STATUS_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_INTF_1_SFI_CMD_1_IN_CONF_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_INTF_1_SFI_CMD_1_OUT_CONF_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_INTF_1_SFI_CMD_1_IN_STATUS0_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_INTF_1_SFI_CMD_1_IN_STATUS1_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_INTF_1_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_INTF_1_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_MDP_INTF_1_SFI_CMD_2_CTRL_OFFS                                           (MDP_INTF_1_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_INTF_1_SFI_CMD_2_DET_STATUS_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_INTF_1_SFI_CMD_2_IN_CONF_OFFS                                        (MDP_INTF_1_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_INTF_1_SFI_CMD_2_OUT_CONF_OFFS                                       (MDP_INTF_1_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_INTF_1_SFI_CMD_2_IN_STATUS0_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_INTF_1_SFI_CMD_2_IN_STATUS1_OFFS                                     (MDP_INTF_1_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_INTF_1_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_INTF_1_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MDP_INTF_1_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_INTF_1_PROG_LINE_INTR_CONF_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_INTF_1_EDP_PSR_UPDATE_CTRL_OFFS                                      (MDP_INTF_1_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_INTF_1_EDP_PSR_OVERRIDE_OFFS                                         (MDP_INTF_1_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_INTF_1_HDMI_DC_MODE_OFFS                                             (MDP_INTF_1_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_INTF_1_VBLANK_END_CONF_OFFS                                          (MDP_INTF_1_REG_BASE_OFFS  + 0x00000264)
/*----------------------------------------------------------------------------
 * MODULE: MDP_INTF_2
 *--------------------------------------------------------------------------*/
#define MDP_INTF_2_REG_BASE_OFFS                                                           (MDSS_BASE_OFFS  + 0x0006c000)
#define HWIO_MDP_INTF_2_TIMING_ENGINE_EN_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_INTF_2_INTF_CONFIG_OFFS                                              (MDP_INTF_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTF_2_HSYNC_CTL_OFFS                                                (MDP_INTF_2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_2_VSYNC_PERIOD_F0_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTF_2_VSYNC_PERIOD_F1_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTF_2_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTF_2_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_INTF_2_DISPLAY_V_START_F0_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_INTF_2_DISPLAY_V_START_F1_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_INTF_2_DISPLAY_V_END_F0_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_INTF_2_DISPLAY_V_END_F1_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTF_2_ACTIVE_V_START_F0_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_INTF_2_ACTIVE_V_START_F1_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_INTF_2_ACTIVE_V_END_F0_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_INTF_2_ACTIVE_V_END_F1_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_INTF_2_DISPLAY_HCTL_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_INTF_2_ACTIVE_HCTL_OFFS                                              (MDP_INTF_2_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_INTF_2_BORDER_COLOR_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_INTF_2_UNDERFLOW_COLOR_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_INTF_2_HSYNC_SKEW_OFFS                                               (MDP_INTF_2_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_INTF_2_POLARITY_CTL_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_INTF_2_TEST_CTL_OFFS                                                 (MDP_INTF_2_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_INTF_2_TP_COLOR0_OFFS                                                (MDP_INTF_2_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_INTF_2_TP_COLOR1_OFFS                                                (MDP_INTF_2_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_INTF_2_DSI_SPLIT_LINK_OFFS                                           (MDP_INTF_2_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_INTF_2_DSI_ULP_CLAMP_VALUE_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_INTF_2_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MDP_INTF_2_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_INTF_2_PANEL_FORMAT_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_INTF_2_FRAME_LINE_COUNT_EN_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_INTF_2_FRAME_COUNT_OFFS                                              (MDP_INTF_2_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_INTF_2_LINE_COUNT_OFFS                                               (MDP_INTF_2_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_INTF_2_DEFLICKER_CONFIG_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_INTF_2_DEFLICKER_STRNG_COEFF_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_INTF_2_DEFLICKER_WEAK_COEFF_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_INTF_2_TPG_ENABLE_OFFS                                               (MDP_INTF_2_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_INTF_2_TPG_MAIN_CONTROL_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_INTF_2_TPG_VIDEO_CONFIG_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_INTF_2_TPG_COMPONENT_LIMITS_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_INTF_2_TPG_RECTANGLE_OFFS                                            (MDP_INTF_2_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_INTF_2_TPG_INITIAL_VALUE_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_INTF_2_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MDP_INTF_2_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_INTF_2_TPG_RGB_MAPPING_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_INTF_2_CSC_MATRIX_COEFF_0_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_INTF_2_CSC_MATRIX_COEFF_1_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_INTF_2_CSC_MATRIX_COEFF_2_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_INTF_2_CSC_MATRIX_COEFF_3_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_INTF_2_CSC_MATRIX_COEFF_4_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_INTF_2_CSC_COMP0_PRECLAMP_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_INTF_2_CSC_COMP1_PRECLAMP_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_INTF_2_CSC_COMP2_PRECLAMP_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_INTF_2_CSC_COMP0_POSTCLAMP_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_INTF_2_CSC_COMP1_POSTCLAMP_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_INTF_2_CSC_COMP2_POSTCLAMP_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_INTF_2_CSC_COMP0_PREBIAS_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_INTF_2_CSC_COMP1_PREBIAS_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_INTF_2_CSC_COMP2_PREBIAS_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_INTF_2_CSC_COMP0_POSTBIAS_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_INTF_2_CSC_COMP1_POSTBIAS_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_INTF_2_CSC_COMP2_POSTBIAS_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_INTF_2_STATUS_OFFS                                                   (MDP_INTF_2_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_INTF_2_PROG_FETCH_START_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_INTF_2_VIDEO_MISR_CTRL_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000180)
#define HWIO_MDP_INTF_2_VIDEO_MISR_SIGNATURE_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000184)
#define HWIO_MDP_INTF_2_VIDEO_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_2_REG_BASE_OFFS  + 0x00000188)
#define HWIO_MDP_INTF_2_CMD_0_MISR_CTRL_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000190)
#define HWIO_MDP_INTF_2_CMD_0_MISR_SIGNATURE_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000194)
#define HWIO_MDP_INTF_2_CMD_1_MISR_CTRL_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_MDP_INTF_2_CMD_1_MISR_SIGNATURE_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_MDP_INTF_2_CMD_1_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_2_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_MDP_INTF_2_CMD_2_MISR_CTRL_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_INTF_2_CMD_2_MISR_SIGNATURE_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_MDP_INTF_2_INTF_INTR_EN_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_MDP_INTF_2_INTF_INTR_STATUS_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_MDP_INTF_2_INTF_INTR_CLEAR_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_MDP_INTF_2_SFI_VIDEO_CTRL_OFFS                                           (MDP_INTF_2_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_MDP_INTF_2_SFI_VIDEO_DET_STATUS_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_MDP_INTF_2_SFI_VIDEO_IN_CONF_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_MDP_INTF_2_SFI_VIDEO_OUT_CONF_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_MDP_INTF_2_SFI_VIDEO_IN_STATUS0_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_MDP_INTF_2_SFI_VIDEO_IN_STATUS1_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_MDP_INTF_2_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_MDP_INTF_2_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_MDP_INTF_2_SFI_CMD_0_CTRL_OFFS                                           (MDP_INTF_2_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_MDP_INTF_2_SFI_CMD_0_DET_STATUS_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_MDP_INTF_2_SFI_CMD_0_IN_CONF_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_MDP_INTF_2_SFI_CMD_0_OUT_CONF_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_MDP_INTF_2_SFI_CMD_0_IN_STATUS0_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_INTF_2_SFI_CMD_0_IN_STATUS1_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_INTF_2_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x00000208)
#define HWIO_MDP_INTF_2_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_MDP_INTF_2_SFI_CMD_1_CTRL_OFFS                                           (MDP_INTF_2_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_INTF_2_SFI_CMD_1_DET_STATUS_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_INTF_2_SFI_CMD_1_IN_CONF_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_INTF_2_SFI_CMD_1_OUT_CONF_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_INTF_2_SFI_CMD_1_IN_STATUS0_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_INTF_2_SFI_CMD_1_IN_STATUS1_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_INTF_2_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_INTF_2_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_MDP_INTF_2_SFI_CMD_2_CTRL_OFFS                                           (MDP_INTF_2_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_INTF_2_SFI_CMD_2_DET_STATUS_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_INTF_2_SFI_CMD_2_IN_CONF_OFFS                                        (MDP_INTF_2_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_INTF_2_SFI_CMD_2_OUT_CONF_OFFS                                       (MDP_INTF_2_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_INTF_2_SFI_CMD_2_IN_STATUS0_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_INTF_2_SFI_CMD_2_IN_STATUS1_OFFS                                     (MDP_INTF_2_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_INTF_2_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_INTF_2_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MDP_INTF_2_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_INTF_2_PROG_LINE_INTR_CONF_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_INTF_2_EDP_PSR_UPDATE_CTRL_OFFS                                      (MDP_INTF_2_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_INTF_2_EDP_PSR_OVERRIDE_OFFS                                         (MDP_INTF_2_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_INTF_2_HDMI_DC_MODE_OFFS                                             (MDP_INTF_2_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_INTF_2_VBLANK_END_CONF_OFFS                                          (MDP_INTF_2_REG_BASE_OFFS  + 0x00000264)
/*----------------------------------------------------------------------------
 * MODULE: MDP_INTF_3
 *--------------------------------------------------------------------------*/
#define MDP_INTF_3_REG_BASE_OFFS                                                           (MDSS_BASE_OFFS  + 0x0006c800)
#define HWIO_MDP_INTF_3_TIMING_ENGINE_EN_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_INTF_3_INTF_CONFIG_OFFS                                              (MDP_INTF_3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTF_3_HSYNC_CTL_OFFS                                                (MDP_INTF_3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_3_VSYNC_PERIOD_F0_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTF_3_VSYNC_PERIOD_F1_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTF_3_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTF_3_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_INTF_3_DISPLAY_V_START_F0_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_INTF_3_DISPLAY_V_START_F1_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_INTF_3_DISPLAY_V_END_F0_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_INTF_3_DISPLAY_V_END_F1_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTF_3_ACTIVE_V_START_F0_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_INTF_3_ACTIVE_V_START_F1_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_INTF_3_ACTIVE_V_END_F0_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_INTF_3_ACTIVE_V_END_F1_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_INTF_3_DISPLAY_HCTL_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_INTF_3_ACTIVE_HCTL_OFFS                                              (MDP_INTF_3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_INTF_3_BORDER_COLOR_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_INTF_3_UNDERFLOW_COLOR_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_INTF_3_HSYNC_SKEW_OFFS                                               (MDP_INTF_3_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_INTF_3_POLARITY_CTL_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_INTF_3_TEST_CTL_OFFS                                                 (MDP_INTF_3_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_INTF_3_TP_COLOR0_OFFS                                                (MDP_INTF_3_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_INTF_3_TP_COLOR1_OFFS                                                (MDP_INTF_3_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_INTF_3_DSI_SPLIT_LINK_OFFS                                           (MDP_INTF_3_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_INTF_3_DSI_ULP_CLAMP_VALUE_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_INTF_3_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MDP_INTF_3_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_INTF_3_PANEL_FORMAT_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_INTF_3_FRAME_LINE_COUNT_EN_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_INTF_3_FRAME_COUNT_OFFS                                              (MDP_INTF_3_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_INTF_3_LINE_COUNT_OFFS                                               (MDP_INTF_3_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_INTF_3_DEFLICKER_CONFIG_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_INTF_3_DEFLICKER_STRNG_COEFF_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_INTF_3_DEFLICKER_WEAK_COEFF_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_INTF_3_TPG_ENABLE_OFFS                                               (MDP_INTF_3_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_INTF_3_TPG_MAIN_CONTROL_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_INTF_3_TPG_VIDEO_CONFIG_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_INTF_3_TPG_COMPONENT_LIMITS_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_INTF_3_TPG_RECTANGLE_OFFS                                            (MDP_INTF_3_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_INTF_3_TPG_INITIAL_VALUE_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_INTF_3_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MDP_INTF_3_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_INTF_3_TPG_RGB_MAPPING_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_INTF_3_CSC_MATRIX_COEFF_0_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_INTF_3_CSC_MATRIX_COEFF_1_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_INTF_3_CSC_MATRIX_COEFF_2_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_INTF_3_CSC_MATRIX_COEFF_3_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_INTF_3_CSC_MATRIX_COEFF_4_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_INTF_3_CSC_COMP0_PRECLAMP_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_INTF_3_CSC_COMP1_PRECLAMP_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_INTF_3_CSC_COMP2_PRECLAMP_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_INTF_3_CSC_COMP0_POSTCLAMP_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_INTF_3_CSC_COMP1_POSTCLAMP_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_INTF_3_CSC_COMP2_POSTCLAMP_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_INTF_3_CSC_COMP0_PREBIAS_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_INTF_3_CSC_COMP1_PREBIAS_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_INTF_3_CSC_COMP2_PREBIAS_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_INTF_3_CSC_COMP0_POSTBIAS_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_INTF_3_CSC_COMP1_POSTBIAS_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_INTF_3_CSC_COMP2_POSTBIAS_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_INTF_3_STATUS_OFFS                                                   (MDP_INTF_3_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_INTF_3_PROG_FETCH_START_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_INTF_3_VIDEO_MISR_CTRL_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000180)
#define HWIO_MDP_INTF_3_VIDEO_MISR_SIGNATURE_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000184)
#define HWIO_MDP_INTF_3_VIDEO_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_3_REG_BASE_OFFS  + 0x00000188)
#define HWIO_MDP_INTF_3_CMD_0_MISR_CTRL_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000190)
#define HWIO_MDP_INTF_3_CMD_0_MISR_SIGNATURE_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000194)
#define HWIO_MDP_INTF_3_CMD_1_MISR_CTRL_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_MDP_INTF_3_CMD_1_MISR_SIGNATURE_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_MDP_INTF_3_CMD_1_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_3_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_MDP_INTF_3_CMD_2_MISR_CTRL_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_INTF_3_CMD_2_MISR_SIGNATURE_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_MDP_INTF_3_INTF_INTR_EN_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_MDP_INTF_3_INTF_INTR_STATUS_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_MDP_INTF_3_INTF_INTR_CLEAR_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_MDP_INTF_3_SFI_VIDEO_CTRL_OFFS                                           (MDP_INTF_3_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_MDP_INTF_3_SFI_VIDEO_DET_STATUS_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_MDP_INTF_3_SFI_VIDEO_IN_CONF_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_MDP_INTF_3_SFI_VIDEO_OUT_CONF_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_MDP_INTF_3_SFI_VIDEO_IN_STATUS0_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_MDP_INTF_3_SFI_VIDEO_IN_STATUS1_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_MDP_INTF_3_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_MDP_INTF_3_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_MDP_INTF_3_SFI_CMD_0_CTRL_OFFS                                           (MDP_INTF_3_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_MDP_INTF_3_SFI_CMD_0_DET_STATUS_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_MDP_INTF_3_SFI_CMD_0_IN_CONF_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_MDP_INTF_3_SFI_CMD_0_OUT_CONF_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_MDP_INTF_3_SFI_CMD_0_IN_STATUS0_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_INTF_3_SFI_CMD_0_IN_STATUS1_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_INTF_3_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x00000208)
#define HWIO_MDP_INTF_3_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_MDP_INTF_3_SFI_CMD_1_CTRL_OFFS                                           (MDP_INTF_3_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_INTF_3_SFI_CMD_1_DET_STATUS_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_INTF_3_SFI_CMD_1_IN_CONF_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_INTF_3_SFI_CMD_1_OUT_CONF_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_INTF_3_SFI_CMD_1_IN_STATUS0_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_INTF_3_SFI_CMD_1_IN_STATUS1_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_INTF_3_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_INTF_3_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_MDP_INTF_3_SFI_CMD_2_CTRL_OFFS                                           (MDP_INTF_3_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_INTF_3_SFI_CMD_2_DET_STATUS_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_INTF_3_SFI_CMD_2_IN_CONF_OFFS                                        (MDP_INTF_3_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_INTF_3_SFI_CMD_2_OUT_CONF_OFFS                                       (MDP_INTF_3_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_INTF_3_SFI_CMD_2_IN_STATUS0_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_INTF_3_SFI_CMD_2_IN_STATUS1_OFFS                                     (MDP_INTF_3_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_INTF_3_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_INTF_3_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MDP_INTF_3_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_INTF_3_PROG_LINE_INTR_CONF_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_INTF_3_EDP_PSR_UPDATE_CTRL_OFFS                                      (MDP_INTF_3_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_INTF_3_EDP_PSR_OVERRIDE_OFFS                                         (MDP_INTF_3_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_INTF_3_HDMI_DC_MODE_OFFS                                             (MDP_INTF_3_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_INTF_3_VBLANK_END_CONF_OFFS                                          (MDP_INTF_3_REG_BASE_OFFS  + 0x00000264)
/*----------------------------------------------------------------------------
 * MODULE: MDP_INTF_4
 *--------------------------------------------------------------------------*/
#define MDP_INTF_4_REG_BASE_OFFS                                                           (MDSS_BASE_OFFS  + 0x0006d000)
#define HWIO_MDP_INTF_4_TIMING_ENGINE_EN_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_INTF_4_INTF_CONFIG_OFFS                                              (MDP_INTF_4_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_INTF_4_HSYNC_CTL_OFFS                                                (MDP_INTF_4_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_INTF_4_VSYNC_PERIOD_F0_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_INTF_4_VSYNC_PERIOD_F1_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_INTF_4_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_INTF_4_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_INTF_4_DISPLAY_V_START_F0_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_INTF_4_DISPLAY_V_START_F1_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_INTF_4_DISPLAY_V_END_F0_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_INTF_4_DISPLAY_V_END_F1_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_INTF_4_ACTIVE_V_START_F0_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_INTF_4_ACTIVE_V_START_F1_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_INTF_4_ACTIVE_V_END_F0_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_INTF_4_ACTIVE_V_END_F1_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_INTF_4_DISPLAY_HCTL_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_INTF_4_ACTIVE_HCTL_OFFS                                              (MDP_INTF_4_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_INTF_4_BORDER_COLOR_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_INTF_4_UNDERFLOW_COLOR_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_INTF_4_HSYNC_SKEW_OFFS                                               (MDP_INTF_4_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_INTF_4_POLARITY_CTL_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_INTF_4_TEST_CTL_OFFS                                                 (MDP_INTF_4_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_INTF_4_TP_COLOR0_OFFS                                                (MDP_INTF_4_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_INTF_4_TP_COLOR1_OFFS                                                (MDP_INTF_4_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_INTF_4_DSI_SPLIT_LINK_OFFS                                           (MDP_INTF_4_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_INTF_4_DSI_ULP_CLAMP_VALUE_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_INTF_4_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MDP_INTF_4_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_INTF_4_PANEL_FORMAT_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_INTF_4_FRAME_LINE_COUNT_EN_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_INTF_4_FRAME_COUNT_OFFS                                              (MDP_INTF_4_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_INTF_4_LINE_COUNT_OFFS                                               (MDP_INTF_4_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_INTF_4_DEFLICKER_CONFIG_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_INTF_4_DEFLICKER_STRNG_COEFF_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_INTF_4_DEFLICKER_WEAK_COEFF_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_INTF_4_TPG_ENABLE_OFFS                                               (MDP_INTF_4_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_INTF_4_TPG_MAIN_CONTROL_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_INTF_4_TPG_VIDEO_CONFIG_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_INTF_4_TPG_COMPONENT_LIMITS_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_INTF_4_TPG_RECTANGLE_OFFS                                            (MDP_INTF_4_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_INTF_4_TPG_INITIAL_VALUE_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_INTF_4_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MDP_INTF_4_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_INTF_4_TPG_RGB_MAPPING_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_INTF_4_CSC_MATRIX_COEFF_0_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_INTF_4_CSC_MATRIX_COEFF_1_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_INTF_4_CSC_MATRIX_COEFF_2_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_INTF_4_CSC_MATRIX_COEFF_3_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_INTF_4_CSC_MATRIX_COEFF_4_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_INTF_4_CSC_COMP0_PRECLAMP_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_INTF_4_CSC_COMP1_PRECLAMP_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_INTF_4_CSC_COMP2_PRECLAMP_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_INTF_4_CSC_COMP0_POSTCLAMP_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_INTF_4_CSC_COMP1_POSTCLAMP_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_INTF_4_CSC_COMP2_POSTCLAMP_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_INTF_4_CSC_COMP0_PREBIAS_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_INTF_4_CSC_COMP1_PREBIAS_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_INTF_4_CSC_COMP2_PREBIAS_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_INTF_4_CSC_COMP0_POSTBIAS_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_INTF_4_CSC_COMP1_POSTBIAS_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_INTF_4_CSC_COMP2_POSTBIAS_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_INTF_4_STATUS_OFFS                                                   (MDP_INTF_4_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_INTF_4_PROG_FETCH_START_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_INTF_4_VIDEO_MISR_CTRL_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000180)
#define HWIO_MDP_INTF_4_VIDEO_MISR_SIGNATURE_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000184)
#define HWIO_MDP_INTF_4_VIDEO_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_4_REG_BASE_OFFS  + 0x00000188)
#define HWIO_MDP_INTF_4_CMD_0_MISR_CTRL_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000190)
#define HWIO_MDP_INTF_4_CMD_0_MISR_SIGNATURE_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000194)
#define HWIO_MDP_INTF_4_CMD_1_MISR_CTRL_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_MDP_INTF_4_CMD_1_MISR_SIGNATURE_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_MDP_INTF_4_CMD_1_SPLIT_MISR_SIGNATURE_OFFS                               (MDP_INTF_4_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_MDP_INTF_4_CMD_2_MISR_CTRL_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_MDP_INTF_4_CMD_2_MISR_SIGNATURE_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_MDP_INTF_4_INTF_INTR_EN_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_MDP_INTF_4_INTF_INTR_STATUS_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_MDP_INTF_4_INTF_INTR_CLEAR_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_MDP_INTF_4_SFI_VIDEO_CTRL_OFFS                                           (MDP_INTF_4_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_MDP_INTF_4_SFI_VIDEO_DET_STATUS_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_MDP_INTF_4_SFI_VIDEO_IN_CONF_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_MDP_INTF_4_SFI_VIDEO_OUT_CONF_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_MDP_INTF_4_SFI_VIDEO_IN_STATUS0_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_MDP_INTF_4_SFI_VIDEO_IN_STATUS1_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_MDP_INTF_4_SFI_VIDEO_OUT_STATUS0_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_MDP_INTF_4_SFI_VIDEO_OUT_STATUS1_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_MDP_INTF_4_SFI_CMD_0_CTRL_OFFS                                           (MDP_INTF_4_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_MDP_INTF_4_SFI_CMD_0_DET_STATUS_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_MDP_INTF_4_SFI_CMD_0_IN_CONF_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_MDP_INTF_4_SFI_CMD_0_OUT_CONF_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_MDP_INTF_4_SFI_CMD_0_IN_STATUS0_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000200)
#define HWIO_MDP_INTF_4_SFI_CMD_0_IN_STATUS1_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000204)
#define HWIO_MDP_INTF_4_SFI_CMD_0_OUT_STATUS0_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x00000208)
#define HWIO_MDP_INTF_4_SFI_CMD_0_OUT_STATUS1_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_MDP_INTF_4_SFI_CMD_1_CTRL_OFFS                                           (MDP_INTF_4_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_INTF_4_SFI_CMD_1_DET_STATUS_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_INTF_4_SFI_CMD_1_IN_CONF_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_INTF_4_SFI_CMD_1_OUT_CONF_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_INTF_4_SFI_CMD_1_IN_STATUS0_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000220)
#define HWIO_MDP_INTF_4_SFI_CMD_1_IN_STATUS1_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000224)
#define HWIO_MDP_INTF_4_SFI_CMD_1_OUT_STATUS0_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x00000228)
#define HWIO_MDP_INTF_4_SFI_CMD_1_OUT_STATUS1_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_MDP_INTF_4_SFI_CMD_2_CTRL_OFFS                                           (MDP_INTF_4_REG_BASE_OFFS  + 0x00000230)
#define HWIO_MDP_INTF_4_SFI_CMD_2_DET_STATUS_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000234)
#define HWIO_MDP_INTF_4_SFI_CMD_2_IN_CONF_OFFS                                        (MDP_INTF_4_REG_BASE_OFFS  + 0x00000238)
#define HWIO_MDP_INTF_4_SFI_CMD_2_OUT_CONF_OFFS                                       (MDP_INTF_4_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_MDP_INTF_4_SFI_CMD_2_IN_STATUS0_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000240)
#define HWIO_MDP_INTF_4_SFI_CMD_2_IN_STATUS1_OFFS                                     (MDP_INTF_4_REG_BASE_OFFS  + 0x00000244)
#define HWIO_MDP_INTF_4_SFI_CMD_2_OUT_STATUS0_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x00000248)
#define HWIO_MDP_INTF_4_SFI_CMD_2_OUT_STATUS1_OFFS                                    (MDP_INTF_4_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_MDP_INTF_4_PROG_LINE_INTR_CONF_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000250)
#define HWIO_MDP_INTF_4_EDP_PSR_UPDATE_CTRL_OFFS                                      (MDP_INTF_4_REG_BASE_OFFS  + 0x00000254)
#define HWIO_MDP_INTF_4_EDP_PSR_OVERRIDE_OFFS                                         (MDP_INTF_4_REG_BASE_OFFS  + 0x00000258)
#define HWIO_MDP_INTF_4_HDMI_DC_MODE_OFFS                                             (MDP_INTF_4_REG_BASE_OFFS  + 0x00000260)
#define HWIO_MDP_INTF_4_VBLANK_END_CONF_OFFS                                          (MDP_INTF_4_REG_BASE_OFFS  + 0x00000264)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PP_0
 *--------------------------------------------------------------------------*/
#define MDP_PP_0_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00071000)
#define HWIO_MDP_PP_0_TEAR_CHECK_EN_OFFS                                      (MDP_PP_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PP_0_SYNC_CONFIG_VSYNC_OFFS                                  (MDP_PP_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PP_0_SYNC_CONFIG_HEIGHT_OFFS                                 (MDP_PP_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PP_0_SYNC_WRCOUNT_OFFS                                       (MDP_PP_0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PP_0_VSYNC_INIT_VAL_OFFS                                     (MDP_PP_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PP_0_INT_COUNT_VAL_OFFS                                      (MDP_PP_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PP_0_SYNC_THRESH_OFFS                                        (MDP_PP_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PP_0_START_POS_OFFS                                          (MDP_PP_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_PP_0_RD_PTR_IRQ_OFFS                                         (MDP_PP_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_PP_0_WR_PTR_IRQ_OFFS                                         (MDP_PP_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PP_0_OUT_LINE_COUNT_OFFS                                     (MDP_PP_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PP_0_PP_LINE_COUNT_OFFS                                      (MDP_PP_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PP_0_AUTOREFRESH_CONFIG_OFFS                                 (MDP_PP_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PP_0_FBC_MODE_OFFS                                           (MDP_PP_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PP_0_FBC_BUDGET_CTL_OFFS                                     (MDP_PP_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PP_0_FBC_LOSSY_MODE_OFFS                                     (MDP_PP_0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_PP_0_TEAR_DETECT_CTRL_OFFS                                   (MDP_PP_0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_PP_0_HW_PROFILE_c_CTRL_OFFS(c)                               (MDP_PP_0_REG_BASE_OFFS  + 0x00000080 + 0x10 * (c))
#define HWIO_MDP_PP_0_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MDP_PP_0_REG_BASE_OFFS  + 0x00000084 + 0x10 * (c))
#define HWIO_MDP_PP_0_HW_PROFILE_c_CNTR_OFFS(c)                               (MDP_PP_0_REG_BASE_OFFS  + 0x00000088 + 0x10 * (c))
#define HWIO_MDP_PP_0_DSC_MODE_OFFS                                           (MDP_PP_0_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_PP_0_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MDP_PP_0_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_PP_0_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MDP_PP_0_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_PP_0_DCE_DATA_IN_SWAP_OFFS                                   (MDP_PP_0_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_PP_0_DCE_DATA_OUT_SWAP_OFFS                                  (MDP_PP_0_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_PP_0_SCM_MODE_OFFS                                           (MDP_PP_0_REG_BASE_OFFS  + 0x000000d0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PP_1
 *--------------------------------------------------------------------------*/
#define MDP_PP_1_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00071800)
#define HWIO_MDP_PP_1_TEAR_CHECK_EN_OFFS                                      (MDP_PP_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PP_1_SYNC_CONFIG_VSYNC_OFFS                                  (MDP_PP_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PP_1_SYNC_CONFIG_HEIGHT_OFFS                                 (MDP_PP_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PP_1_SYNC_WRCOUNT_OFFS                                       (MDP_PP_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PP_1_VSYNC_INIT_VAL_OFFS                                     (MDP_PP_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PP_1_INT_COUNT_VAL_OFFS                                      (MDP_PP_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PP_1_SYNC_THRESH_OFFS                                        (MDP_PP_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PP_1_START_POS_OFFS                                          (MDP_PP_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_PP_1_RD_PTR_IRQ_OFFS                                         (MDP_PP_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_PP_1_WR_PTR_IRQ_OFFS                                         (MDP_PP_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PP_1_OUT_LINE_COUNT_OFFS                                     (MDP_PP_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PP_1_PP_LINE_COUNT_OFFS                                      (MDP_PP_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PP_1_AUTOREFRESH_CONFIG_OFFS                                 (MDP_PP_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PP_1_FBC_MODE_OFFS                                           (MDP_PP_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PP_1_FBC_BUDGET_CTL_OFFS                                     (MDP_PP_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PP_1_FBC_LOSSY_MODE_OFFS                                     (MDP_PP_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_PP_1_TEAR_DETECT_CTRL_OFFS                                   (MDP_PP_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_PP_1_HW_PROFILE_c_CTRL_OFFS(c)                               (MDP_PP_1_REG_BASE_OFFS  + 0x00000080 + 0x10 * (c))
#define HWIO_MDP_PP_1_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MDP_PP_1_REG_BASE_OFFS  + 0x00000084 + 0x10 * (c))
#define HWIO_MDP_PP_1_HW_PROFILE_c_CNTR_OFFS(c)                               (MDP_PP_1_REG_BASE_OFFS  + 0x00000088 + 0x10 * (c))
#define HWIO_MDP_PP_1_DSC_MODE_OFFS                                           (MDP_PP_1_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_PP_1_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MDP_PP_1_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_PP_1_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MDP_PP_1_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_PP_1_DCE_DATA_IN_SWAP_OFFS                                   (MDP_PP_1_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_PP_1_DCE_DATA_OUT_SWAP_OFFS                                  (MDP_PP_1_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_PP_1_SCM_MODE_OFFS                                           (MDP_PP_1_REG_BASE_OFFS  + 0x000000d0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PP_2
 *--------------------------------------------------------------------------*/
#define MDP_PP_2_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00072000)
#define HWIO_MDP_PP_2_TEAR_CHECK_EN_OFFS                                      (MDP_PP_2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PP_2_SYNC_CONFIG_VSYNC_OFFS                                  (MDP_PP_2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PP_2_SYNC_CONFIG_HEIGHT_OFFS                                 (MDP_PP_2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PP_2_SYNC_WRCOUNT_OFFS                                       (MDP_PP_2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PP_2_VSYNC_INIT_VAL_OFFS                                     (MDP_PP_2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PP_2_INT_COUNT_VAL_OFFS                                      (MDP_PP_2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PP_2_SYNC_THRESH_OFFS                                        (MDP_PP_2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PP_2_START_POS_OFFS                                          (MDP_PP_2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_PP_2_RD_PTR_IRQ_OFFS                                         (MDP_PP_2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_PP_2_WR_PTR_IRQ_OFFS                                         (MDP_PP_2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PP_2_OUT_LINE_COUNT_OFFS                                     (MDP_PP_2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PP_2_PP_LINE_COUNT_OFFS                                      (MDP_PP_2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PP_2_AUTOREFRESH_CONFIG_OFFS                                 (MDP_PP_2_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PP_2_FBC_MODE_OFFS                                           (MDP_PP_2_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PP_2_FBC_BUDGET_CTL_OFFS                                     (MDP_PP_2_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PP_2_FBC_LOSSY_MODE_OFFS                                     (MDP_PP_2_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_PP_2_TEAR_DETECT_CTRL_OFFS                                   (MDP_PP_2_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_PP_2_HW_PROFILE_c_CTRL_OFFS(c)                               (MDP_PP_2_REG_BASE_OFFS  + 0x00000080 + 0x10 * (c))
#define HWIO_MDP_PP_2_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MDP_PP_2_REG_BASE_OFFS  + 0x00000084 + 0x10 * (c))
#define HWIO_MDP_PP_2_HW_PROFILE_c_CNTR_OFFS(c)                               (MDP_PP_2_REG_BASE_OFFS  + 0x00000088 + 0x10 * (c))
#define HWIO_MDP_PP_2_DSC_MODE_OFFS                                           (MDP_PP_2_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_PP_2_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MDP_PP_2_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_PP_2_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MDP_PP_2_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_PP_2_DCE_DATA_IN_SWAP_OFFS                                   (MDP_PP_2_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_PP_2_DCE_DATA_OUT_SWAP_OFFS                                  (MDP_PP_2_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_PP_2_SCM_MODE_OFFS                                           (MDP_PP_2_REG_BASE_OFFS  + 0x000000d0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PP_3
 *--------------------------------------------------------------------------*/
#define MDP_PP_3_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00072800)
#define HWIO_MDP_PP_3_TEAR_CHECK_EN_OFFS                                      (MDP_PP_3_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PP_3_SYNC_CONFIG_VSYNC_OFFS                                  (MDP_PP_3_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PP_3_SYNC_CONFIG_HEIGHT_OFFS                                 (MDP_PP_3_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PP_3_SYNC_WRCOUNT_OFFS                                       (MDP_PP_3_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PP_3_VSYNC_INIT_VAL_OFFS                                     (MDP_PP_3_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PP_3_INT_COUNT_VAL_OFFS                                      (MDP_PP_3_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PP_3_SYNC_THRESH_OFFS                                        (MDP_PP_3_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PP_3_START_POS_OFFS                                          (MDP_PP_3_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_PP_3_RD_PTR_IRQ_OFFS                                         (MDP_PP_3_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_PP_3_WR_PTR_IRQ_OFFS                                         (MDP_PP_3_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PP_3_OUT_LINE_COUNT_OFFS                                     (MDP_PP_3_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PP_3_PP_LINE_COUNT_OFFS                                      (MDP_PP_3_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PP_3_AUTOREFRESH_CONFIG_OFFS                                 (MDP_PP_3_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PP_3_FBC_MODE_OFFS                                           (MDP_PP_3_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PP_3_FBC_BUDGET_CTL_OFFS                                     (MDP_PP_3_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PP_3_FBC_LOSSY_MODE_OFFS                                     (MDP_PP_3_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_PP_3_TEAR_DETECT_CTRL_OFFS                                   (MDP_PP_3_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_PP_3_HW_PROFILE_c_CTRL_OFFS(c)                               (MDP_PP_3_REG_BASE_OFFS  + 0x00000080 + 0x10 * (c))
#define HWIO_MDP_PP_3_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MDP_PP_3_REG_BASE_OFFS  + 0x00000084 + 0x10 * (c))
#define HWIO_MDP_PP_3_HW_PROFILE_c_CNTR_OFFS(c)                               (MDP_PP_3_REG_BASE_OFFS  + 0x00000088 + 0x10 * (c))
#define HWIO_MDP_PP_3_DSC_MODE_OFFS                                           (MDP_PP_3_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_PP_3_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MDP_PP_3_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_PP_3_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MDP_PP_3_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_PP_3_DCE_DATA_IN_SWAP_OFFS                                   (MDP_PP_3_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_PP_3_DCE_DATA_OUT_SWAP_OFFS                                  (MDP_PP_3_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_PP_3_SCM_MODE_OFFS                                           (MDP_PP_3_REG_BASE_OFFS  + 0x000000d0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PP_4
 *--------------------------------------------------------------------------*/
#define MDP_PP_4_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x00073000)
#define HWIO_MDP_PP_4_TEAR_CHECK_EN_OFFS                                      (MDP_PP_4_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PP_4_SYNC_CONFIG_VSYNC_OFFS                                  (MDP_PP_4_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PP_4_SYNC_CONFIG_HEIGHT_OFFS                                 (MDP_PP_4_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PP_4_SYNC_WRCOUNT_OFFS                                       (MDP_PP_4_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PP_4_VSYNC_INIT_VAL_OFFS                                     (MDP_PP_4_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PP_4_INT_COUNT_VAL_OFFS                                      (MDP_PP_4_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PP_4_SYNC_THRESH_OFFS                                        (MDP_PP_4_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PP_4_START_POS_OFFS                                          (MDP_PP_4_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_PP_4_RD_PTR_IRQ_OFFS                                         (MDP_PP_4_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_PP_4_WR_PTR_IRQ_OFFS                                         (MDP_PP_4_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_PP_4_OUT_LINE_COUNT_OFFS                                     (MDP_PP_4_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_PP_4_PP_LINE_COUNT_OFFS                                      (MDP_PP_4_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_PP_4_AUTOREFRESH_CONFIG_OFFS                                 (MDP_PP_4_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_PP_4_FBC_MODE_OFFS                                           (MDP_PP_4_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_PP_4_FBC_BUDGET_CTL_OFFS                                     (MDP_PP_4_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_PP_4_FBC_LOSSY_MODE_OFFS                                     (MDP_PP_4_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_PP_4_TEAR_DETECT_CTRL_OFFS                                   (MDP_PP_4_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_PP_4_HW_PROFILE_c_CTRL_OFFS(c)                               (MDP_PP_4_REG_BASE_OFFS  + 0x00000080 + 0x10 * (c))
#define HWIO_MDP_PP_4_HW_PROFILE_c_THRESHOLD_OFFS(c)                          (MDP_PP_4_REG_BASE_OFFS  + 0x00000084 + 0x10 * (c))
#define HWIO_MDP_PP_4_HW_PROFILE_c_CNTR_OFFS(c)                               (MDP_PP_4_REG_BASE_OFFS  + 0x00000088 + 0x10 * (c))
#define HWIO_MDP_PP_4_DSC_MODE_OFFS                                           (MDP_PP_4_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_PP_4_MDP_DISP_ENC_CLK_CTRL_OFFS                              (MDP_PP_4_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_PP_4_MDP_DISP_ENC_CLK_STATUS_OFFS                            (MDP_PP_4_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_PP_4_DCE_DATA_IN_SWAP_OFFS                                   (MDP_PP_4_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_PP_4_DCE_DATA_OUT_SWAP_OFFS                                  (MDP_PP_4_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_PP_4_SCM_MODE_OFFS                                           (MDP_PP_4_REG_BASE_OFFS  + 0x000000d0)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_0
 *--------------------------------------------------------------------------*/
#define MDP_PPB_0_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00074000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_0_DITHER
 *--------------------------------------------------------------------------*/
#define MDP_PPB_0_DITHER_REG_BASE_OFFS                                               (MDSS_BASE_OFFS  + 0x000740e0)
#define HWIO_MDP_PPB_0_DITHER_OP_MODE_OFFS                                      (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PPB_0_DITHER_BITDEPTH_OFFS                                     (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PPB_0_DITHER_MATRIX_ROW0_OFFS                                  (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PPB_0_DITHER_MATRIX_ROW1_OFFS                                  (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PPB_0_DITHER_MATRIX_ROW2_OFFS                                  (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PPB_0_DITHER_MATRIX_ROW3_OFFS                                  (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PPB_0_DITHER_CLK_CTRL_OFFS                                     (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PPB_0_DITHER_CLK_STATUS_OFFS                                   (MDP_PPB_0_DITHER_REG_BASE_OFFS  + 0x0000001c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_1
 *--------------------------------------------------------------------------*/
#define MDP_PPB_1_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00074800)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_1_DITHER
 *--------------------------------------------------------------------------*/
#define MDP_PPB_1_DITHER_REG_BASE_OFFS                                               (MDSS_BASE_OFFS  + 0x000748e0)
#define HWIO_MDP_PPB_1_DITHER_OP_MODE_OFFS                                      (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PPB_1_DITHER_BITDEPTH_OFFS                                     (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PPB_1_DITHER_MATRIX_ROW0_OFFS                                  (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PPB_1_DITHER_MATRIX_ROW1_OFFS                                  (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PPB_1_DITHER_MATRIX_ROW2_OFFS                                  (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PPB_1_DITHER_MATRIX_ROW3_OFFS                                  (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PPB_1_DITHER_CLK_CTRL_OFFS                                     (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PPB_1_DITHER_CLK_STATUS_OFFS                                   (MDP_PPB_1_DITHER_REG_BASE_OFFS  + 0x0000001c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_2
 *--------------------------------------------------------------------------*/
#define MDP_PPB_2_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00075000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_2_DITHER
 *--------------------------------------------------------------------------*/
#define MDP_PPB_2_DITHER_REG_BASE_OFFS                                               (MDSS_BASE_OFFS  + 0x000750e0)
#define HWIO_MDP_PPB_2_DITHER_OP_MODE_OFFS                                      (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PPB_2_DITHER_BITDEPTH_OFFS                                     (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PPB_2_DITHER_MATRIX_ROW0_OFFS                                  (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PPB_2_DITHER_MATRIX_ROW1_OFFS                                  (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PPB_2_DITHER_MATRIX_ROW2_OFFS                                  (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PPB_2_DITHER_MATRIX_ROW3_OFFS                                  (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PPB_2_DITHER_CLK_CTRL_OFFS                                     (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PPB_2_DITHER_CLK_STATUS_OFFS                                   (MDP_PPB_2_DITHER_REG_BASE_OFFS  + 0x0000001c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_3
 *--------------------------------------------------------------------------*/
#define MDP_PPB_3_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00075800)
/*----------------------------------------------------------------------------
 * MODULE: MDP_PPB_3_DITHER
 *--------------------------------------------------------------------------*/
#define MDP_PPB_3_DITHER_REG_BASE_OFFS                                               (MDSS_BASE_OFFS  + 0x000758e0)
#define HWIO_MDP_PPB_3_DITHER_OP_MODE_OFFS                                      (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_PPB_3_DITHER_BITDEPTH_OFFS                                     (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_PPB_3_DITHER_MATRIX_ROW0_OFFS                                  (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_PPB_3_DITHER_MATRIX_ROW1_OFFS                                  (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_PPB_3_DITHER_MATRIX_ROW2_OFFS                                  (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_PPB_3_DITHER_MATRIX_ROW3_OFFS                                  (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_PPB_3_DITHER_CLK_CTRL_OFFS                                     (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_PPB_3_DITHER_CLK_STATUS_OFFS                                   (MDP_PPB_3_DITHER_REG_BASE_OFFS  + 0x0000001c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_ENCR_NS_0
 *--------------------------------------------------------------------------*/
#define MDP_ENCR_NS_0_REG_BASE_OFFS                                    (MDSS_BASE_OFFS  + 0x00077000)
#define HWIO_MDP_ENCR_NS_0_CRYPTO_VERSION_OFFS                    (MDP_ENCR_NS_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_ENCR_NS_0_CRYPTO_SEG_SIZE_OFFS                   (MDP_ENCR_NS_0_REG_BASE_OFFS  + 0x00000004)
/*----------------------------------------------------------------------------
 * MODULE: MDP_ENCR_S_0
 *--------------------------------------------------------------------------*/
#define MDP_ENCR_S_0_REG_BASE_OFFS                                                 (MDSS_BASE_OFFS  + 0x00077400)
#define HWIO_MDP_ENCR_S_0_CRYPTO_CONFIG_OFFS                                  (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_ENCR_S_0_CRYPTO_ENCR_KEYn_OFFS(n)                            (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x00000004 + 0x4 * (n))
#define HWIO_MDP_ENCR_S_0_CRYPTO_ENCR_RIVn_OFFS(n)                            (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x00000014 + 0x4 * (n))
#define HWIO_MDP_ENCR_S_0_CRYPTO_ENCR_STRCTR_OFFS                             (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_ENCR_S_0_CRYPTO_DEBUG_ENABLE_OFFS                            (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_ENCR_S_0_CRYPTO_DEBUG_OFFS                                   (MDP_ENCR_S_0_REG_BASE_OFFS  + 0x00000024)
/*----------------------------------------------------------------------------
 * MODULE: MDP_AADC_0
 *--------------------------------------------------------------------------*/
#define MDP_AADC_0_REG_BASE_OFFS                                                                 (MDSS_BASE_OFFS  + 0x00079000)
#define HWIO_MDP_AADC_0_APICAL_CORE_BYPASS_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_AADC_0_APICAL_CONTROL_REG0_OFFS                                            (MDP_AADC_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_AADC_0_APICAL_CONTROL_REG1_OFFS                                            (MDP_AADC_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_AADC_0_APICAL_FRAME_SIZE_OFFS                                              (MDP_AADC_0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_AADC_0_APICAL_IRIDIX_CONTROL_0_OFFS                                        (MDP_AADC_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_AADC_0_APICAL_IRIDIX_CONTROL_1_OFFS                                        (MDP_AADC_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_AADC_0_APICAL_STRENGTH_MANUAL_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_AADC_0_APICAL_VARIANCE_OFFS                                                (MDP_AADC_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_AADC_0_APICAL_IRIDIX_DITHER_OFFS                                           (MDP_AADC_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_AADC_0_APICAL_DITEHR_CONTROL_OFFS                                          (MDP_AADC_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_AADC_0_APICAL_LIMIT_AMPL_OFFS                                              (MDP_AADC_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_AADC_0_APICAL_SLOPE_OFFS                                                   (MDP_AADC_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_AADC_0_APICAL_BW_LEVEL_OFFS                                                (MDP_AADC_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_AADC_0_APICAL_LOGO_POS_OFFS                                                (MDP_AADC_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI1_0_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI3_2_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI5_4_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI7_6_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI9_8_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI11_10_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI13_12_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI15_14_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI17_16_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI19_18_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI21_20_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI23_22_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI25_24_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI27_26_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI29_28_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI31_30_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_AADC_0_APICAL_LUT_FI32_OFFS                                                (MDP_AADC_0_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC1_0_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC3_2_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC5_4_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC7_6_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC9_8_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC11_10_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC13_12_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC15_14_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC17_16_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC19_18_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC21_20_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC23_22_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC25_24_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC27_26_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC29_28_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC31_30_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_AADC_0_APICAL_LUT_CC32_OFFS                                                (MDP_AADC_0_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_AADC_0_APICAL_STRENGTH_LIMIT_OFFS                                          (MDP_AADC_0_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_AADC_0_APICAL_CALIBRATION_AB_OFFS                                          (MDP_AADC_0_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_AADC_0_APICAL_CALIBRATION_CD_OFFS                                          (MDP_AADC_0_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_AADC_0_APICAL_OPTION_SELECT_OFFS                                           (MDP_AADC_0_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_AADC_0_APICAL_T_FILTER_CONTROL_OFFS                                        (MDP_AADC_0_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_AADC_0_APICAL_BACKLIGHT_MINMAX_OFFS                                        (MDP_AADC_0_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_AADC_0_APICAL_BACKLIGHT_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_AADC_0_APICAL_BACKLIGHT_SCALE_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_AADC_0_APICAL_AMBIENT_LIGHT_OFFS                                           (MDP_AADC_0_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_AADC_0_APICAL_AMBIENT_LIGHT_MIN_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_AADC_0_APICAL_FILTER_OFFS                                                  (MDP_AADC_0_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_AADC_0_APICAL_CONFIG_BUFFER_OFFS                                           (MDP_AADC_0_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB1_0_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB3_2_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB5_4_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB7_6_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB9_8_OFFS                                         (MDP_AADC_0_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB11_10_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB13_12_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB15_14_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB17_16_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB19_18_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB21_20_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB23_22_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB25_24_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB27_26_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB29_28_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB31_30_OFFS                                       (MDP_AADC_0_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_AADC_0_APICAL_LUT_AL_CALIB32_OFFS                                          (MDP_AADC_0_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_AADC_0_APICAL_DRC_IN_OFFS                                                  (MDP_AADC_0_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_AADC_0_APICAL_START_CALC_OFFS                                              (MDP_AADC_0_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_AADC_0_APICAL_STRENGTH_OUT_OFFS                                            (MDP_AADC_0_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_AADC_0_APICAL_DRC_OUT_OFFS                                                 (MDP_AADC_0_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_AADC_0_APICAL_BACKLIGHT_OUT_OFFS                                           (MDP_AADC_0_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_AADC_0_APICAL_CALC_DONE_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_AADC_0_APICAL_FRAME_END_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_AADC_0_APICAL_PROCS_END_OFFS                                               (MDP_AADC_0_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_AADC_0_APICAL_FRAME_START_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_AADC_0_APICAL_PROCS_START_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_AADC_0_APICAL_TILE_CONTROL_OFFS                                            (MDP_AADC_0_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_AADC_0_APICAL_INTR_EN_OFFS                                                 (MDP_AADC_0_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_AADC_0_APICAL_INTR_STATUS_OFFS                                             (MDP_AADC_0_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_AADC_0_APICAL_INTR_CLEAR_OFFS                                              (MDP_AADC_0_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_AADC_0_APICAL_HW_VERSION_OFFS                                              (MDP_AADC_0_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_AADC_1
 *--------------------------------------------------------------------------*/
#define MDP_AADC_1_REG_BASE_OFFS                                                                 (MDSS_BASE_OFFS  + 0x00079800)
#define HWIO_MDP_AADC_1_APICAL_CORE_BYPASS_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_AADC_1_APICAL_CONTROL_REG0_OFFS                                            (MDP_AADC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_AADC_1_APICAL_CONTROL_REG1_OFFS                                            (MDP_AADC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_AADC_1_APICAL_FRAME_SIZE_OFFS                                              (MDP_AADC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_AADC_1_APICAL_IRIDIX_CONTROL_0_OFFS                                        (MDP_AADC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_AADC_1_APICAL_IRIDIX_CONTROL_1_OFFS                                        (MDP_AADC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_AADC_1_APICAL_STRENGTH_MANUAL_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_AADC_1_APICAL_VARIANCE_OFFS                                                (MDP_AADC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_AADC_1_APICAL_IRIDIX_DITHER_OFFS                                           (MDP_AADC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_AADC_1_APICAL_DITEHR_CONTROL_OFFS                                          (MDP_AADC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_AADC_1_APICAL_LIMIT_AMPL_OFFS                                              (MDP_AADC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_AADC_1_APICAL_SLOPE_OFFS                                                   (MDP_AADC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_AADC_1_APICAL_BW_LEVEL_OFFS                                                (MDP_AADC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_AADC_1_APICAL_LOGO_POS_OFFS                                                (MDP_AADC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI1_0_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI3_2_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI5_4_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI7_6_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI9_8_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI11_10_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI13_12_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000050)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI15_14_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000054)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI17_16_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000058)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI19_18_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI21_20_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000060)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI23_22_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000064)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI25_24_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000068)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI27_26_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI29_28_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000070)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI31_30_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000074)
#define HWIO_MDP_AADC_1_APICAL_LUT_FI32_OFFS                                                (MDP_AADC_1_REG_BASE_OFFS  + 0x00000078)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC1_0_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC3_2_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000080)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC5_4_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000084)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC7_6_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000088)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC9_8_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC11_10_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000090)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC13_12_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000094)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC15_14_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000098)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC17_16_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC19_18_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC21_20_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC23_22_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC25_24_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC27_26_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC29_28_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC31_30_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_MDP_AADC_1_APICAL_LUT_CC32_OFFS                                                (MDP_AADC_1_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_MDP_AADC_1_APICAL_STRENGTH_LIMIT_OFFS                                          (MDP_AADC_1_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_MDP_AADC_1_APICAL_CALIBRATION_AB_OFFS                                          (MDP_AADC_1_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_MDP_AADC_1_APICAL_CALIBRATION_CD_OFFS                                          (MDP_AADC_1_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_MDP_AADC_1_APICAL_OPTION_SELECT_OFFS                                           (MDP_AADC_1_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_MDP_AADC_1_APICAL_T_FILTER_CONTROL_OFFS                                        (MDP_AADC_1_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_MDP_AADC_1_APICAL_BACKLIGHT_MINMAX_OFFS                                        (MDP_AADC_1_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_MDP_AADC_1_APICAL_BACKLIGHT_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_MDP_AADC_1_APICAL_BACKLIGHT_SCALE_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_MDP_AADC_1_APICAL_AMBIENT_LIGHT_OFFS                                           (MDP_AADC_1_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_MDP_AADC_1_APICAL_AMBIENT_LIGHT_MIN_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MDP_AADC_1_APICAL_FILTER_OFFS                                                  (MDP_AADC_1_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_MDP_AADC_1_APICAL_CONFIG_BUFFER_OFFS                                           (MDP_AADC_1_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB1_0_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB3_2_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x00000104)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB5_4_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x00000108)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB7_6_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB9_8_OFFS                                         (MDP_AADC_1_REG_BASE_OFFS  + 0x00000110)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB11_10_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000114)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB13_12_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000118)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB15_14_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB17_16_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000120)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB19_18_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000124)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB21_20_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB23_22_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB25_24_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB27_26_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB29_28_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB31_30_OFFS                                       (MDP_AADC_1_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_MDP_AADC_1_APICAL_LUT_AL_CALIB32_OFFS                                          (MDP_AADC_1_REG_BASE_OFFS  + 0x00000140)
#define HWIO_MDP_AADC_1_APICAL_DRC_IN_OFFS                                                  (MDP_AADC_1_REG_BASE_OFFS  + 0x00000144)
#define HWIO_MDP_AADC_1_APICAL_START_CALC_OFFS                                              (MDP_AADC_1_REG_BASE_OFFS  + 0x00000148)
#define HWIO_MDP_AADC_1_APICAL_STRENGTH_OUT_OFFS                                            (MDP_AADC_1_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_MDP_AADC_1_APICAL_DRC_OUT_OFFS                                                 (MDP_AADC_1_REG_BASE_OFFS  + 0x00000150)
#define HWIO_MDP_AADC_1_APICAL_BACKLIGHT_OUT_OFFS                                           (MDP_AADC_1_REG_BASE_OFFS  + 0x00000154)
#define HWIO_MDP_AADC_1_APICAL_CALC_DONE_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000158)
#define HWIO_MDP_AADC_1_APICAL_FRAME_END_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_MDP_AADC_1_APICAL_PROCS_END_OFFS                                               (MDP_AADC_1_REG_BASE_OFFS  + 0x00000160)
#define HWIO_MDP_AADC_1_APICAL_FRAME_START_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000164)
#define HWIO_MDP_AADC_1_APICAL_PROCS_START_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000168)
#define HWIO_MDP_AADC_1_APICAL_TILE_CONTROL_OFFS                                            (MDP_AADC_1_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_MDP_AADC_1_APICAL_INTR_EN_OFFS                                                 (MDP_AADC_1_REG_BASE_OFFS  + 0x00000170)
#define HWIO_MDP_AADC_1_APICAL_INTR_STATUS_OFFS                                             (MDP_AADC_1_REG_BASE_OFFS  + 0x00000174)
#define HWIO_MDP_AADC_1_APICAL_INTR_CLEAR_OFFS                                              (MDP_AADC_1_REG_BASE_OFFS  + 0x00000178)
#define HWIO_MDP_AADC_1_APICAL_HW_VERSION_OFFS                                              (MDP_AADC_1_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CDM_0
 *--------------------------------------------------------------------------*/
#define MDP_CDM_0_REG_BASE_OFFS                                        (MDSS_BASE_OFFS  + 0x0007a200)
#define HWIO_MDP_CDM_0_PMU_CTRL_OFFS                              (MDP_CDM_0_REG_BASE_OFFS  + 0x00000210)
#define HWIO_MDP_CDM_0_MISR_CTRL_OFFS                             (MDP_CDM_0_REG_BASE_OFFS  + 0x00000214)
#define HWIO_MDP_CDM_0_MISR_C0_OFFS                               (MDP_CDM_0_REG_BASE_OFFS  + 0x00000218)
#define HWIO_MDP_CDM_0_MISR_C1_OFFS                               (MDP_CDM_0_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_MDP_CDM_0_MISR_C2_OFFS                               (MDP_CDM_0_REG_BASE_OFFS  + 0x00000220)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CDM_0_CSC_10
 *--------------------------------------------------------------------------*/
#define MDP_CDM_0_CSC_10_REG_BASE_OFFS                                                      (MDSS_BASE_OFFS  + 0x0007a200)
#define HWIO_MDP_CDM_0_CSC_10_OP_MODE_OFFS                                             (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CDM_0_CSC_10_MATRIX_COEFF_0_OFFS                                      (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CDM_0_CSC_10_MATRIX_COEFF_1_OFFS                                      (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CDM_0_CSC_10_MATRIX_COEFF_2_OFFS                                      (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CDM_0_CSC_10_MATRIX_COEFF_3_OFFS                                      (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CDM_0_CSC_10_MATRIX_COEFF_4_OFFS                                      (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CDM_0_CSC_10_COMP_0_PRE_CLAMP_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CDM_0_CSC_10_COMP_1_PRE_CLAMP_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CDM_0_CSC_10_COMP_2_PRE_CLAMP_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CDM_0_CSC_10_COMP_0_POST_CLAMP_OFFS                                   (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CDM_0_CSC_10_COMP_1_POST_CLAMP_OFFS                                   (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_CDM_0_CSC_10_COMP_2_POST_CLAMP_OFFS                                   (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_CDM_0_CSC_10_COMP_0_PRE_BIAS_OFFS                                     (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_CDM_0_CSC_10_COMP_1_PRE_BIAS_OFFS                                     (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_CDM_0_CSC_10_COMP_2_PRE_BIAS_OFFS                                     (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_CDM_0_CSC_10_COMP_0_POST_BIAS_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_MDP_CDM_0_CSC_10_COMP_1_POST_BIAS_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000040)
#define HWIO_MDP_CDM_0_CSC_10_COMP_2_POST_BIAS_OFFS                                    (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000044)
#define HWIO_MDP_CDM_0_CSC_10_CSC_10_CLK_CTRL_OFFS                                     (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x00000048)
#define HWIO_MDP_CDM_0_CSC_10_CSC_10_CLK_STATUS_OFFS                                   (MDP_CDM_0_CSC_10_REG_BASE_OFFS  + 0x0000004c)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CDM_0_CDWN2
 *--------------------------------------------------------------------------*/
#define MDP_CDM_0_CDWN2_REG_BASE_OFFS                                       (MDSS_BASE_OFFS  + 0x0007a300)
#define HWIO_MDP_CDM_0_CDWN2_OP_MODE_OFFS                              (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_CDM_0_CDWN2_CLAMP_OUT_OFFS                            (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_CDM_0_CDWN2_PARAMS_3D_0_OFFS                          (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_CDM_0_CDWN2_PARAMS_3D_1_OFFS                          (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_COSITE_H_0_OFFS                     (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_COSITE_H_1_OFFS                     (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_COSITE_H_2_OFFS                     (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_0_OFFS                    (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_1_OFFS                    (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_OFFSITE_H_2_OFFS                    (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_COSITE_V_OFFS                       (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_CDM_0_CDWN2_COEFF_OFFSITE_V_OFFS                      (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_CDM_0_CDWN2_OUT_SIZE_OFFS                             (MDP_CDM_0_CDWN2_REG_BASE_OFFS  + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MDP_CDM_0_HDMI_PACK
 *--------------------------------------------------------------------------*/
#define MDP_CDM_0_HDMI_PACK_REG_BASE_OFFS                          (MDSS_BASE_OFFS  + 0x0007a400)
#define HWIO_MDP_CDM_0_HDMI_PACK_OP_MODE_OFFS                 (MDP_CDM_0_HDMI_PACK_REG_BASE_OFFS  + 0x00000000)
/*----------------------------------------------------------------------------
 * MODULE: MDP_DSC_0
 *--------------------------------------------------------------------------*/
#define MDP_DSC_0_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00081000)
#define HWIO_MDP_DSC_0_COMMON_MODE_OFFS                                            (MDP_DSC_0_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DSC_0_ENC_OFFS                                                    (MDP_DSC_0_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_DSC_0_PICTURE_OFFS                                                (MDP_DSC_0_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_DSC_0_SLICE_OFFS                                                  (MDP_DSC_0_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_DSC_0_CHUNK_SIZE_OFFS                                             (MDP_DSC_0_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_DSC_0_DELAY_OFFS                                                  (MDP_DSC_0_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_DSC_0_SCALE_INITIAL_OFFS                                          (MDP_DSC_0_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_DSC_0_SCALE_DECREMENT_INTERVAL_OFFS                               (MDP_DSC_0_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_DSC_0_SCALE_INCREMENT_INTERVAL_OFFS                               (MDP_DSC_0_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_DSC_0_FIRST_LINE_BPG_OFFSET_OFFS                                  (MDP_DSC_0_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_DSC_0_BPG_OFFSET_OFFS                                             (MDP_DSC_0_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_DSC_0_DSC_OFFSET_OFFS                                             (MDP_DSC_0_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_DSC_0_FLATNESS_OFFS                                               (MDP_DSC_0_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_DSC_0_RC_MODEL_SIZE_OFFS                                          (MDP_DSC_0_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_DSC_0_RC_OFFS                                                     (MDP_DSC_0_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_DSC_0_RC_BUF_THRESH_n_OFFS(n)                                     (MDP_DSC_0_REG_BASE_OFFS  + 0x0000003c + 0x4 * (n))
#define HWIO_MDP_DSC_0_RANGE_MIN_QP_n_OFFS(n)                                      (MDP_DSC_0_REG_BASE_OFFS  + 0x00000074 + 0x4 * (n))
#define HWIO_MDP_DSC_0_RANGE_MAX_QP_n_OFFS(n)                                      (MDP_DSC_0_REG_BASE_OFFS  + 0x000000b0 + 0x4 * (n))
#define HWIO_MDP_DSC_0_RANGE_BPG_OFFSET_n_OFFS(n)                                  (MDP_DSC_0_REG_BASE_OFFS  + 0x000000ec + 0x4 * (n))
#define HWIO_MDP_DSC_0_GENERAL_STATUS_OFFS                                         (MDP_DSC_0_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_DSC_0_SLICE_ENCODED_STATUS_OFFS                                   (MDP_DSC_0_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_DSC_0_SLICE_DSI_STATUS_OFFS                                       (MDP_DSC_0_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_DSC_0_INT_STAT_OFFS                                               (MDP_DSC_0_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_DSC_0_INT_CLR_OFFS                                                (MDP_DSC_0_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_DSC_0_INT_MASK_OFFS                                               (MDP_DSC_0_REG_BASE_OFFS  + 0x0000013c)

/*----------------------------------------------------------------------------
 * MODULE: MDP_DSC_1
 *--------------------------------------------------------------------------*/
#define MDP_DSC_1_REG_BASE_OFFS                                                         (MDSS_BASE_OFFS  + 0x00081400)
#define HWIO_MDP_DSC_1_COMMON_MODE_OFFS                                            (MDP_DSC_1_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_DSC_1_ENC_OFFS                                                    (MDP_DSC_1_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_DSC_1_PICTURE_OFFS                                                (MDP_DSC_1_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_DSC_1_SLICE_OFFS                                                  (MDP_DSC_1_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_DSC_1_CHUNK_SIZE_OFFS                                             (MDP_DSC_1_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_DSC_1_DELAY_OFFS                                                  (MDP_DSC_1_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_DSC_1_SCALE_INITIAL_OFFS                                          (MDP_DSC_1_REG_BASE_OFFS  + 0x00000018)
#define HWIO_MDP_DSC_1_SCALE_DECREMENT_INTERVAL_OFFS                               (MDP_DSC_1_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_MDP_DSC_1_SCALE_INCREMENT_INTERVAL_OFFS                               (MDP_DSC_1_REG_BASE_OFFS  + 0x00000020)
#define HWIO_MDP_DSC_1_FIRST_LINE_BPG_OFFSET_OFFS                                  (MDP_DSC_1_REG_BASE_OFFS  + 0x00000024)
#define HWIO_MDP_DSC_1_BPG_OFFSET_OFFS                                             (MDP_DSC_1_REG_BASE_OFFS  + 0x00000028)
#define HWIO_MDP_DSC_1_DSC_OFFSET_OFFS                                             (MDP_DSC_1_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_MDP_DSC_1_FLATNESS_OFFS                                               (MDP_DSC_1_REG_BASE_OFFS  + 0x00000030)
#define HWIO_MDP_DSC_1_RC_MODEL_SIZE_OFFS                                          (MDP_DSC_1_REG_BASE_OFFS  + 0x00000034)
#define HWIO_MDP_DSC_1_RC_OFFS                                                     (MDP_DSC_1_REG_BASE_OFFS  + 0x00000038)
#define HWIO_MDP_DSC_1_RC_BUF_THRESH_n_OFFS(n)                                     (MDP_DSC_1_REG_BASE_OFFS  + 0x0000003c + 0x4 * (n))
#define HWIO_MDP_DSC_1_RANGE_MIN_QP_n_OFFS(n)                                      (MDP_DSC_1_REG_BASE_OFFS  + 0x00000074 + 0x4 * (n))
#define HWIO_MDP_DSC_1_RANGE_MAX_QP_n_OFFS(n)                                      (MDP_DSC_1_REG_BASE_OFFS  + 0x000000b0 + 0x4 * (n))
#define HWIO_MDP_DSC_1_RANGE_BPG_OFFSET_n_OFFS(n)                                  (MDP_DSC_1_REG_BASE_OFFS  + 0x000000ec + 0x4 * (n))
#define HWIO_MDP_DSC_1_GENERAL_STATUS_OFFS                                         (MDP_DSC_1_REG_BASE_OFFS  + 0x00000128)
#define HWIO_MDP_DSC_1_SLICE_ENCODED_STATUS_OFFS                                   (MDP_DSC_1_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_MDP_DSC_1_SLICE_DSI_STATUS_OFFS                                       (MDP_DSC_1_REG_BASE_OFFS  + 0x00000130)
#define HWIO_MDP_DSC_1_INT_STAT_OFFS                                               (MDP_DSC_1_REG_BASE_OFFS  + 0x00000134)
#define HWIO_MDP_DSC_1_INT_CLR_OFFS                                                (MDP_DSC_1_REG_BASE_OFFS  + 0x00000138)
#define HWIO_MDP_DSC_1_INT_MASK_OFFS                                               (MDP_DSC_1_REG_BASE_OFFS  + 0x0000013c)

/*----------------------------------------------------------------------------
 * MODULE: MDP_QDSS
 *--------------------------------------------------------------------------*/
#define MDP_QDSS_REG_BASE_OFFS                                                  (MDSS_BASE_OFFS  + 0x00081a00)
#define HWIO_MDP_QDSS_QDSS_CONFIG_OFFS                                     (MDP_QDSS_REG_BASE_OFFS  + 0x00000000)
#define HWIO_MDP_QDSS_QDSS_ATB_DATA_ENABLE0_OFFS                           (MDP_QDSS_REG_BASE_OFFS  + 0x00000004)
#define HWIO_MDP_QDSS_QDSS_ATB_DATA_ENABLE1_OFFS                           (MDP_QDSS_REG_BASE_OFFS  + 0x00000008)
#define HWIO_MDP_QDSS_QDSS_ATB_DATA_ENABLE2_OFFS                           (MDP_QDSS_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_MDP_QDSS_QDSS_ATB_DATA_ENABLE3_OFFS                           (MDP_QDSS_REG_BASE_OFFS  + 0x00000010)
#define HWIO_MDP_QDSS_QDSS_CLK_CTRL_OFFS                                   (MDP_QDSS_REG_BASE_OFFS  + 0x00000014)
#define HWIO_MDP_QDSS_QDSS_CLK_STATUS_OFFS                                 (MDP_QDSS_REG_BASE_OFFS  + 0x00000018)
/*----------------------------------------------------------------------------
 * MODULE: DP
 *--------------------------------------------------------------------------*/
#define DP_REG_BASE_OFFS                                                                          (MDSS_BASE_OFFS  + 0x00090000)

// DP AHB CLOCK Dependent Registers
#define HWIO_DP_HW_VERSION_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000000)
#define HWIO_DP_SW_RESET_OFFS                                                                    (DP_REG_BASE_OFFS + 0x00000010)
#define HWIO_DP_CLK_CTRL_OFFS                                                                    (DP_REG_BASE_OFFS + 0x00000018)
#define HWIO_DP_CLK_ACTIVE_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_DP_INTERRUPT_STATUS_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000020)
#define HWIO_DP_INTERRUPT_STATUS_2_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000024)
#define HWIO_DP_INTERRUPT_STATUS_3_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000028)
#define HWIO_DP_INTERRUPT_STATUS_4_OFFS                                                          (DP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_DP_INTERRUPT_MASK_4_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000030)
#define HWIO_DP_CDC_LATENCY_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000050)
#define HWIO_DP_DEBUG_CTRL_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000060)
#define HWIO_DP_DEBUG_REG0_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000064)
#define HWIO_DP_DEBUG_REG1_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000068)
#define HWIO_DP_DEBUG_REG2_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_DP_DEBUG_REG3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000070)
#define HWIO_DP_DEBUG_REG4_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000074)
#define HWIO_DP_DEBUG_REG5_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000078)
#define HWIO_DP_DEBUG_REG6_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000007c)
#define HWIO_DP_DEBUG_REG7_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000080)
#define HWIO_DP_DEBUG_REG8_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000084)
#define HWIO_DP_DEBUG_BUS_CTRL_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000088)
#define HWIO_DP_DEBUG_BUS_OUTPUT_OFFS                                                            (DP_REG_BASE_OFFS + 0x0000008c)
#define HWIO_DP_HDCP_CTRL_OFFS                                                                   (DP_REG_BASE_OFFS + 0x000000a0)
#define HWIO_DP_HDCP_STATUS_OFFS                                                                 (DP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_DP_HDCP_RCVPORT_DATA2_0_OFFS                                                        (DP_REG_BASE_OFFS + 0x000000b0)
#define HWIO_DP_HDCP_RCVPORT_DATA2_1_OFFS                                                        (DP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_DP_HDCP_RCVPORT_DATA5_OFFS                                                          (DP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_DP_HDCP_RCVPORT_DATA6_OFFS                                                          (DP_REG_BASE_OFFS + 0x000000c4)
#define HWIO_DP_HDCP_SHA_STATUS_OFFS                                                             (DP_REG_BASE_OFFS + 0x000000c8)
#define HWIO_DP_HDCP_SW_UPPER_AN_OFFS                                                            (DP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_DP_HDCP_SW_LOWER_AN_OFFS                                                            (DP_REG_BASE_OFFS + 0x000000d8)

// DP AUX CLOCK Dependent Registers
#define HWIO_DP_DP_HPD_CTRL_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000200)
#define HWIO_DP_DP_HPD_INT_STATUS_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000204)
#define HWIO_DP_DP_HPD_INT_ACK_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000208)
#define HWIO_DP_DP_HPD_INT_MASK_OFFS                                                             (DP_REG_BASE_OFFS + 0x0000020c)
#define HWIO_DP_DP_HPD_REFTIMER_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000218)
#define HWIO_DP_DP_HPD_EVENT_TIME_0_OFFS                                                         (DP_REG_BASE_OFFS + 0x0000021c)
#define HWIO_DP_DP_HPD_EVENT_TIME_1_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000220)
#define HWIO_DP_AUX_CTRL_OFFS                                                                    (DP_REG_BASE_OFFS + 0x00000230)
#define HWIO_DP_AUX_DATA_OFFS                                                                    (DP_REG_BASE_OFFS + 0x00000234)
#define HWIO_DP_AUX_TRANS_CTRL_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000238)
#define HWIO_DP_TIMEOUT_COUNT_OFFS                                                               (DP_REG_BASE_OFFS + 0x0000023c)
#define HWIO_DP_AUX_LIMITS_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000240)
#define HWIO_DP_AUX_STATUS_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000244)
#define HWIO_DP_AUX_MISR_CTRL_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000248)
#define HWIO_DP_AUX_MISR_TX_VALUE_OFFS                                                           (DP_REG_BASE_OFFS + 0x0000024c)
#define HWIO_DP_AUX_MISR_RX_VALUE_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000250)
#define HWIO_DP_AUX_TESTR_CONFIG_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000254)
#define HWIO_DP_AUX_TESTER_DATA_0_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000258)
#define HWIO_DP_AUX_TESTER_DATA_1_OFFS                                                           (DP_REG_BASE_OFFS + 0x0000025c)
#define HWIO_DP_AUX_TESTER_DATA_2_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000260)
#define HWIO_DP_GTC_AUX_STATUS_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000280)
#define HWIO_DP_HDCP_SHA_DBG_M0_0_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000290)
#define HWIO_DP_HDCP_SHA_DBG_M0_1_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000294)
#define HWIO_DP_HDCP_SW_UPPER_AKSV_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000298)
#define HWIO_DP_HDCP_SW_LOWER_AKSV_OFFS                                                          (DP_REG_BASE_OFFS + 0x0000029c)
#define HWIO_DP_HDCP_RCVPORT_DATA3_OFFS                                                          (DP_REG_BASE_OFFS + 0x000002a4)
#define HWIO_DP_HDCP_RCVPORT_DATA4_OFFS                                                          (DP_REG_BASE_OFFS + 0x000002a8)
#define HWIO_DP_AUXCLK_SPARE_REG0_OFFS                                                           (DP_REG_BASE_OFFS + 0x000002b8)
#define HWIO_DP_AUXCLK_SPARE_REG1_OFFS                                                           (DP_REG_BASE_OFFS + 0x000002bc)

// DP LCLK Dependent Registers
#define HWIO_DP_MAINLINK_CTRL_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000400)
#define HWIO_DP_STATE_CTRL_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000404)
#define HWIO_DP_CONFIGURATION_CTRL_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000408)
#define HWIO_DP_TOP_BOTTOM_INTERLACED_NUMBER_OF_LINES_OFFS                                       (DP_REG_BASE_OFFS + 0x0000040c)
#define HWIO_DP_SOFTWARE_MVID_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000410)
#define HWIO_DP_SOFTWARE_NVID_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000418)
#define HWIO_DP_TOTAL_HOR_VER_OFFS                                                               (DP_REG_BASE_OFFS + 0x0000041c)
#define HWIO_DP_START_HOR_VER_FROM_SYNC_OFFS                                                     (DP_REG_BASE_OFFS + 0x00000420)
#define HWIO_DP_HSYNC_VSYNC_WIDTH_POLARITY_OFFS                                                  (DP_REG_BASE_OFFS + 0x00000424)
#define HWIO_DP_ACTIVE_HOR_VER_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000428)
#define HWIO_DP_MISC1_MISC0_OFFS                                                                 (DP_REG_BASE_OFFS + 0x0000042c)
#define HWIO_DP_VALID_BOUNDARY_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000430)
#define HWIO_DP_VALID_BOUNDARY_2_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000434)
#define HWIO_DP_LOGICAL2PHYSICAL_LANE_MAPPING_OFFS                                               (DP_REG_BASE_OFFS + 0x00000438)
#define HWIO_DP_MAINLINK_READY_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000440)
#define HWIO_DP_MAINLINK_LEVELS_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000444)
#define HWIO_DP_MAINLINK_LEVELS_2_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000448)
#define HWIO_DP_TU_OFFS                                                                          (DP_REG_BASE_OFFS + 0x0000044c)
#define HWIO_DP_DB_CTRL_OFFS                                                                     (DP_REG_BASE_OFFS + 0x00000450)
#define HWIO_DP_DP_PHY_BIST_LANE0_CFG_OFFS                                                       (DP_REG_BASE_OFFS + 0x00000458)
#define HWIO_DP_DP_PHY_BIST_LANE1_CFG_OFFS                                                       (DP_REG_BASE_OFFS + 0x0000045c)
#define HWIO_DP_DP_PHY_BIST_LANE2_CFG_OFFS                                                       (DP_REG_BASE_OFFS + 0x00000460)
#define HWIO_DP_DP_PHY_BIST_LANE3_CFG_OFFS                                                       (DP_REG_BASE_OFFS + 0x00000464)
#define HWIO_DP_AUDIO_TIMING_GEN_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000480)
#define HWIO_DP_AUDIO_TIMING_RBR_32_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000484)
#define HWIO_DP_AUDIO_TIMING_HBR_32_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000488)
#define HWIO_DP_AUDIO_TIMING_RBR_44_OFFS                                                         (DP_REG_BASE_OFFS + 0x0000048c)
#define HWIO_DP_AUDIO_TIMING_HBR_44_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000490)
#define HWIO_DP_AUDIO_TIMING_RBR_48_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000494)
#define HWIO_DP_AUDIO_TIMING_HBR_48_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000498)
#define HWIO_DP_MISR_CTRL_OFFS                                                                   (DP_REG_BASE_OFFS + 0x000004a0)
#define HWIO_DP_MISR_VALUE_LANE0_OFFS                                                            (DP_REG_BASE_OFFS + 0x000004a4)
#define HWIO_DP_MISR_VALUE_LANE1_OFFS                                                            (DP_REG_BASE_OFFS + 0x000004a8)
#define HWIO_DP_MISR_VALUE_LANE2_OFFS                                                            (DP_REG_BASE_OFFS + 0x000004ac)
#define HWIO_DP_MISR_VALUE_LANE3_OFFS                                                            (DP_REG_BASE_OFFS + 0x000004b0)
#define HWIO_DP_MISR_FILLER_OFFS                                                                 (DP_REG_BASE_OFFS + 0x000004b4)
#define HWIO_DP_MISR_WRONG_FILLERS_1_OFFS                                                        (DP_REG_BASE_OFFS + 0x000004b8)
#define HWIO_DP_MISR_WRONG_FILLERS_2_OFFS                                                        (DP_REG_BASE_OFFS + 0x000004bc)
#define HWIO_DP_TEST_80BIT_CUSTOM_PATTERN_REG0_OFFS                                              (DP_REG_BASE_OFFS + 0x000004c0)
#define HWIO_DP_TEST_80BIT_CUSTOM_PATTERN_REG1_OFFS                                              (DP_REG_BASE_OFFS + 0x000004c4)
#define HWIO_DP_TEST_80BIT_CUSTOM_PATTERN_REG2_OFFS                                              (DP_REG_BASE_OFFS + 0x000004c8)
#define HWIO_DP_MISR40_CTRL_OFFS                                                                 (DP_REG_BASE_OFFS + 0x000004d0)
#define HWIO_DP_MISR40_SIG_LANE_00_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004d4)
#define HWIO_DP_MISR40_SIG_LANE_01_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004d8)
#define HWIO_DP_MISR40_SIG_LANE_10_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004dc)
#define HWIO_DP_MISR40_SIG_LANE_11_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004e0)
#define HWIO_DP_MISR40_SIG_LANE_20_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004e4)
#define HWIO_DP_MISR40_SIG_LANE_21_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004e8)
#define HWIO_DP_MISR40_SIG_LANE_30_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004ec)
#define HWIO_DP_MISR40_SIG_LANE_31_OFFS                                                          (DP_REG_BASE_OFFS + 0x000004f0)
#define HWIO_DP_PSR_CONFIG_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000500)
#define HWIO_DP_PSR2_ML_STATE_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000504)
#define HWIO_DP_PSR2_ML_LATENCY_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000508)
#define HWIO_DP_PSR_RESET_OFFS                                                                   (DP_REG_BASE_OFFS + 0x0000050c)
#define HWIO_DP_PSR_CMD_OFFS                                                                     (DP_REG_BASE_OFFS + 0x00000510)
#define HWIO_DP_EXIT_CONFIG_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000514)
#define HWIO_DP_GTC_CMD_OFFS                                                                     (DP_REG_BASE_OFFS + 0x00000518)
#define HWIO_DP_GTC_CONFIG_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000051c)
#define HWIO_DP_GTC_LIMITS_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000520)
#define HWIO_DP_GTC_AUX_LIMITS_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000524)
#define HWIO_DP_GTC_AUX_TIMEOUT_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000528)
#define HWIO_DP_WAKE_ACK_TIMEOUT_OFFS                                                            (DP_REG_BASE_OFFS + 0x0000052c)
#define HWIO_DP_VBE_TIMEOUT_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000530)
#define HWIO_DP_GTC_LOW_COUNTS_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000534)
#define HWIO_DP_GTC_HIGH_COUNT_0_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000538)
#define HWIO_DP_GTC_HIGH_COUNT_1_OFFS                                                            (DP_REG_BASE_OFFS + 0x0000053c)
#define HWIO_DP_GTC_ADJUST_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000540)
#define HWIO_DP_GTC_PERIOD_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000544)
#define HWIO_DP_GTC_AUX_ADDRESS_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000548)
#define HWIO_DP_VBE_ADDRESS_OFFS                                                                 (DP_REG_BASE_OFFS + 0x0000054c)
#define HWIO_DP_PSR_CRC_RG_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000554)
#define HWIO_DP_PSR_CRC_B_OFFS                                                                   (DP_REG_BASE_OFFS + 0x00000558)
#define HWIO_DP_PSR_INFO_OFFS                                                                    (DP_REG_BASE_OFFS + 0x0000055c)
#define HWIO_DP_VBE_CTRL_OFFS                                                                    (DP_REG_BASE_OFFS + 0x00000560)
#define HWIO_DP_VSC_HB0_PB0_HB1_PB1_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000570)
#define HWIO_DP_VSC_HB2_PB2_HB3_PB3_OFFS                                                         (DP_REG_BASE_OFFS + 0x00000574)
#define HWIO_DP_VSC_DB0_PB4_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000578)
#define HWIO_DP_COMPRESSION_MODE_CTRL_OFFS                                                       (DP_REG_BASE_OFFS + 0x00000580)
#define HWIO_DP_PPS_HB_0_3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000584)
#define HWIO_DP_PPS_PB_0_3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000588)
#define HWIO_DP_PPS_PB_4_7_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000058c)
#define HWIO_DP_PPS_PB_8_11_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000590)
#define HWIO_DP_PPS_PB_12_15_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000594)
#define HWIO_DP_PPS_PB_16_19_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000598)
#define HWIO_DP_PPS_PB_20_23_OFFS                                                                (DP_REG_BASE_OFFS + 0x0000059c)
#define HWIO_DP_PPS_PB_24_27_OFFS                                                                (DP_REG_BASE_OFFS + 0x000005a0)
#define HWIO_DP_PPS_PB_28_31_OFFS                                                                (DP_REG_BASE_OFFS + 0x000005a4)
#define HWIO_DP_PPS_PPS_0_3_OFFS                                                                 (DP_REG_BASE_OFFS + 0x000005a8)
#define HWIO_DP_PPS_PPS_4_7_OFFS                                                                 (DP_REG_BASE_OFFS + 0x000005ac)
#define HWIO_DP_PPS_PPS_8_11_OFFS                                                                (DP_REG_BASE_OFFS + 0x000005b0)
#define HWIO_DP_PPS_PPS_12_15_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005b4)
#define HWIO_DP_PPS_PPS_16_19_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005b8)
#define HWIO_DP_PPS_PPS_20_23_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005bc)
#define HWIO_DP_PPS_PPS_24_27_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005c0)
#define HWIO_DP_PPS_PPS_28_31_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005c4)
#define HWIO_DP_PPS_PPS_32_35_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005c8)
#define HWIO_DP_PPS_PPS_36_39_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005cc)
#define HWIO_DP_PPS_PPS_40_43_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005d0)
#define HWIO_DP_PPS_PPS_44_47_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005d4)
#define HWIO_DP_PPS_PPS_48_51_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005d8)
#define HWIO_DP_PPS_PPS_52_55_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005dc)
#define HWIO_DP_PPS_PPS_56_59_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005e0)
#define HWIO_DP_PPS_PPS_60_63_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005e4)
#define HWIO_DP_PPS_PPS_64_67_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005e8)
#define HWIO_DP_PPS_PPS_68_71_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005ec)
#define HWIO_DP_PPS_PPS_72_75_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005f0)
#define HWIO_DP_PPS_PPS_76_79_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005f4)
#define HWIO_DP_PPS_PPS_80_83_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005f8)
#define HWIO_DP_PPS_PPS_84_87_OFFS                                                               (DP_REG_BASE_OFFS + 0x000005fc)
#define HWIO_DP_AUDIO_CFG_OFFS                                                                   (DP_REG_BASE_OFFS + 0x00000600)
#define HWIO_DP_AUDIO_STATUS_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000604)
#define HWIO_DP_AUDIO_PKT_CTRL_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000608)
#define HWIO_DP_AUDIO_PKT_CTRL2_OFFS                                                             (DP_REG_BASE_OFFS + 0x0000060c)
#define HWIO_DP_AUDIO_ACR_CTRL_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000610)
#define HWIO_DP_AUDIO_CTRL_RESET_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000614)
#define HWIO_DP_CS_60958_0_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000618)
#define HWIO_DP_CS_60958_1_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000061c)
#define HWIO_DP_CS_60958_2_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000620)
#define HWIO_DP_CS_60958_3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000624)
#define HWIO_DP_SDP_CFG_OFFS                                                                     (DP_REG_BASE_OFFS + 0x00000628)
#define HWIO_DP_SDP_CFG2_OFFS                                                                    (DP_REG_BASE_OFFS + 0x0000062c)
#define HWIO_DP_AUDIO_TIMESTAMP_0_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000630)
#define HWIO_DP_AUDIO_TIMESTAMP_1_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000634)
#define HWIO_DP_AUDIO_STREAM_0_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000640)
#define HWIO_DP_AUDIO_STREAM_1_OFFS                                                              (DP_REG_BASE_OFFS + 0x00000644)
#define HWIO_DP_EXTENSION_0_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000650)
#define HWIO_DP_EXTENSION_1_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000654)
#define HWIO_DP_EXTENSION_2_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000658)
#define HWIO_DP_EXTENSION_3_OFFS                                                                 (DP_REG_BASE_OFFS + 0x0000065c)
#define HWIO_DP_EXTENSION_4_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000660)
#define HWIO_DP_EXTENSION_5_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000664)
#define HWIO_DP_EXTENSION_6_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000668)
#define HWIO_DP_EXTENSION_7_OFFS                                                                 (DP_REG_BASE_OFFS + 0x0000066c)
#define HWIO_DP_EXTENSION_8_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000670)
#define HWIO_DP_EXTENSION_9_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000674)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_0_OFFS                                                      (DP_REG_BASE_OFFS + 0x00000678)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_1_OFFS                                                      (DP_REG_BASE_OFFS + 0x0000067c)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_2_OFFS                                                      (DP_REG_BASE_OFFS + 0x00000680)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_3_OFFS                                                      (DP_REG_BASE_OFFS + 0x00000684)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_4_OFFS                                                      (DP_REG_BASE_OFFS + 0x00000688)
#define HWIO_DP_AUDIO_COPYMANAGEMENT_5_OFFS                                                      (DP_REG_BASE_OFFS + 0x0000068c)
#define HWIO_DP_AUDIO_ISRC_0_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000690)
#define HWIO_DP_AUDIO_ISRC_1_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000694)
#define HWIO_DP_AUDIO_ISRC_2_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000698)
#define HWIO_DP_AUDIO_ISRC_3_OFFS                                                                (DP_REG_BASE_OFFS + 0x0000069c)
#define HWIO_DP_AUDIO_ISRC_4_OFFS                                                                (DP_REG_BASE_OFFS + 0x000006a0)
#define HWIO_DP_AUDIO_ISRC_5_OFFS                                                                (DP_REG_BASE_OFFS + 0x000006a4)
#define HWIO_DP_AUDIO_INFOFRAME_0_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006a8)
#define HWIO_DP_AUDIO_INFOFRAME_1_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006ac)
#define HWIO_DP_AUDIO_INFOFRAME_2_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006b0)
#define HWIO_DP_AUDIO_INFOFRAME_3_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006b4)
#define HWIO_DP_AUDIO_INFOFRAME_4_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006b8)
#define HWIO_DP_AUDIO_INFOFRAME_5_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006bc)
#define HWIO_DP_AUDIO_INFOFRAME_6_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006c0)
#define HWIO_DP_AUDIO_INFOFRAME_8_OFFS                                                           (DP_REG_BASE_OFFS + 0x000006c8)
#define HWIO_DP_VSCEXT_0_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006d0)
#define HWIO_DP_VSCEXT_1_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006d4)
#define HWIO_DP_VSCEXT_2_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006d8)
#define HWIO_DP_VSCEXT_3_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006dc)
#define HWIO_DP_VSCEXT_4_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006e0)
#define HWIO_DP_VSCEXT_5_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006e4)
#define HWIO_DP_VSCEXT_6_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006e8)
#define HWIO_DP_VSCEXT_7_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006ec)
#define HWIO_DP_VSCEXT_8_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006f0)
#define HWIO_DP_VSCEXT_9_OFFS                                                                    (DP_REG_BASE_OFFS + 0x000006f4)
#define HWIO_DP_GENERIC0_0_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000700)
#define HWIO_DP_GENERIC0_1_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000704)
#define HWIO_DP_GENERIC0_2_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000708)
#define HWIO_DP_GENERIC0_3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000070c)
#define HWIO_DP_GENERIC0_4_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000710)
#define HWIO_DP_GENERIC0_5_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000714)
#define HWIO_DP_GENERIC0_6_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000718)
#define HWIO_DP_GENERIC0_7_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000071c)
#define HWIO_DP_GENERIC0_8_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000720)
#define HWIO_DP_GENERIC0_9_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000724)
#define HWIO_DP_GENERIC1_0_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000728)
#define HWIO_DP_GENERIC1_1_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000072c)
#define HWIO_DP_GENERIC1_2_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000730)
#define HWIO_DP_GENERIC1_3_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000734)
#define HWIO_DP_GENERIC1_4_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000738)
#define HWIO_DP_GENERIC1_5_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000073c)
#define HWIO_DP_GENERIC1_6_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000740)
#define HWIO_DP_GENERIC1_7_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000744)
#define HWIO_DP_GENERIC1_8_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000748)
#define HWIO_DP_GENERIC1_9_OFFS                                                                  (DP_REG_BASE_OFFS + 0x0000074c)
#define HWIO_DP_HDCP_ENTROPY_CTRL0_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000750)
#define HWIO_DP_HDCP_ENTROPY_CTRL1_OFFS                                                          (DP_REG_BASE_OFFS + 0x0000075c)
#define HWIO_DP_LCLK_SPARE_REG0_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000770)
#define HWIO_DP_LCLK_SPARE_REG1_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000774)
#define HWIO_DP_LCLK_SPARE_REG2_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000778)
#define HWIO_DP_LCLK_SPARE_REG3_OFFS                                                             (DP_REG_BASE_OFFS + 0x0000077c)
#define HWIO_DP_LCLK_SPARE_REG4_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000780)
#define HWIO_DP_LCLK_SPARE_REG5_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000784)
#define HWIO_DP_LCLK_SPARE_REG6_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000788)
#define HWIO_DP_LCLK_SPARE_REG7_OFFS                                                             (DP_REG_BASE_OFFS + 0x0000078c)

// DP PCLK Dependent Registers

#define HWIO_DP_BIST_ENABLE_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000a00)
#define HWIO_DP_TIMING_ENGINE_EN_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000a10)
#define HWIO_DP_INTF_CONFIG_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000a14)
#define HWIO_DP_HSYNC_CTL_OFFS                                                                   (DP_REG_BASE_OFFS + 0x00000a18)
#define HWIO_DP_VSYNC_PERIOD_F0_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a1c)
#define HWIO_DP_VSYNC_PERIOD_F1_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a20)
#define HWIO_DP_VSYNC_PULSE_WIDTH_F0_OFFS                                                        (DP_REG_BASE_OFFS + 0x00000a24)
#define HWIO_DP_VSYNC_PULSE_WIDTH_F1_OFFS                                                        (DP_REG_BASE_OFFS + 0x00000a28)
#define HWIO_DP_DISPLAY_V_START_F0_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000a2c)
#define HWIO_DP_DISPLAY_V_START_F1_OFFS                                                          (DP_REG_BASE_OFFS + 0x00000a30)
#define HWIO_DP_DISPLAY_V_END_F0_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000a34)
#define HWIO_DP_DISPLAY_V_END_F1_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000a38)
#define HWIO_DP_ACTIVE_V_START_F0_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000a3c)
#define HWIO_DP_ACTIVE_V_START_F1_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000a40)
#define HWIO_DP_ACTIVE_V_END_F0_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a44)
#define HWIO_DP_ACTIVE_V_END_F1_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a48)
#define HWIO_DP_DISPLAY_HCTL_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000a4c)
#define HWIO_DP_ACTIVE_HCTL_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000a50)
#define HWIO_DP_HSYNC_SKEW_OFFS                                                                  (DP_REG_BASE_OFFS + 0x00000a54)
#define HWIO_DP_POLARITY_CTL_OFFS                                                                (DP_REG_BASE_OFFS + 0x00000a58)
#define HWIO_DP_TPG_MAIN_CONTROL_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000a60)
#define HWIO_DP_TPG_VIDEO_CONFIG_OFFS                                                            (DP_REG_BASE_OFFS + 0x00000a64)
#define HWIO_DP_TPG_COMPONENT_LIMITS_OFFS                                                        (DP_REG_BASE_OFFS + 0x00000a68)
#define HWIO_DP_TPG_RECTANGLE_OFFS                                                               (DP_REG_BASE_OFFS + 0x00000a6c)
#define HWIO_DP_TPG_INITIAL_VALUE_OFFS                                                           (DP_REG_BASE_OFFS + 0x00000a70)
#define HWIO_DP_TPG_COLOR_CHANGING_FRAMES_OFFS                                                   (DP_REG_BASE_OFFS + 0x00000a74)
#define HWIO_DP_TPG_RGB_MAPPING_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a78)
#define HWIO_DP_RGB_MAPPING_OFFS                                                                 (DP_REG_BASE_OFFS + 0x00000a80)
#define HWIO_DP_PCLK_SPARE_REG0_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a88)
#define HWIO_DP_PCLK_SPARE_REG1_OFFS                                                             (DP_REG_BASE_OFFS + 0x00000a8c)


/*----------------------------------------------------------------------------
 * MODULE: DSI_0
 *--------------------------------------------------------------------------*/
#define DSI_0_REG_BASE_OFFS       (MDSS_BASE_OFFS  + 0x00094000)
/*----------------------------------------------------------------------------
 * MODULE: DSI_0_DSI
 *--------------------------------------------------------------------------*/
#define DSI_0_DSI_REG_BASE_OFFS                                                                 (MDSS_BASE_OFFS  + 0x00094000)
#define HWIO_DSI_0_HW_VERSION_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000000)
#define HWIO_DSI_0_CTRL_OFFS                                                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000004)
#define HWIO_DSI_0_STATUS_OFFS                                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x00000008)
#define HWIO_DSI_0_FIFO_STATUS_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_DSI_0_VIDEO_MODE_CTRL_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x00000010)
#define HWIO_DSI_0_VIDEO_MODE_SYNC_DATATYPE_OFFS                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x00000014)
#define HWIO_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000018)
#define HWIO_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_DSI_0_VIDEO_MODE_DATA_CTRL_OFFS                                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000020)
#define HWIO_DSI_0_VIDEO_MODE_ACTIVE_H_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000024)
#define HWIO_DSI_0_VIDEO_MODE_ACTIVE_V_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000028)
#define HWIO_DSI_0_VIDEO_MODE_TOTAL_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_DSI_0_VIDEO_MODE_HSYNC_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x00000030)
#define HWIO_DSI_0_VIDEO_MODE_VSYNC_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x00000034)
#define HWIO_DSI_0_VIDEO_MODE_VSYNC_VPOS_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x00000038)
#define HWIO_DSI_0_COMMAND_MODE_DMA_CTRL_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_DSI_0_COMMAND_MODE_MDP_CTRL_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x00000040)
#define HWIO_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000044)
#define HWIO_DSI_0_DMA_CMD_OFFSET_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000048)
#define HWIO_DSI_0_DMA_CMD_LENGTH_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_DSI_0_DMA_FIFO_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000050)
#define HWIO_DSI_0_DMA_NULL_PACKET_DATA_OFFS                                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000054)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000058)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000060)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000064)
#define HWIO_DSI_0_ACK_ERR_STATUS_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000068)
#define HWIO_DSI_0_RDBK_DATA0_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_DSI_0_RDBK_DATA1_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000070)
#define HWIO_DSI_0_RDBK_DATA2_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000074)
#define HWIO_DSI_0_RDBK_DATA3_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000078)
#define HWIO_DSI_0_RDBK_DATATYPE0_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_DSI_0_RDBK_DATATYPE1_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000080)
#define HWIO_DSI_0_TRIG_CTRL_OFFS                                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000084)
#define HWIO_DSI_0_EXT_MUX_OFFS                                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000088)
#define HWIO_DSI_0_EXT_TE_PULSE_DETECT_CTRL_OFFS                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_DSI_0_CMD_MODE_DMA_SW_TRIGGER_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000090)
#define HWIO_DSI_0_CMD_MODE_MDP_SW_TRIGGER_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000094)
#define HWIO_DSI_0_CMD_MODE_BTA_SW_TRIGGER_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000098)
#define HWIO_DSI_0_RESET_SW_TRIGGER_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_DSI_0_MISR_CMD_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_DSI_0_MISR_VIDEO_CTRL_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_DSI_0_LANE_STATUS_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_DSI_0_LANE_CTRL_OFFS                                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_DSI_0_LANE_SWAP_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_DSI_0_DLN0_PHY_ERR_OFFS                                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_DSI_0_LP_TIMER_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_DSI_0_HS_TIMER_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_DSI_0_TIMEOUT_STATUS_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_DSI_0_CLKOUT_TIMING_CTRL_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_DSI_0_EOT_PACKET_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_DSI_0_EOT_PACKET_CTRL_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_DSI_0_GENERIC_ESC_TX_TRIGGER_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_DSI_0_CAM_BIST_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_DSI_0_CAM_BIST_FRAME_SIZE_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_DSI_0_CAM_BIST_BLOCK_SIZE_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_DSI_0_CAM_BIST_FRAME_CONFIG_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_DSI_0_CAM_BIST_LSFR_CTRL_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_DSI_0_CAM_BIST_LSFR_INIT_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_DSI_0_CAM_BIST_START_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_DSI_0_CAM_BIST_STATUS_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x00000100)
#define HWIO_MMSS_DSI_0_DMA_SCHEDULE_CTRL2_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000104)
#define HWIO_DSI_0_ERR_INT_MASK0_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_DSI_0_INT_CTRL_OFFS                                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x00000110)
#define HWIO_DSI_0_IOBIST_CTRL_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x00000114)
#define HWIO_DSI_0_SOFT_RESET_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000118)
#define HWIO_DSI_0_CLK_CTRL_OFFS                                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_DSI_0_CLK_STATUS_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000120)
#define HWIO_DSI_0_DEBUG_BUS_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000124)
#define HWIO_DSI_0_DEBUG_BUS_OFFS                                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000128)
#define HWIO_DSI_0_PHY_SW_RESET_OFFS                                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_DSI_0_AXI2AHB_CTRL_OFFS                                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x00000130)
#define HWIO_DSI_0_MISR_CMD_MDP0_32BIT_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000134)
#define HWIO_DSI_0_MISR_CMD_MDP1_32BIT_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000138)
#define HWIO_DSI_0_MISR_CMD_DMA_32BIT_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_DSI_0_MISR_VIDEO_32BIT_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x00000140)
#define HWIO_DSI_0_LANE_MISR_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000144)
#define HWIO_DSI_0_LANE0_MISR_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000148)
#define HWIO_DSI_0_LANE1_MISR_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_DSI_0_LANE2_MISR_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000150)
#define HWIO_DSI_0_LANE3_MISR_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000154)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CTRL_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x00000160)
#define HWIO_DSI_0_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OFFS                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x00000164)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                              (DSI_0_DSI_REG_BASE_OFFS  + 0x00000168)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OFFS                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                              (DSI_0_DSI_REG_BASE_OFFS  + 0x00000170)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OFFS                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x00000174)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000178)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OFFS                                  (DSI_0_DSI_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000180)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000184)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000188)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OFFS                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x0000018c)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                              (DSI_0_DSI_REG_BASE_OFFS  + 0x00000190)
#define HWIO_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000194)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000198)
#define HWIO_DSI_0_TPG_MAIN_CONTROL_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x0000019c)
#define HWIO_DSI_0_TPG_MAIN_CONTROL2_OFFS                                                  (DSI_0_DSI_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_DSI_0_TPG_VIDEO_CONFIG_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_DSI_0_TPG_COMPONENT_LIMITS_OFFS                                               (DSI_0_DSI_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_DSI_0_TPG_RECTANGLE_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000001ac)
#define HWIO_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_DSI_0_TPG_RGB_MAPPING_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_DSI_0_COMMAND_MODE_MDP_CTRL2_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x000001b8)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000001bc)
#define HWIO_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_DSI_0_MISR_CMD_MDP2_8BIT_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_DSI_0_MISR_CMD_MDP2_32BIT_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_DSI_0_VBIF_CTRL_OFFS                                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x000001cc)
#define HWIO_DSI_0_AES_CTRL_OFFS                                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_DSI_0_RDBK_DATA_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_DSI_0_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OFFS                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_DSI_0_TPG_DMA_FIFO_STATUS_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_DSI_0_TPG_DMA_FIFO_WRITE_TRIGGER_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_DSI_0_DSI_TIMING_FLUSH_OFFS                                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_DSI_0_DSI_TIMING_DB_MODE_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_DSI_0_TPG_DMA_FIFO_RESET_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_DSI_0_SCRATCH_REGISTER_0_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_DSI_0_VERSION_OFFS                                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_DSI_0_SCRATCH_REGISTER_1_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_DSI_0_SCRATCH_REGISTER_2_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_DSI_0_DYNAMIC_REFRESH_CTRL_OFFS                                               (DSI_0_DSI_REG_BASE_OFFS  + 0x00000200)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000204)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PIPE_DELAY2_OFFS                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x00000208)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_DELAY_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_STATUS_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x00000210)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL0_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000214)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL1_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000218)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL2_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL3_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000220)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL4_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000224)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL5_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000228)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL6_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL7_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000230)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL8_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000234)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL9_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000238)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL10_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL11_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000240)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL12_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000244)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL13_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000248)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL14_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL15_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000250)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL16_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000254)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL17_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000258)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL18_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000025c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL19_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000260)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL20_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000264)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL21_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000268)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL22_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL23_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000270)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL24_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000274)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL25_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000278)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL26_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL27_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000280)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL28_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000284)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL29_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000288)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL30_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000028c)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_CTRL31_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x00000290)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000294)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OFFS                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x00000298)
#define HWIO_DSI_0_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_DSI_0_VIDEO_COMPRESSION_MODE_CTRL2_OFFS                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_DSI_0_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_DSI_0_COMMAND_COMPRESSION_MODE_CTRL2_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_DSI_0_COMMAND_COMPRESSION_MODE_CTRL3_OFFS                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_DSI_0_COMMAND_MODE_NULL_INSERTION_CTRL_OFFS                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_DSI_0_READ_BACK_DISABLE_STATUS_OFFS                                           (DSI_0_DSI_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_DSI_0_DESKEW_CTRL_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x000002bc)
#define HWIO_DSI_0_DESKEW_DELAY_CTRL_OFFS                                                  (DSI_0_DSI_REG_BASE_OFFS  + 0x000002c0)
#define HWIO_DSI_0_DESKEW_SW_TRIGGER_OFFS                                                  (DSI_0_DSI_REG_BASE_OFFS  + 0x000002c4)
#define HWIO_DSI_0_DEBUG_CTRL_OFFS                                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x000002c8)
#define HWIO_DSI_0_SECURE_DISPLAY_STATUS_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x000002cc)
#define HWIO_DSI_0_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OFFS                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000002d0)
#define HWIO_DSI_0_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OFFS                                   (DSI_0_DSI_REG_BASE_OFFS  + 0x000002d4)
#define HWIO_DSI_0_CPHY_MODE_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x000002d8)
#define HWIO_DSI_0_LANE_LAYER_TG_CTRL_OFFS                                                 (DSI_0_DSI_REG_BASE_OFFS  + 0x000002dc)
#define HWIO_DSI_0_LANE_LAYER_TG_ACTIVE_H_START_OFFS                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x000002e0)
#define HWIO_DSI_0_LANE_LAYER_TG_ACTIVE_H_END_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x000002e4)
#define HWIO_DSI_0_LANE_LAYER_TG_H_TOTAL_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x000002e8)
#define HWIO_DSI_0_LANE_LAYER_TG_HSYNC_START_OFFS                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x000002ec)
#define HWIO_DSI_0_LANE_LAYER_TG_HSYNC_END_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x000002f0)
#define HWIO_DSI_0_LANE_LAYER_TG_VSYNC_END_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x000002f4)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_OFFS                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000002f8)
#define HWIO_DSI_0_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_OFFS                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x000002fc)
#define HWIO_DSI_0_HS_TIMER_CTRL2_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000300)
#define HWIO_DSI_0_HW_EVENTS_CTRL_OFFS                                                     (DSI_0_DSI_REG_BASE_OFFS  + 0x00000304)
#define HWIO_DSI_0_QDSS_CTRL_OFFS                                                          (DSI_0_DSI_REG_BASE_OFFS  + 0x00000308)
#define HWIO_DSI_0_DEBUG_CTRL2_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x0000030c)
#define HWIO_DSI_0_LOGICAL_LANE_SWAP_CTRL_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x00000310)
#define HWIO_DSI_0_ERR_INT_MASK1_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000314)
#define HWIO_DSI_0_DLN_PHY_ERR_OFFS                                                        (DSI_0_DSI_REG_BASE_OFFS  + 0x00000318)
#define HWIO_DSI_0_CONFIG_OFFS                                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x0000031c)
#define HWIO_DSI_0_IOBIST_CTRL2_OFFS                                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x00000320)
#define HWIO_DSI_0_IOBIST_CTRL3_OFFS                                                       (DSI_0_DSI_REG_BASE_OFFS  + 0x00000324)
#define HWIO_DSI_0_SCRAMBLE_CTRL_OFFS                                                      (DSI_0_DSI_REG_BASE_OFFS  + 0x00000328)
#define HWIO_DSI_0_VIDEO_MODE_PIXEL_DATATYPE2_OFFS                                         (DSI_0_DSI_REG_BASE_OFFS  + 0x0000032c)
#define HWIO_DSI_0_SPLIT_LINK_CTRL_OFFS                                                    (DSI_0_DSI_REG_BASE_OFFS  + 0x00000330)
#define HWIO_DSI_0_SUBLINK1_MISR_CMD_MDP0_OFFS                                             (DSI_0_DSI_REG_BASE_OFFS  + 0x00000334)
#define HWIO_DSI_0_SUBLINK1_MISR_VIDEO_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000338)
#define HWIO_DSI_0_SUBLINK1_MISR_CMD_DMA_OFFS                                              (DSI_0_DSI_REG_BASE_OFFS  + 0x0000033c)
#define HWIO_DSI_0_SUBLINK1_ACK_ERR_STATUS_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000340)
#define HWIO_DSI_0_SUBLINK1_RDBK_DATA0_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000344)
#define HWIO_DSI_0_SUBLINK1_RDBK_DATA1_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000348)
#define HWIO_DSI_0_SUBLINK1_RDBK_DATA2_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x0000034c)
#define HWIO_DSI_0_SUBLINK1_RDBK_DATA3_OFFS                                                (DSI_0_DSI_REG_BASE_OFFS  + 0x00000350)
#define HWIO_DSI_0_SUBLINK1_RDBK_DATA_CTRL_OFFS                                            (DSI_0_DSI_REG_BASE_OFFS  + 0x00000354)

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY
 *--------------------------------------------------------------------------*/
#define DSI_0_PHY_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00094400)
/*----------------------------------------------------------------------------
 * MODULE: DSI_1
 *--------------------------------------------------------------------------*/
#define DSI_1_REG_BASE_OFFS       (MDSS_BASE_OFFS  + 0x00096000)
/*----------------------------------------------------------------------------
 * MODULE: DSI_1_DSI
 *--------------------------------------------------------------------------*/
#define DSI_1_DSI_REG_BASE_OFFS                                                                 (MDSS_BASE_OFFS  + 0x00096000)
#define HWIO_DSI_1_HW_VERSION_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000000)
#define HWIO_DSI_1_CTRL_OFFS                                                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000004)
#define HWIO_DSI_1_STATUS_OFFS                                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x00000008)
#define HWIO_DSI_1_FIFO_STATUS_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_DSI_1_VIDEO_MODE_CTRL_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x00000010)
#define HWIO_DSI_1_VIDEO_MODE_SYNC_DATATYPE_OFFS                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x00000014)
#define HWIO_DSI_1_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000018)
#define HWIO_DSI_1_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_DSI_1_VIDEO_MODE_DATA_CTRL_OFFS                                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000020)
#define HWIO_DSI_1_VIDEO_MODE_ACTIVE_H_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000024)
#define HWIO_DSI_1_VIDEO_MODE_ACTIVE_V_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000028)
#define HWIO_DSI_1_VIDEO_MODE_TOTAL_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_DSI_1_VIDEO_MODE_HSYNC_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x00000030)
#define HWIO_DSI_1_VIDEO_MODE_VSYNC_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x00000034)
#define HWIO_DSI_1_VIDEO_MODE_VSYNC_VPOS_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x00000038)
#define HWIO_DSI_1_COMMAND_MODE_DMA_CTRL_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_DSI_1_COMMAND_MODE_MDP_CTRL_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x00000040)
#define HWIO_DSI_1_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000044)
#define HWIO_DSI_1_DMA_CMD_OFFSET_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000048)
#define HWIO_DSI_1_DMA_CMD_LENGTH_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_DSI_1_DMA_FIFO_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000050)
#define HWIO_DSI_1_DMA_NULL_PACKET_DATA_OFFS                                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000054)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000058)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000060)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000064)
#define HWIO_DSI_1_ACK_ERR_STATUS_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000068)
#define HWIO_DSI_1_RDBK_DATA0_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_DSI_1_RDBK_DATA1_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000070)
#define HWIO_DSI_1_RDBK_DATA2_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000074)
#define HWIO_DSI_1_RDBK_DATA3_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000078)
#define HWIO_DSI_1_RDBK_DATATYPE0_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_DSI_1_RDBK_DATATYPE1_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000080)
#define HWIO_DSI_1_TRIG_CTRL_OFFS                                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000084)
#define HWIO_DSI_1_EXT_MUX_OFFS                                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000088)
#define HWIO_DSI_1_EXT_TE_PULSE_DETECT_CTRL_OFFS                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_DSI_1_CMD_MODE_DMA_SW_TRIGGER_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000090)
#define HWIO_DSI_1_CMD_MODE_MDP_SW_TRIGGER_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000094)
#define HWIO_DSI_1_CMD_MODE_BTA_SW_TRIGGER_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000098)
#define HWIO_DSI_1_RESET_SW_TRIGGER_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_DSI_1_MISR_CMD_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_DSI_1_MISR_VIDEO_CTRL_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_DSI_1_LANE_STATUS_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_DSI_1_LANE_CTRL_OFFS                                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_DSI_1_LANE_SWAP_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_DSI_1_DLN0_PHY_ERR_OFFS                                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_DSI_1_LP_TIMER_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_DSI_1_HS_TIMER_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_DSI_1_TIMEOUT_STATUS_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_DSI_1_CLKOUT_TIMING_CTRL_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_DSI_1_EOT_PACKET_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_DSI_1_EOT_PACKET_CTRL_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_DSI_1_GENERIC_ESC_TX_TRIGGER_OFFS                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_DSI_1_CAM_BIST_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_DSI_1_CAM_BIST_FRAME_SIZE_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_DSI_1_CAM_BIST_BLOCK_SIZE_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_DSI_1_CAM_BIST_FRAME_CONFIG_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_DSI_1_CAM_BIST_LSFR_CTRL_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_DSI_1_CAM_BIST_LSFR_INIT_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_DSI_1_CAM_BIST_START_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_DSI_1_CAM_BIST_STATUS_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_DSI_1_ERR_INT_MASK0_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x0000010c)
#define HWIO_DSI_1_INT_CTRL_OFFS                                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x00000110)
#define HWIO_DSI_1_IOBIST_CTRL_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x00000114)
#define HWIO_DSI_1_SOFT_RESET_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000118)
#define HWIO_DSI_1_CLK_CTRL_OFFS                                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_DSI_1_CLK_STATUS_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000120)
#define HWIO_DSI_1_DEBUG_BUS_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000124)
#define HWIO_DSI_1_DEBUG_BUS_OFFS                                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000128)
#define HWIO_DSI_1_PHY_SW_RESET_OFFS                                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_DSI_1_AXI2AHB_CTRL_OFFS                                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x00000130)
#define HWIO_DSI_1_MISR_CMD_MDP0_32BIT_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000134)
#define HWIO_DSI_1_MISR_CMD_MDP1_32BIT_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000138)
#define HWIO_DSI_1_MISR_CMD_DMA_32BIT_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_DSI_1_MISR_VIDEO_32BIT_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x00000140)
#define HWIO_DSI_1_LANE_MISR_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000144)
#define HWIO_DSI_1_LANE0_MISR_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000148)
#define HWIO_DSI_1_LANE1_MISR_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_DSI_1_LANE2_MISR_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000150)
#define HWIO_DSI_1_LANE3_MISR_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000154)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CTRL_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x0000015c)
#define HWIO_DSI_1_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x00000160)
#define HWIO_DSI_1_TEST_PATTERN_GEN_VIDEO_INIT_VAL_OFFS                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x00000164)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                              (DSI_1_DSI_REG_BASE_OFFS  + 0x00000168)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL0_OFFS                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                              (DSI_1_DSI_REG_BASE_OFFS  + 0x00000170)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL1_OFFS                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x00000174)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000178)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL_OFFS                                  (DSI_1_DSI_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_DSI_1_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000180)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000184)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000188)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_INIT_VAL2_OFFS                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x0000018c)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                              (DSI_1_DSI_REG_BASE_OFFS  + 0x00000190)
#define HWIO_DSI_1_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000194)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000198)
#define HWIO_DSI_1_TPG_MAIN_CONTROL_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x0000019c)
#define HWIO_DSI_1_TPG_MAIN_CONTROL2_OFFS                                                  (DSI_1_DSI_REG_BASE_OFFS  + 0x000001a0)
#define HWIO_DSI_1_TPG_VIDEO_CONFIG_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_DSI_1_TPG_COMPONENT_LIMITS_OFFS                                               (DSI_1_DSI_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_DSI_1_TPG_RECTANGLE_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000001ac)
#define HWIO_DSI_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000001b0)
#define HWIO_DSI_1_TPG_RGB_MAPPING_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_DSI_1_COMMAND_MODE_MDP_CTRL2_OFFS                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x000001b8)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000001bc)
#define HWIO_DSI_1_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_DSI_1_MISR_CMD_MDP2_8BIT_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001c4)
#define HWIO_DSI_1_MISR_CMD_MDP2_32BIT_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_DSI_1_VBIF_CTRL_OFFS                                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x000001cc)
#define HWIO_DSI_1_AES_CTRL_OFFS                                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_DSI_1_RDBK_DATA_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_DSI_1_TEST_PATTERN_GEN_CMD_DMA_INIT_VAL2_OFFS                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_DSI_1_TPG_DMA_FIFO_STATUS_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_DSI_1_TPG_DMA_FIFO_WRITE_TRIGGER_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_DSI_1_DSI_TIMING_FLUSH_OFFS                                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_DSI_1_DSI_TIMING_DB_MODE_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_DSI_1_TPG_DMA_FIFO_RESET_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_DSI_1_SCRATCH_REGISTER_0_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_DSI_1_VERSION_OFFS                                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_DSI_1_SCRATCH_REGISTER_1_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001f8)
#define HWIO_DSI_1_SCRATCH_REGISTER_2_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000001fc)
#define HWIO_DSI_1_DYNAMIC_REFRESH_CTRL_OFFS                                               (DSI_1_DSI_REG_BASE_OFFS  + 0x00000200)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PIPE_DELAY_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000204)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PIPE_DELAY2_OFFS                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x00000208)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_DELAY_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_STATUS_OFFS                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x00000210)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL0_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000214)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL1_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000218)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL2_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL3_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000220)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL4_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000224)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL5_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000228)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL6_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL7_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000230)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL8_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000234)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL9_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000238)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL10_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000023c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL11_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000240)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL12_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000244)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL13_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000248)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL14_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL15_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000250)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL16_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000254)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL17_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000258)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL18_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000025c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL19_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000260)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL20_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000264)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL21_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000268)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL22_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL23_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000270)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL24_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000274)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL25_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000278)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL26_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL27_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000280)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL28_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000284)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL29_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000288)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL30_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000028c)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_CTRL31_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x00000290)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000294)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR2_OFFS                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x00000298)
#define HWIO_DSI_1_VIDEO_COMPRESSION_MODE_CTRL_OFFS                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_DSI_1_VIDEO_COMPRESSION_MODE_CTRL2_OFFS                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_DSI_1_COMMAND_COMPRESSION_MODE_CTRL_OFFS                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_DSI_1_COMMAND_COMPRESSION_MODE_CTRL2_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_DSI_1_COMMAND_COMPRESSION_MODE_CTRL3_OFFS                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_DSI_1_COMMAND_MODE_NULL_INSERTION_CTRL_OFFS                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_DSI_1_READ_BACK_DISABLE_STATUS_OFFS                                           (DSI_1_DSI_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_DSI_1_DESKEW_CTRL_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x000002bc)
#define HWIO_DSI_1_DESKEW_DELAY_CTRL_OFFS                                                  (DSI_1_DSI_REG_BASE_OFFS  + 0x000002c0)
#define HWIO_DSI_1_DESKEW_SW_TRIGGER_OFFS                                                  (DSI_1_DSI_REG_BASE_OFFS  + 0x000002c4)
#define HWIO_DSI_1_DEBUG_CTRL_OFFS                                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x000002c8)
#define HWIO_DSI_1_SECURE_DISPLAY_STATUS_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x000002cc)
#define HWIO_DSI_1_SECURE_DISPLAY_BLOCK_COMMAND_COLOR_OFFS                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000002d0)
#define HWIO_DSI_1_SECURE_DISPLAY_BLOCK_VIDEO_COLOR_OFFS                                   (DSI_1_DSI_REG_BASE_OFFS  + 0x000002d4)
#define HWIO_DSI_1_CPHY_MODE_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x000002d8)
#define HWIO_DSI_1_LANE_LAYER_TG_CTRL_OFFS                                                 (DSI_1_DSI_REG_BASE_OFFS  + 0x000002dc)
#define HWIO_DSI_1_LANE_LAYER_TG_ACTIVE_H_START_OFFS                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x000002e0)
#define HWIO_DSI_1_LANE_LAYER_TG_ACTIVE_H_END_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x000002e4)
#define HWIO_DSI_1_LANE_LAYER_TG_H_TOTAL_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x000002e8)
#define HWIO_DSI_1_LANE_LAYER_TG_HSYNC_START_OFFS                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x000002ec)
#define HWIO_DSI_1_LANE_LAYER_TG_HSYNC_END_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x000002f0)
#define HWIO_DSI_1_LANE_LAYER_TG_VSYNC_END_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x000002f4)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR3_OFFS                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000002f8)
#define HWIO_DSI_1_DYNAMIC_REFRESH_PLL_UPPER_ADDR4_OFFS                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x000002fc)
#define HWIO_DSI_1_HS_TIMER_CTRL2_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000300)
#define HWIO_DSI_1_HW_EVENTS_CTRL_OFFS                                                     (DSI_1_DSI_REG_BASE_OFFS  + 0x00000304)
#define HWIO_DSI_1_QDSS_CTRL_OFFS                                                          (DSI_1_DSI_REG_BASE_OFFS  + 0x00000308)
#define HWIO_DSI_1_DEBUG_CTRL2_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x0000030c)
#define HWIO_DSI_1_LOGICAL_LANE_SWAP_CTRL_OFFS                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x00000310)
#define HWIO_DSI_1_ERR_INT_MASK1_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000314)
#define HWIO_DSI_1_DLN_PHY_ERR_OFFS                                                        (DSI_1_DSI_REG_BASE_OFFS  + 0x00000318)
#define HWIO_DSI_1_CONFIG_OFFS                                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x0000031c)
#define HWIO_DSI_1_IOBIST_CTRL2_OFFS                                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x00000320)
#define HWIO_DSI_1_IOBIST_CTRL3_OFFS                                                       (DSI_1_DSI_REG_BASE_OFFS  + 0x00000324)
#define HWIO_DSI_1_SCRAMBLE_CTRL_OFFS                                                      (DSI_1_DSI_REG_BASE_OFFS  + 0x00000328)
#define HWIO_DSI_1_VIDEO_MODE_PIXEL_DATATYPE2_OFFS                                         (DSI_1_DSI_REG_BASE_OFFS  + 0x0000032c)
#define HWIO_DSI_1_SPLIT_LINK_CTRL_OFFS                                                    (DSI_1_DSI_REG_BASE_OFFS  + 0x00000330)
#define HWIO_DSI_1_SUBLINK1_MISR_CMD_MDP0_OFFS                                             (DSI_1_DSI_REG_BASE_OFFS  + 0x00000334)
#define HWIO_DSI_1_SUBLINK1_MISR_VIDEO_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000338)
#define HWIO_DSI_1_SUBLINK1_MISR_CMD_DMA_OFFS                                              (DSI_1_DSI_REG_BASE_OFFS  + 0x0000033c)
#define HWIO_DSI_1_SUBLINK1_ACK_ERR_STATUS_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000340)
#define HWIO_DSI_1_SUBLINK1_RDBK_DATA0_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000344)
#define HWIO_DSI_1_SUBLINK1_RDBK_DATA1_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000348)
#define HWIO_DSI_1_SUBLINK1_RDBK_DATA2_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x0000034c)
#define HWIO_DSI_1_SUBLINK1_RDBK_DATA3_OFFS                                                (DSI_1_DSI_REG_BASE_OFFS  + 0x00000350)
#define HWIO_DSI_1_SUBLINK1_RDBK_DATA_CTRL_OFFS                                            (DSI_1_DSI_REG_BASE_OFFS  + 0x00000354)

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY
 *--------------------------------------------------------------------------*/
#define DSI_1_PHY_REG_BASE_OFFS   (MDSS_BASE_OFFS  + 0x00096400)
/*----------------------------------------------------------------------------
 * MODULE: HDMI
 *--------------------------------------------------------------------------*/
#define HDMI_REG_BASE_OFFS                                                                (MDSS_BASE_OFFS  + 0x000a0000)
#define HWIO_HDMI_CTRL_OFFS                                                          (HDMI_REG_BASE_OFFS  + 0x00000000)
#define HWIO_HDMI_LANE_CTRL_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000004)
#define HWIO_HDMI_TEST_PATTERN_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000010)
#define HWIO_HDMI_RANDOM_PATTERN_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000014)
#define HWIO_HDMI_PKT_BLK_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000018)
#define HWIO_HDMI_STATUS_OFFS                                                        (HDMI_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_HDMI_AUDIO_PKT_CTRL_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000020)
#define HWIO_HDMI_AUDIO_PKT_CTRL2_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000044)
#define HWIO_HDMI_ACR_PKT_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000024)
#define HWIO_HDMI_VBI_PKT_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000028)
#define HWIO_HDMI_INFOFRAME_CTRL0_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_HDMI_INFOFRAME_CTRL1_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000030)
#define HWIO_HDMI_INFOFRAME_CTRL2_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x000001d4)
#define HWIO_HDMI_GEN_PKT_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000034)
#define HWIO_HDMI_ACP_OFFS                                                           (HDMI_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_HDMI_GC_OFFS                                                            (HDMI_REG_BASE_OFFS  + 0x00000040)
#define HWIO_HDMI_ISRC1_0_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000048)
#define HWIO_HDMI_ISRC1_1_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_HDMI_ISRC1_2_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000050)
#define HWIO_HDMI_ISRC1_3_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000054)
#define HWIO_HDMI_ISRC1_4_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000058)
#define HWIO_HDMI_ISRC2_0_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_HDMI_ISRC2_1_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000060)
#define HWIO_HDMI_ISRC2_2_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000064)
#define HWIO_HDMI_ISRC2_3_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000068)
#define HWIO_HDMI_AVI_INFO0_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_HDMI_AVI_INFO1_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000070)
#define HWIO_HDMI_AVI_INFO2_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000074)
#define HWIO_HDMI_AVI_INFO3_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000078)
#define HWIO_HDMI_MPEG_INFO0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_HDMI_MPEG_INFO1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000080)
#define HWIO_HDMI_GENERIC0_HDR_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000084)
#define HWIO_HDMI_GENERIC0_0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000088)
#define HWIO_HDMI_GENERIC0_1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_HDMI_GENERIC0_2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000090)
#define HWIO_HDMI_GENERIC0_3_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000094)
#define HWIO_HDMI_GENERIC0_4_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000098)
#define HWIO_HDMI_GENERIC0_5_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_HDMI_GENERIC0_6_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_HDMI_GENERIC1_HDR_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_HDMI_GENERIC1_0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_HDMI_GENERIC1_1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_HDMI_GENERIC1_2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_HDMI_GENERIC1_3_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_HDMI_GENERIC1_4_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_HDMI_GENERIC1_5_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_HDMI_GENERIC1_6_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_HDMI_ACR_32_0_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000c4)
#define HWIO_HDMI_ACR_32_1_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000c8)
#define HWIO_HDMI_ACR_44_0_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000cc)
#define HWIO_HDMI_ACR_44_1_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_HDMI_ACR_48_0_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_HDMI_ACR_48_1_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_HDMI_ACR_STATUS_0_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000000dc)
#define HWIO_HDMI_ACR_STATUS_1_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_HDMI_AUDIO_INFO0_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_HDMI_AUDIO_INFO1_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_HDMI_CS_60958_0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000ec)
#define HWIO_HDMI_CS_60958_1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_HDMI_CS_60958_3_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_HDMI_RAMP_CTRL0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000f8)
#define HWIO_HDMI_RAMP_CTRL1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000000fc)
#define HWIO_HDMI_RAMP_CTRL2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000100)
#define HWIO_HDMI_RAMP_CTRL3_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000104)
#define HWIO_HDMI_CS_60958_2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000108)
#define HWIO_HDMI_HDCP_CTRL_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000110)
#define HWIO_HDMI_HDCP_INT_CTRL_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000118)
#define HWIO_HDMI_HDCP_LINK0_STATUS_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x0000011c)
#define HWIO_HDMI_HDCP_DDC_CTRL_0_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000120)
#define HWIO_HDMI_HDCP_DDC_CTRL_1_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000124)
#define HWIO_HDMI_HDCP_DDC_STATUS_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000128)
#define HWIO_HDMI_HDCP_ENTROPY_CTRL0_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x0000012c)
#define HWIO_HDMI_HDCP_RESET_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000130)
#define HWIO_HDMI_HDCP_RCVPORT_DATA2_0_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x0000013c)
#define HWIO_HDMI_HDCP_RCVPORT_DATA2_1_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x00000140)
#define HWIO_HDMI_HDCP_RCVPORT_DATA3_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000144)
#define HWIO_HDMI_HDCP_RCVPORT_DATA4_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000148)
#define HWIO_HDMI_HDCP_RCVPORT_DATA5_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_HDMI_HDCP_RCVPORT_DATA6_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000150)
#define HWIO_HDMI_VENSPEC_INFO0_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_HDMI_VENSPEC_INFO1_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000170)
#define HWIO_HDMI_VENSPEC_INFO2_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000174)
#define HWIO_HDMI_VENSPEC_INFO3_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000178)
#define HWIO_HDMI_VENSPEC_INFO4_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_HDMI_VENSPEC_INFO5_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000180)
#define HWIO_HDMI_VENSPEC_INFO6_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000184)
#define HWIO_HDMI_HDCP_DEBUG_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000194)
#define HWIO_HDMI_TMDS_CTRL_CHAR_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x0000019c)
#define HWIO_HDMI_TMDS_CTRL_SEL_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x000001a4)
#define HWIO_HDMI_TMDS_SYNCCHAR01_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x000001a8)
#define HWIO_HDMI_TMDS_SYNCCHAR23_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x000001ac)
#define HWIO_HDMI_TMDS_DEBUG_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000001b4)
#define HWIO_HDMI_TMDS_CTL_BITS_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x000001b8)
#define HWIO_HDMI_TMDS_DCBAL_CTRL_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x000001bc)
#define HWIO_HDMI_TMDS_DCBAL_CHAR_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x000001c0)
#define HWIO_HDMI_TMDS_CTL01_GEN_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000001c8)
#define HWIO_HDMI_TMDS_CTL23_GEN_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000001cc)
#define HWIO_HDMI_AUDIO_CFG_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x000001d0)
#define HWIO_HDMI_HFVS_INFO_HDR_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x000001d8)
#define HWIO_HDMI_HFVS_INFO_0_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001dc)
#define HWIO_HDMI_HFVS_INFO_1_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001e0)
#define HWIO_HDMI_HFVS_INFO_2_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001e4)
#define HWIO_HDMI_HFVS_INFO_3_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001e8)
#define HWIO_HDMI_HFVS_INFO_4_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001ec)
#define HWIO_HDMI_HFVS_INFO_5_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001f0)
#define HWIO_HDMI_HFVS_INFO_6_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000001f4)
#define HWIO_HDMI_DEBUG_OFFS                                                         (HDMI_REG_BASE_OFFS  + 0x00000204)
#define HWIO_HDMI_USEC_REFTIMER_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000208)
#define HWIO_HDMI_DDC_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x0000020c)
#define HWIO_HDMI_DDC_ARBITRATION_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000210)
#define HWIO_HDMI_DDC_INT_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000214)
#define HWIO_HDMI_DDC_SW_STATUS_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000218)
#define HWIO_HDMI_DDC_HW_STATUS_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x0000021c)
#define HWIO_HDMI_DDC_SPEED_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000220)
#define HWIO_HDMI_DDC_SETUP_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000224)
#define HWIO_HDMI_DDC_TRANS0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000228)
#define HWIO_HDMI_DDC_TRANS1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x0000022c)
#define HWIO_HDMI_DDC_TRANS2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000230)
#define HWIO_HDMI_DDC_TRANS3_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000234)
#define HWIO_HDMI_DDC_DATA_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x00000238)
#define HWIO_HDMI_HDCP_SHA_STATUS_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000240)
#define HWIO_HDMI_HDCP_SHA_DBG_M0_0_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x00000248)
#define HWIO_HDMI_HDCP_SHA_DBG_M0_1_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x0000024c)
#define HWIO_HDMI_HPD_INT_STATUS_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000250)
#define HWIO_HDMI_HPD_INT_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000254)
#define HWIO_HDMI_HPD_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x00000258)
#define HWIO_HDMI_HDCP_ENTROPY_CTRL1_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x0000025c)
#define HWIO_HDMI_HDCP_SW_UPPER_AN_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x00000260)
#define HWIO_HDMI_HDCP_SW_LOWER_AN_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x00000264)
#define HWIO_HDMI_CRC_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x00000268)
#define HWIO_HDMI_VID_CRC_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_HDMI_AUD_CRC_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000270)
#define HWIO_HDMI_VBI_CRC_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000274)
#define HWIO_HDMI_DDC_REF_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_HDMI_HDCP_SW_UPPER_AKSV_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000284)
#define HWIO_HDMI_HDCP_SW_LOWER_AKSV_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000288)
#define HWIO_HDMI_CEC_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x0000028c)
#define HWIO_HDMI_CEC_WR_DATA_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x00000290)
#define HWIO_HDMI_CEC_RETRANSMIT_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000294)
#define HWIO_HDMI_CEC_STATUS_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000298)
#define HWIO_HDMI_CEC_INT_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_HDMI_CEC_ADDR_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_HDMI_CEC_TIME_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000002a4)
#define HWIO_HDMI_CEC_REFTIMER_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000002a8)
#define HWIO_HDMI_CEC_RD_DATA_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000002ac)
#define HWIO_HDMI_CEC_RD_FILTER_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_HDMI_ACTIVE_H_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_HDMI_ACTIVE_V_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_HDMI_ACTIVE_V_F2_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000002bc)
#define HWIO_HDMI_TOTAL_OFFS                                                         (HDMI_REG_BASE_OFFS  + 0x000002c0)
#define HWIO_HDMI_V_TOTAL_F2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000002c4)
#define HWIO_HDMI_FRAME_CTRL_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000002c8)
#define HWIO_HDMI_AUD_INT_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x000002cc)
#define HWIO_HDMI_DEBUG_BUS_CTRL_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000002d0)
#define HWIO_HDMI_PHY_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x000002d4)
#define HWIO_HDMI_CEC_WR_RANGE_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000002dc)
#define HWIO_HDMI_CEC_RD_RANGE_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000002e0)
#define HWIO_HDMI_VERSION_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x000002e4)
#define HWIO_HDMI_PHY_BIST_0_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000002e8)
#define HWIO_HDMI_PHY_BIST_1_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000002ec)
#define HWIO_HDMI_PHY_BIST_2_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x000002f0)
#define HWIO_HDMI_BIST_ENABLE_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000002f4)
#define HWIO_HDMI_TIMING_ENGINE_EN_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000002f8)
#define HWIO_HDMI_INTF_CONFIG_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000002fc)
#define HWIO_HDMI_HSYNC_CTL_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000300)
#define HWIO_HDMI_VSYNC_PERIOD_F0_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000304)
#define HWIO_HDMI_VSYNC_PERIOD_F1_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000308)
#define HWIO_HDMI_VSYNC_PULSE_WIDTH_F0_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x0000030c)
#define HWIO_HDMI_VSYNC_PULSE_WIDTH_F1_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x00000310)
#define HWIO_HDMI_DISPLAY_V_START_F0_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000314)
#define HWIO_HDMI_DISPLAY_V_START_F1_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000318)
#define HWIO_HDMI_DISPLAY_V_END_F0_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x0000031c)
#define HWIO_HDMI_DISPLAY_V_END_F1_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x00000320)
#define HWIO_HDMI_ACTIVE_V_START_F0_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x00000324)
#define HWIO_HDMI_ACTIVE_V_START_F1_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x00000328)
#define HWIO_HDMI_ACTIVE_V_END_F0_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x0000032c)
#define HWIO_HDMI_ACTIVE_V_END_F1_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x00000330)
#define HWIO_HDMI_DISPLAY_HCTL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000334)
#define HWIO_HDMI_ACTIVE_HCTL_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x00000338)
#define HWIO_HDMI_HSYNC_SKEW_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x0000033c)
#define HWIO_HDMI_POLARITY_CTL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000340)
#define HWIO_HDMI_TPG_MAIN_CONTROL_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x00000344)
#define HWIO_HDMI_TPG_VIDEO_CONFIG_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x00000348)
#define HWIO_HDMI_TPG_COMPONENT_LIMITS_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x0000034c)
#define HWIO_HDMI_TPG_RECTANGLE_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000350)
#define HWIO_HDMI_TPG_INITIAL_VALUE_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x00000354)
#define HWIO_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                (HDMI_REG_BASE_OFFS  + 0x00000358)
#define HWIO_HDMI_TPG_RGB_MAPPING_OFFS                                               (HDMI_REG_BASE_OFFS  + 0x0000035c)
#define HWIO_HDMI_CEC_COMPL_CTL_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000360)
#define HWIO_HDMI_CEC_RD_START_RANGE_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000364)
#define HWIO_HDMI_CEC_RD_TOTAL_RANGE_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000368)
#define HWIO_HDMI_CEC_RD_ERR_RESP_LO_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x0000036c)
#define HWIO_HDMI_CEC_WR_CHECK_CONFIG_OFFS                                           (HDMI_REG_BASE_OFFS  + 0x00000370)
#define HWIO_HDMI_INTERNAL_TIMING_MODE_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x00000374)
#define HWIO_HDMI_CTRL_SW_RESET_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000378)
#define HWIO_HDMI_CTRL_AUDIO_RESET_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x0000037c)
#define HWIO_HDMI_SCRATCH_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x00000380)
#define HWIO_HDMI_CLK_CTRL_OFFS                                                      (HDMI_REG_BASE_OFFS  + 0x00000384)
#define HWIO_HDMI_CLK_ACTIVE_OFFS                                                    (HDMI_REG_BASE_OFFS  + 0x00000388)
#define HWIO_HDMI_VBI_CFG_OFFS                                                       (HDMI_REG_BASE_OFFS  + 0x0000038c)
#define HWIO_HDMI_CRYPTO_VERSION_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000400)
#define HWIO_HDMI_HDCP2P2_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x00000424)
#define HWIO_HDMI_DDC_INT_CTRL0_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000430)
#define HWIO_HDMI_DDC_INT_CTRL1_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000434)
#define HWIO_HDMI_DDC_INT_CTRL2_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000438)
#define HWIO_HDMI_DDC_INT_CTRL3_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x0000043c)
#define HWIO_HDMI_DDC_INT_CTRL4_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000440)
#define HWIO_HDMI_DDC_INT_CTRL5_OFFS                                                 (HDMI_REG_BASE_OFFS  + 0x00000444)
#define HWIO_HDMI_HDCP2P2_DDC_CTRL_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x0000044c)
#define HWIO_HDMI_HDCP2P2_DDC_TIMER_CTRL_OFFS                                        (HDMI_REG_BASE_OFFS  + 0x00000450)
#define HWIO_HDMI_HDCP2P2_DDC_TIMER_CTRL2_OFFS                                       (HDMI_REG_BASE_OFFS  + 0x00000454)
#define HWIO_HDMI_HDCP2P2_DDC_STATUS_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x00000458)
#define HWIO_HDMI_HDCP2P2_DDC_TIMER_STATUS_OFFS                                      (HDMI_REG_BASE_OFFS  + 0x0000045c)
#define HWIO_HDMI_HDCP2P2_DDC_TIMER_STATUS2_OFFS                                     (HDMI_REG_BASE_OFFS  + 0x00000460)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_CTRL_OFFS                                     (HDMI_REG_BASE_OFFS  + 0x00000464)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL_OFFS                               (HDMI_REG_BASE_OFFS  + 0x00000468)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_TIMER_CTRL2_OFFS                              (HDMI_REG_BASE_OFFS  + 0x0000046c)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_STATUS_OFFS                                   (HDMI_REG_BASE_OFFS  + 0x00000470)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS_OFFS                             (HDMI_REG_BASE_OFFS  + 0x00000474)
#define HWIO_HDMI_SCRAMBLER_STATUS_DDC_TIMER_STATUS2_OFFS                            (HDMI_REG_BASE_OFFS  + 0x00000478)
#define HWIO_HDMI_UPDATE_STATUS_DDC_CTRL_OFFS                                        (HDMI_REG_BASE_OFFS  + 0x0000047c)
#define HWIO_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL_OFFS                                  (HDMI_REG_BASE_OFFS  + 0x00000480)
#define HWIO_HDMI_UPDATE_STATUS_DDC_TIMER_CTRL2_OFFS                                 (HDMI_REG_BASE_OFFS  + 0x00000484)
#define HWIO_HDMI_UPDATE_STATUS_DDC_STATUS_OFFS                                      (HDMI_REG_BASE_OFFS  + 0x00000488)
#define HWIO_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS_OFFS                                (HDMI_REG_BASE_OFFS  + 0x0000048c)
#define HWIO_HDMI_UPDATE_STATUS_DDC_TIMER_STATUS2_OFFS                               (HDMI_REG_BASE_OFFS  + 0x00000490)
#define HWIO_HDMI_STATUS_FLAGS_DDC_CTRL_OFFS                                         (HDMI_REG_BASE_OFFS  + 0x00000494)
#define HWIO_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL_OFFS                                   (HDMI_REG_BASE_OFFS  + 0x00000498)
#define HWIO_HDMI_STATUS_FLAGS_DDC_TIMER_CTRL2_OFFS                                  (HDMI_REG_BASE_OFFS  + 0x0000049c)
#define HWIO_HDMI_STATUS_FLAGS_DDC_STATUS_OFFS                                       (HDMI_REG_BASE_OFFS  + 0x000004a0)
#define HWIO_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS_OFFS                                 (HDMI_REG_BASE_OFFS  + 0x000004a4)
#define HWIO_HDMI_STATUS_FLAGS_DDC_TIMER_STATUS2_OFFS                                (HDMI_REG_BASE_OFFS  + 0x000004a8)
#define HWIO_HDMI_CED_DDC_CTRL_OFFS                                                  (HDMI_REG_BASE_OFFS  + 0x000004ac)
#define HWIO_HDMI_CED_DDC_TIMER_CTRL_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x000004b0)
#define HWIO_HDMI_CED_DDC_TIMER_CTRL2_OFFS                                           (HDMI_REG_BASE_OFFS  + 0x000004b4)
#define HWIO_HDMI_CED_DDC_STATUS_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000004b8)
#define HWIO_HDMI_CED_DDC_TIMER_STATUS_OFFS                                          (HDMI_REG_BASE_OFFS  + 0x000004bc)
#define HWIO_HDMI_CED_DDC_TIMER_STATUS2_OFFS                                         (HDMI_REG_BASE_OFFS  + 0x000004c0)
#define HWIO_HDMI_CED_ERR_COUNT0_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000004c4)
#define HWIO_HDMI_CED_ERR_COUNT1_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x000004c8)
#define HWIO_HDMI_HW_DDC_CTRL_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x000004cc)
#define HWIO_HDMI_HDCP2P2_DDC_SW_TRIGGER_OFFS                                        (HDMI_REG_BASE_OFFS  + 0x000004d0)
#define HWIO_HDMI_AUDIO_METADATA_HDR_OFFS                                            (HDMI_REG_BASE_OFFS  + 0x000004d4)
#define HWIO_HDMI_AUDIO_METADATA_0_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004d8)
#define HWIO_HDMI_AUDIO_METADATA_1_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004dc)
#define HWIO_HDMI_AUDIO_METADATA_2_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004e0)
#define HWIO_HDMI_AUDIO_METADATA_3_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004e4)
#define HWIO_HDMI_AUDIO_METADATA_4_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004e8)
#define HWIO_HDMI_AUDIO_METADATA_5_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004ec)
#define HWIO_HDMI_AUDIO_METADATA_6_OFFS                                              (HDMI_REG_BASE_OFFS  + 0x000004f0)
#define HWIO_HDMI_HDCP_BLOCK_COLOR0_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x000004f8)
#define HWIO_HDMI_HDCP_BLOCK_COLOR1_OFFS                                             (HDMI_REG_BASE_OFFS  + 0x000004fc)
#define HWIO_HDMI_HDCP_STATUS_OFFS                                                   (HDMI_REG_BASE_OFFS  + 0x00000500)
#define HWIO_HDMI_HDCP_INT_CTRL2_OFFS                                                (HDMI_REG_BASE_OFFS  + 0x00000504)
#define HWIO_HDMI_DEBUG_BUS_OFFS                                                     (HDMI_REG_BASE_OFFS  + 0x00000508)
/*----------------------------------------------------------------------------
 * MODULE: HDMI_PHY
 *--------------------------------------------------------------------------*/
#define HDMI_PHY_REG_BASE_OFFS                                                                    (MDSS_BASE_OFFS  + 0x000a1200)
#define HWIO_HDMI_PHY_HDMI_PHY_CFG_OFFS                                                      (HDMI_PHY_REG_BASE_OFFS  + 0x00000000)
#define HWIO_HDMI_PHY_HDMI_PHY_PD_CTL_OFFS                                                   (HDMI_PHY_REG_BASE_OFFS  + 0x00000004)
#define HWIO_HDMI_PHY_HDMI_PHY_MODE_OFFS                                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000008)
#define HWIO_HDMI_PHY_HDMI_PHY_MISR_CLEAR_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_CFG0_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000010)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_CFG1_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000014)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_PRBS_SEED_BYTE0_OFFS                                  (HDMI_PHY_REG_BASE_OFFS  + 0x00000018)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_PRBS_SEED_BYTE1_OFFS                                  (HDMI_PHY_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_PATTERN0_OFFS                                    (HDMI_PHY_REG_BASE_OFFS  + 0x00000020)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_PATTERN1_OFFS                                    (HDMI_PHY_REG_BASE_OFFS  + 0x00000024)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_CFG0_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000028)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_CFG1_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_PRBS_SEED_BYTE0_OFFS                                  (HDMI_PHY_REG_BASE_OFFS  + 0x00000030)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_PRBS_SEED_BYTE1_OFFS                                  (HDMI_PHY_REG_BASE_OFFS  + 0x00000034)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_PATTERN0_OFFS                                    (HDMI_PHY_REG_BASE_OFFS  + 0x00000038)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_PATTERN1_OFFS                                    (HDMI_PHY_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_HDMI_PHY_HDMI_PHY_DEBUG_BUS_SEL_OFFS                                            (HDMI_PHY_REG_BASE_OFFS  + 0x00000040)
#define HWIO_HDMI_PHY_HDMI_PHY_TXCAL_CFG0_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x00000044)
#define HWIO_HDMI_PHY_HDMI_PHY_TXCAL_CFG1_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x00000048)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_LANE_CTL_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_LANE_CTL_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x00000050)
#define HWIO_HDMI_PHY_HDMI_PHY_LANE_BIST_CONFIG_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x00000054)
#define HWIO_HDMI_PHY_HDMI_PHY_CLOCK_OFFS                                                    (HDMI_PHY_REG_BASE_OFFS  + 0x00000058)
#define HWIO_HDMI_PHY_HDMII_PHY_MISC1_OFFS                                                   (HDMI_PHY_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_HDMI_PHY_HDMI_PHY_MISC2_OFFS                                                    (HDMI_PHY_REG_BASE_OFFS  + 0x00000060)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_STATUS0_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000064)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_STATUS1_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000068)
#define HWIO_HDMI_PHY_HDMI_PHY_TX0_TX1_BIST_STATUS2_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_STATUS0_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000070)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_STATUS1_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000074)
#define HWIO_HDMI_PHY_HDMI_PHY_TX2_TX3_BIST_STATUS2_OFFS                                     (HDMI_PHY_REG_BASE_OFFS  + 0x00000078)
#define HWIO_HDMI_PHY_HDMI_PHY_PRE_MISR_STATUS0_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x0000007c)
#define HWIO_HDMI_PHY_HDMI_PHY_PRE_MISR_STATUS1_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x00000080)
#define HWIO_HDMI_PHY_HDMI_PHY_PRE_MISR_STATUS2_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x00000084)
#define HWIO_HDMI_PHY_HDMI_PHY_PRE_MISR_STATUS3_OFFS                                         (HDMI_PHY_REG_BASE_OFFS  + 0x00000088)
#define HWIO_HDMI_PHY_HDMI_PHY_POST_MISR_STATUS0_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_HDMI_PHY_HDMI_PHY_POST_MISR_STATUS1_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000090)
#define HWIO_HDMI_PHY_HDMI_PHY_POST_MISR_STATUS2_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000094)
#define HWIO_HDMI_PHY_HDMI_PHY_POST_MISR_STATUS3_OFFS                                        (HDMI_PHY_REG_BASE_OFFS  + 0x00000098)
#define HWIO_HDMI_PHY_HDMI_PHY_STATUS_OFFS                                                   (HDMI_PHY_REG_BASE_OFFS  + 0x0000009c)
#define HWIO_HDMI_PHY_HDMI_PHY_MISC3_STATUS_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000a0)
#define HWIO_HDMI_PHY_HDMI_PHY_MISC4_STATUS_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_HDMI_PHY_HDMI_PHY_DEBUG_BUS0_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_HDMI_PHY_HDMI_PHY_DEBUG_BUS1_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_HDMI_PHY_HDMI_PHY_DEBUG_BUS2_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_HDMI_PHY_HDMI_PHY_DEBUG_BUS3_OFFS                                               (HDMI_PHY_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_HDMI_PHY_HDMI_PHY_REVISION_ID0_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000b8)
#define HWIO_HDMI_PHY_HDMI_PHY_REVISION_ID1_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000bc)
#define HWIO_HDMI_PHY_HDMI_PHY_REVISION_ID2_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000c0)
#define HWIO_HDMI_PHY_HDMI_PHY_REVISION_ID3_OFFS                                             (HDMI_PHY_REG_BASE_OFFS  + 0x000000c4)
/*----------------------------------------------------------------------------
 * MODULE: ROT
 *--------------------------------------------------------------------------*/
#define ROT_REG_BASE_OFFS         (MDSS_BASE_OFFS  + 0x000a8800)
/*----------------------------------------------------------------------------
 * MODULE: ROT_ROTTOP
 *--------------------------------------------------------------------------*/
#define ROT_ROTTOP_REG_BASE_OFFS                                            (MDSS_BASE_OFFS  + 0x000a8800)
#define HWIO_ROT_ROTTOP_HW_VERSION_OFFS                                (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_ROT_ROTTOP_CLK_CTRL_OFFS                                  (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_ROT_ROTTOP_CLK_STATUS_OFFS                                (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_ROT_ROTTOP_ROT_NEWROI_PRIOR_TO_START_OFFS                 (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_ROT_ROTTOP_SW_RESET_OFFS                                  (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_ROT_ROTTOP_SW_RESET_CTRL_OFFS                             (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_ROT_ROTTOP_SW_RESET_OVERRIDE_OFFS                         (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_ROT_ROTTOP_INTR_EN_OFFS                                   (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_ROT_ROTTOP_INTR_STATUS_OFFS                               (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_ROT_ROTTOP_INTR_CLEAR_OFFS                                (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_ROT_ROTTOP_START_CTRL_OFFS                                (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000040)
#define HWIO_ROT_ROTTOP_STATUS_OFFS                                    (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000044)
#define HWIO_ROT_ROTTOP_OP_MODE_OFFS                                   (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_ROT_ROTTOP_DNSC_OFFS                                      (ROT_ROTTOP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_ROT_ROTTOP_DEBUGBUS_CTRL_OFFS                             (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_ROT_ROTTOP_DEBUGBUS_STATUS_OFFS                           (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_ROT_ROTTOP_MISR_SEL_OFFS                                  (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_ROT_ROTTOP_MISR_CTRL_OFFS                                 (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_ROT_ROTTOP_MISR_SIGN_P0_OFFS                              (ROT_ROTTOP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_ROT_ROTTOP_MISR_SIGN_P1_OFFS                              (ROT_ROTTOP_REG_BASE_OFFS  + 0x0000006c)
/*----------------------------------------------------------------------------
 * MODULE: ROT_SSPP
 *--------------------------------------------------------------------------*/
#define ROT_SSPP_REG_BASE_OFFS                                                     (MDSS_BASE_OFFS  + 0x000a8900)
#define HWIO_ROT_SSPP_SRC_SIZE_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000000)
#define HWIO_ROT_SSPP_SRC_IMG_SIZE_OFFS                                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000004)
#define HWIO_ROT_SSPP_SRC_XY_OFFS                                             (ROT_SSPP_REG_BASE_OFFS  + 0x00000008)
#define HWIO_ROT_SSPP_OUT_SIZE_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_ROT_SSPP_OUT_XY_OFFS                                             (ROT_SSPP_REG_BASE_OFFS  + 0x00000010)
#define HWIO_ROT_SSPP_SRC0_ADDR_OFFS                                          (ROT_SSPP_REG_BASE_OFFS  + 0x00000014)
#define HWIO_ROT_SSPP_SRC1_ADDR_OFFS                                          (ROT_SSPP_REG_BASE_OFFS  + 0x00000018)
#define HWIO_ROT_SSPP_SRC2_ADDR_OFFS                                          (ROT_SSPP_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_ROT_SSPP_SRC3_ADDR_OFFS                                          (ROT_SSPP_REG_BASE_OFFS  + 0x00000020)
#define HWIO_ROT_SSPP_SRC_YSTRIDE0_OFFS                                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000024)
#define HWIO_ROT_SSPP_SRC_YSTRIDE1_OFFS                                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000028)
#define HWIO_ROT_SSPP_TILE_FRAME_SIZE_OFFS                                    (ROT_SSPP_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_ROT_SSPP_SRC_FORMAT_OFFS                                         (ROT_SSPP_REG_BASE_OFFS  + 0x00000030)
#define HWIO_ROT_SSPP_SRC_UNPACK_PATTERN_OFFS                                 (ROT_SSPP_REG_BASE_OFFS  + 0x00000034)
#define HWIO_ROT_SSPP_SRC_OP_MODE_OFFS                                        (ROT_SSPP_REG_BASE_OFFS  + 0x00000038)
#define HWIO_ROT_SSPP_SRC_CONSTANT_COLOR_OFFS                                 (ROT_SSPP_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_ROT_SSPP_FETCH_CONFIG_OFFS                                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000048)
#define HWIO_ROT_SSPP_VC1_RANGE_OFFS                                          (ROT_SSPP_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000050)
#define HWIO_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000054)
#define HWIO_ROT_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                       (ROT_SSPP_REG_BASE_OFFS  + 0x00000058)
#define HWIO_ROT_SSPP_DANGER_LUT_OFFS                                         (ROT_SSPP_REG_BASE_OFFS  + 0x00000060)
#define HWIO_ROT_SSPP_SAFE_LUT_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000064)
#define HWIO_ROT_SSPP_CREQ_LUT_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000068)
#define HWIO_ROT_SSPP_QOS_CTRL_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x0000006c)
#define HWIO_ROT_SSPP_SRC_ADDR_SW_STATUS_OFFS                                 (ROT_SSPP_REG_BASE_OFFS  + 0x00000070)
#define HWIO_ROT_SSPP_CURRENT_SRC0_ADDR_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x000000a4)
#define HWIO_ROT_SSPP_CURRENT_SRC1_ADDR_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x000000a8)
#define HWIO_ROT_SSPP_CURRENT_SRC2_ADDR_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x000000ac)
#define HWIO_ROT_SSPP_CURRENT_SRC3_ADDR_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x000000b0)
#define HWIO_ROT_SSPP_DECIMATION_CONFIG_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x000000b4)
#define HWIO_ROT_SSPP_FETCH_SMP_WR_PLANE0_OFFS                                (ROT_SSPP_REG_BASE_OFFS  + 0x000000d0)
#define HWIO_ROT_SSPP_FETCH_SMP_WR_PLANE1_OFFS                                (ROT_SSPP_REG_BASE_OFFS  + 0x000000d4)
#define HWIO_ROT_SSPP_FETCH_SMP_WR_PLANE2_OFFS                                (ROT_SSPP_REG_BASE_OFFS  + 0x000000d8)
#define HWIO_ROT_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                               (ROT_SSPP_REG_BASE_OFFS  + 0x000000e0)
#define HWIO_ROT_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                               (ROT_SSPP_REG_BASE_OFFS  + 0x000000e4)
#define HWIO_ROT_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                               (ROT_SSPP_REG_BASE_OFFS  + 0x000000e8)
#define HWIO_ROT_SSPP_FILL_LEVELS_OFFS                                        (ROT_SSPP_REG_BASE_OFFS  + 0x000000f0)
#define HWIO_ROT_SSPP_STATUS_OFFS                                             (ROT_SSPP_REG_BASE_OFFS  + 0x000000f4)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C0_LR_OFFS                                   (ROT_SSPP_REG_BASE_OFFS  + 0x00000100)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C0_TB_OFFS                                   (ROT_SSPP_REG_BASE_OFFS  + 0x00000104)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C0_REQ_PIXELS_OFFS                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000108)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C1C2_LR_OFFS                                 (ROT_SSPP_REG_BASE_OFFS  + 0x00000110)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C1C2_TB_OFFS                                 (ROT_SSPP_REG_BASE_OFFS  + 0x00000114)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C1C2_REQ_PIXELS_OFFS                         (ROT_SSPP_REG_BASE_OFFS  + 0x00000118)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C3_LR_OFFS                                   (ROT_SSPP_REG_BASE_OFFS  + 0x00000120)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C3_TB_OFFS                                   (ROT_SSPP_REG_BASE_OFFS  + 0x00000124)
#define HWIO_ROT_SSPP_SW_PIX_EXT_C3_REQ_PIXELS_OFFS                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000128)
#define HWIO_ROT_SSPP_TRAFFIC_SHAPER_OFFS                                     (ROT_SSPP_REG_BASE_OFFS  + 0x00000130)
#define HWIO_ROT_SSPP_CDP_CNTL_OFFS                                           (ROT_SSPP_REG_BASE_OFFS  + 0x00000134)
#define HWIO_ROT_SSPP_UBWC_ERROR_STATUS_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x00000138)
#define HWIO_ROT_SSPP_SW_CROP_W_C0C3_OFFS                                     (ROT_SSPP_REG_BASE_OFFS  + 0x00000140)
#define HWIO_ROT_SSPP_SW_CROP_W_C1C2_OFFS                                     (ROT_SSPP_REG_BASE_OFFS  + 0x00000144)
#define HWIO_ROT_SSPP_SW_CROP_H_C0C3_OFFS                                     (ROT_SSPP_REG_BASE_OFFS  + 0x00000148)
#define HWIO_ROT_SSPP_SW_CROP_H_C1C2_OFFS                                     (ROT_SSPP_REG_BASE_OFFS  + 0x0000014c)
#define HWIO_ROT_SSPP_TRAFFIC_SHAPER_PREFILL_OFFS                             (ROT_SSPP_REG_BASE_OFFS  + 0x00000150)
#define HWIO_ROT_SSPP_OUT_SIZE_REC1_OFFS                                      (ROT_SSPP_REG_BASE_OFFS  + 0x00000160)
#define HWIO_ROT_SSPP_OUT_XY_REC1_OFFS                                        (ROT_SSPP_REG_BASE_OFFS  + 0x00000164)
#define HWIO_ROT_SSPP_SRC_XY_REC1_OFFS                                        (ROT_SSPP_REG_BASE_OFFS  + 0x00000168)
#define HWIO_ROT_SSPP_SRC_SIZE_REC1_OFFS                                      (ROT_SSPP_REG_BASE_OFFS  + 0x0000016c)
#define HWIO_ROT_SSPP_MULTI_REC_OP_MODE_OFFS                                  (ROT_SSPP_REG_BASE_OFFS  + 0x00000170)
#define HWIO_ROT_SSPP_SRC_FORMAT_REC1_OFFS                                    (ROT_SSPP_REG_BASE_OFFS  + 0x00000174)
#define HWIO_ROT_SSPP_SRC_UNPACK_PATTERN_REC1_OFFS                            (ROT_SSPP_REG_BASE_OFFS  + 0x00000178)
#define HWIO_ROT_SSPP_SRC_OP_MODE_REC1_OFFS                                   (ROT_SSPP_REG_BASE_OFFS  + 0x0000017c)
#define HWIO_ROT_SSPP_SRC_CONSTANT_COLOR_REC1_OFFS                            (ROT_SSPP_REG_BASE_OFFS  + 0x00000180)
/*----------------------------------------------------------------------------
 * MODULE: ROT_WB
 *--------------------------------------------------------------------------*/
#define ROT_WB_REG_BASE_OFFS                                                    (MDSS_BASE_OFFS  + 0x000a8b00)
#define HWIO_ROT_WB_DST_FORMAT_OFFS                                        (ROT_WB_REG_BASE_OFFS  + 0x00000000)
#define HWIO_ROT_WB_DST_OP_MODE_OFFS                                       (ROT_WB_REG_BASE_OFFS  + 0x00000004)
#define HWIO_ROT_WB_DST_PACK_PATTERN_OFFS                                  (ROT_WB_REG_BASE_OFFS  + 0x00000008)
#define HWIO_ROT_WB_DST0_ADDR_OFFS                                         (ROT_WB_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_ROT_WB_DST1_ADDR_OFFS                                         (ROT_WB_REG_BASE_OFFS  + 0x00000010)
#define HWIO_ROT_WB_DST2_ADDR_OFFS                                         (ROT_WB_REG_BASE_OFFS  + 0x00000014)
#define HWIO_ROT_WB_DST3_ADDR_OFFS                                         (ROT_WB_REG_BASE_OFFS  + 0x00000018)
#define HWIO_ROT_WB_DST_YSTRIDE0_OFFS                                      (ROT_WB_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_ROT_WB_DST_YSTRIDE1_OFFS                                      (ROT_WB_REG_BASE_OFFS  + 0x00000020)
#define HWIO_ROT_WB_DST_DITHER_BITDEPTH_OFFS                               (ROT_WB_REG_BASE_OFFS  + 0x00000024)
#define HWIO_ROT_WB_DITHER_MATRIX_ROW0_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000030)
#define HWIO_ROT_WB_DITHER_MATRIX_ROW1_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000034)
#define HWIO_ROT_WB_DITHER_MATRIX_ROW2_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000038)
#define HWIO_ROT_WB_DITHER_MATRIX_ROW3_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_ROT_WB_TRAFFIC_SHAPER_WR_CLIENT_OFFS                          (ROT_WB_REG_BASE_OFFS  + 0x00000040)
#define HWIO_ROT_WB_DST_WRITE_CONFIG_OFFS                                  (ROT_WB_REG_BASE_OFFS  + 0x00000048)
#define HWIO_ROT_WB_ROTATOR_PIPE_DOWNSCALER_OFFS                           (ROT_WB_REG_BASE_OFFS  + 0x00000054)
#define HWIO_ROT_WB_OUT_SIZE_OFFS                                          (ROT_WB_REG_BASE_OFFS  + 0x00000074)
#define HWIO_ROT_WB_DST_ALPHA_X_VALUE_OFFS                                 (ROT_WB_REG_BASE_OFFS  + 0x00000078)
#define HWIO_ROT_WB_HW_VERSION_OFFS                                        (ROT_WB_REG_BASE_OFFS  + 0x00000080)
#define HWIO_ROT_WB_DANGER_LUT_OFFS                                        (ROT_WB_REG_BASE_OFFS  + 0x00000084)
#define HWIO_ROT_WB_SAFE_LUT_OFFS                                          (ROT_WB_REG_BASE_OFFS  + 0x00000088)
#define HWIO_ROT_WB_CREQ_LUT_OFFS                                          (ROT_WB_REG_BASE_OFFS  + 0x0000008c)
#define HWIO_ROT_WB_QOS_CTRL_OFFS                                          (ROT_WB_REG_BASE_OFFS  + 0x00000090)
#define HWIO_ROT_WB_CSC_MATRIX_COEFF_0_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000260)
#define HWIO_ROT_WB_CSC_MATRIX_COEFF_1_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000264)
#define HWIO_ROT_WB_CSC_MATRIX_COEFF_2_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000268)
#define HWIO_ROT_WB_CSC_MATRIX_COEFF_3_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x0000026c)
#define HWIO_ROT_WB_CSC_MATRIX_COEFF_4_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000270)
#define HWIO_ROT_WB_CSC_COMP0_PRECLAMP_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000274)
#define HWIO_ROT_WB_CSC_COMP1_PRECLAMP_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000278)
#define HWIO_ROT_WB_CSC_COMP2_PRECLAMP_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x0000027c)
#define HWIO_ROT_WB_CSC_COMP0_POSTCLAMP_OFFS                               (ROT_WB_REG_BASE_OFFS  + 0x00000280)
#define HWIO_ROT_WB_CSC_COMP1_POSTCLAMP_OFFS                               (ROT_WB_REG_BASE_OFFS  + 0x00000284)
#define HWIO_ROT_WB_CSC_COMP2_POSTCLAMP_OFFS                               (ROT_WB_REG_BASE_OFFS  + 0x00000288)
#define HWIO_ROT_WB_CSC_COMP0_PREBIAS_OFFS                                 (ROT_WB_REG_BASE_OFFS  + 0x0000028c)
#define HWIO_ROT_WB_CSC_COMP1_PREBIAS_OFFS                                 (ROT_WB_REG_BASE_OFFS  + 0x00000290)
#define HWIO_ROT_WB_CSC_COMP2_PREBIAS_OFFS                                 (ROT_WB_REG_BASE_OFFS  + 0x00000294)
#define HWIO_ROT_WB_CSC_COMP0_POSTBIAS_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x00000298)
#define HWIO_ROT_WB_CSC_COMP1_POSTBIAS_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x0000029c)
#define HWIO_ROT_WB_CSC_COMP2_POSTBIAS_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x000002a0)
#define HWIO_ROT_WB_DST_ADDR_SW_STATUS_OFFS                                (ROT_WB_REG_BASE_OFFS  + 0x000002b0)
#define HWIO_ROT_WB_CDP_CNTL_OFFS                                          (ROT_WB_REG_BASE_OFFS  + 0x000002b4)
#define HWIO_ROT_WB_STATUS_OFFS                                            (ROT_WB_REG_BASE_OFFS  + 0x000002b8)
#define HWIO_ROT_WB_UBWC_ERROR_STATUS_OFFS                                 (ROT_WB_REG_BASE_OFFS  + 0x000002bc)
#define HWIO_ROT_WB_OUT_IMG_SIZE_OFFS                                      (ROT_WB_REG_BASE_OFFS  + 0x000002c0)
#define HWIO_ROT_WB_OUT_XY_OFFS                                            (ROT_WB_REG_BASE_OFFS  + 0x000002c4)
/*----------------------------------------------------------------------------
 * MODULE: ROT_REGDMA
 *--------------------------------------------------------------------------*/
#define ROT_REGDMA_REG_BASE_OFFS  (MDSS_BASE_OFFS  + 0x000a8e00)
/*----------------------------------------------------------------------------
 * MODULE: ROT_REGDMA_RAM
 *--------------------------------------------------------------------------*/
#define ROT_REGDMA_RAM_REG_BASE_OFFS                                            (MDSS_BASE_OFFS  + 0x000a8e00)
#define HWIO_ROT_REGDMA_RAM_REGDMA_CMD_RAM_i_OFFS(i)                       (ROT_REGDMA_RAM_REG_BASE_OFFS  + 0x00000000 + 0x4 * (i))
/*----------------------------------------------------------------------------
 * MODULE: ROT_REGDMA_CSR
 *--------------------------------------------------------------------------*/
#define ROT_REGDMA_CSR_REG_BASE_OFFS                                                                     (MDSS_BASE_OFFS  + 0x000aae00)
#define HWIO_ROT_REGDMA_CSR_REGDMA_OP_MODE_OFFS                                                     (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000000)
#define HWIO_ROT_REGDMA_CSR_REGDMA_VERSION_OFFS                                                     (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000004)
#define HWIO_ROT_REGDMA_CSR_REGDMA_QUEUE_0_SUBMIT_OFFS                                              (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000010)
#define HWIO_ROT_REGDMA_CSR_REGDMA_QUEUE_0_STATUS_OFFS                                              (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000014)
#define HWIO_ROT_REGDMA_CSR_REGDMA_QUEUE_1_SUBMIT_OFFS                                              (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000018)
#define HWIO_ROT_REGDMA_CSR_REGDMA_QUEUE_1_STATUS_OFFS                                              (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x0000001c)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_0_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000020)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_0_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000024)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_1_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000028)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_1_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x0000002c)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_2_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000030)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_2_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000034)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_LO_3_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000038)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_HI_3_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x0000003c)
#define HWIO_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL_OFFS                                                (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000040)
#define HWIO_ROT_REGDMA_CSR_REGDMA_WD_TIMER_CTL2_OFFS                                               (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000044)
#define HWIO_ROT_REGDMA_CSR_REGDMA_WD_TIMER_LOAD_VALUE_OFFS                                         (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000048)
#define HWIO_ROT_REGDMA_CSR_REGDMA_WD_TIMER_STATUS_VALUE_OFFS                                       (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x0000004c)
#define HWIO_ROT_REGDMA_CSR_REGDMA_INT_STATUS_OFFS                                                  (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000050)
#define HWIO_ROT_REGDMA_CSR_REGDMA_INT_EN_OFFS                                                      (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000054)
#define HWIO_ROT_REGDMA_CSR_REGDMA_INT_CLEAR_OFFS                                                   (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000058)
#define HWIO_ROT_REGDMA_CSR_REGDMA_BLOCK_STATUS_OFFS                                                (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x0000005c)
#define HWIO_ROT_REGDMA_CSR_REGDMA_INVALID_CMD_RAM_OFFSET_OFFS                                      (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000060)
#define HWIO_ROT_REGDMA_CSR_REGDMA_FSM_STATE_OFFS                                                   (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000064)
#define HWIO_ROT_REGDMA_CSR_REGDMA_DEBUG_SEL_OFFS                                                   (ROT_REGDMA_CSR_REG_BASE_OFFS  + 0x00000068)
/*----------------------------------------------------------------------------
 * MODULE: ROT_QDSS
 *--------------------------------------------------------------------------*/
#define ROT_QDSS_REG_BASE_OFFS                                                                      (MDSS_BASE_OFFS  + 0x000aaf00)
#define HWIO_ROT_QDSS_QDSS_CONFIG_OFFS                                                              (ROT_QDSS_REG_BASE_OFFS  + 0x00000000)
#define HWIO_ROT_QDSS_QDSS_ATB_DATA_ENABLE0_OFFS                                                    (ROT_QDSS_REG_BASE_OFFS  + 0x00000004)
#define HWIO_ROT_QDSS_QDSS_ATB_DATA_ENABLE1_OFFS                                                    (ROT_QDSS_REG_BASE_OFFS  + 0x00000008)
#define HWIO_ROT_QDSS_QDSS_ATB_DATA_ENABLE2_OFFS                                                    (ROT_QDSS_REG_BASE_OFFS  + 0x0000000c)
#define HWIO_ROT_QDSS_QDSS_ATB_DATA_ENABLE3_OFFS                                                    (ROT_QDSS_REG_BASE_OFFS  + 0x00000010)
#define HWIO_ROT_QDSS_QDSS_CLK_CTRL_OFFS                                                            (ROT_QDSS_REG_BASE_OFFS  + 0x00000014)
#define HWIO_ROT_QDSS_QDSS_CLK_STATUS_OFFS                                                          (ROT_QDSS_REG_BASE_OFFS  + 0x00000018)



/*----------------------------------------------------------------------------
 * MODULE: VBIF_SDE
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_VBIF_SDE_REG_BASE                                                                         (MDSS_BASE_OFFS + 0x000b0000)
#define HWIO_MMSS_VBIF_VBIF_VERSION_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000000)
#define HWIO_MMSS_VBIF_VBIF_CLKON_OFFS                                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000004)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000008)
#define HWIO_MMSS_VBIF_VBIF_CLK_FORCE_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000010)
#define HWIO_MMSS_VBIF_VBIF_PRILVL_ACT_PROP_EN_OFFS                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000014)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_REQPRI_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000018)
#define HWIO_MMSS_VBIF_VBIF_QOS_OVERRIDE_PRILVL_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_EN_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000030)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000034)
#define HWIO_MMSS_VBIF_VBIF_FIXED_SORT_SEL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000038)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_SORT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000003c)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_L_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000040)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_BASE_H_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000044)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_L_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000048)
#define HWIO_MMSS_VBIF_VBIF_ARANGE1_HIGH_H_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000004c)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_SORT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000050)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_L_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000060)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_BASE_H_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000064)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_L_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000068)
#define HWIO_MMSS_VBIF_VBIF_ARANGE2_HIGH_H_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000006c)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000070)
#define HWIO_MMSS_VBIF_VBIF_ABIT_SORT_CONF_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000074)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_SORT_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000078)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000007c)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_BASE_H_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000080)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000084)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE1_HIGH_H_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000088)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_SORT_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000008c)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000090)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_BASE_H_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000094)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000098)
#define HWIO_MMSS_VBIF_VBIF_VA_ARANGE2_HIGH_H_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000009c)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000a0)
#define HWIO_MMSS_VBIF_VBIF_VA_ABIT_SORT_CONF_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000a4)
#define HWIO_MMSS_VBIF_VBIF_GATE_OFF_WRREQ_EN_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000a8)
#define HWIO_MMSS_VBIF_VBIF_WRITE_GATHER_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000b4)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF2_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000b8)
#define HWIO_MMSS_VBIF_VBIF_IN_RD_LIM_CONF3_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000bc)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000c4)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF2_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000c8)
#define HWIO_MMSS_VBIF_VBIF_IN_WR_LIM_CONF3_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000cc)
#define HWIO_MMSS_VBIF_VBIF_OUT_RD_LIM_CONF0_OFFS                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_VBIF_VBIF_OUT_WR_LIM_CONF0_OFFS                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUT_MAX_BURST_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000f8)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF2_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000000fc)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000100)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000104)
#define HWIO_MMSS_VBIF_VBIF_ARB_LCB_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000108)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000124)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF0_OFFS                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000160)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AMEMTYPE_CONF1_OFFS                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000164)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OFFS                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000168)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINST_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ASHARED_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000170)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AINNERSHARED_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000174)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_EN_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000178)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_AOOO_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_VBIF_VBIF_OUT_AXI_ANOALLOCATE_OFFS                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000180)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_OFFS                                                                 (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000184)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000190)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000194)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000198)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_OFFS                                                                    (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_VBIF_VBIF_ERR_INFO_1_OFFS                                                                 (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000001a4)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_OUT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OFFS                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00002000)
#define HWIO_MMSS_VBIF_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_OFFS                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00002004)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000200)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000204)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000208)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_CTRL_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000210)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000214)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000218)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_OFFS                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000220)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_OFFS                                                          (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_OUT_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000230)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000240)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000244)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000248)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_OFFS                                                                  (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_OFFS                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000250)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_OFFS                                                                   (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000260)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_OFFS                                                              (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000270)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_ENn_OFFS(n)                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000300 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLRn_OFFS(n)                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SELn_OFFS(n)                                                           (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Ln_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_Hn_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_ENn_OFFS(n)                                                        (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_CLRn_OFFS(n)                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Ln_OFFS(n)                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000440 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT_Hn_OFFS(n)                                                         (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000460 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_CFG_An_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000480 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_COUNTER_OFFS                                                               (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000490)
#define HWIO_MMSS_VBIF_VBIF_MISR_CLR_An_OFFS(n)                                                             (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000494 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_A0_SIGn_OFFS(n)                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000004a4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_MISR_A1_SIGn_OFFS(n)                                                            (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x000004c4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_00_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000550)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_00_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000554)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_01_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000558)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_01_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000055c)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_10_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000560)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_10_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000564)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_RP_REMAP_11_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000568)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_RP_REMAP_11_OFFS                                                       (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000056c)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_00_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000570)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_00_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000574)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_01_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000578)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_01_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000057c)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_10_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000580)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_10_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000584)
#define HWIO_MMSS_VBIF_VBIF_XINL_QOS_LVL_REMAP_11_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00000588)
#define HWIO_MMSS_VBIF_VBIF_XINH_QOS_LVL_REMAP_11_OFFS                                                      (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x0000058c)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_OFFS                                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00001030)
#define HWIO_MMSS_VBIF_VBIF_STM_EN_OFFS                                                                     (MMSS_VBIF_VBIF_SDE_REG_BASE      + 0x00001040)


/*----------------------------------------------------------------------------
 * MODULE: VBIF_NRT_VBIF_ROT
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_NRT_VBIF_ROT_REG_BASE                                                                         (MDSS_BASE_OFFS      + 0x000b8000)
#define HWIO_MMSS_VBIF_NRT_VBIF_VERSION_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000000)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLKON_OFFS                                                                      (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000004)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000008)
#define HWIO_MMSS_VBIF_NRT_VBIF_CLK_FORCE_CTRL1_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000000c)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_EN_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000010)
#define HWIO_MMSS_VBIF_NRT_VBIF_PRILVL_ACT_PROP_EN_OFFS                                                         (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000014)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_REQPRI_OFFS                                                        (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000018)
#define HWIO_MMSS_VBIF_NRT_VBIF_QOS_OVERRIDE_PRILVL_OFFS                                                        (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000001c)
#define HWIO_MMSS_VBIF_NRT_VBIF_WRITE_GATHER_EN_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000ac)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_RD_LIM_CONF0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000b0)
#define HWIO_MMSS_VBIF_NRT_VBIF_IN_WR_LIM_CONF0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000c0)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_RD_LIM_CONF0_OFFS                                                           (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d0)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_WR_LIM_CONF0_OFFS                                                           (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d4)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUT_MAX_BURST_OFFS                                                          (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000d8)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_CTL_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000f0)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_ARB_CONF0_OFFS                                                              (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000000f4)
#define HWIO_MMSS_VBIF_NRT_VBIF_FIXED_ARB_CONF0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000100)
#define HWIO_MMSS_VBIF_NRT_VBIF_ARB_LCB_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000108)
#define HWIO_MMSS_VBIF_NRT_VBIF_ROUND_ROBIN_QOS_ARB_OFFS                                                        (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000124)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AMEMTYPE_CONF0_OFFS                                                     (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000160)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OVERRIDE_EN_OFFS                                                  (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000168)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINST_OFFS                                                              (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000016c)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ASHARED_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000170)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AINNERSHARED_OFFS                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000174)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_EN_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000178)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_AOOO_OFFS                                                               (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000017c)
#define HWIO_MMSS_VBIF_NRT_VBIF_OUT_AXI_ANOALLOCATE_OFFS                                                        (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000180)
#define HWIO_MMSS_VBIF_NRT_VBIF_WD_TIMEOUT_OFFS                                                                 (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000184)
#define HWIO_MMSS_VBIF_NRT_VBIF_PND_ERR_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000190)
#define HWIO_MMSS_VBIF_NRT_VBIF_SRC_ERR_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000194)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_MASK_OFFS                                                                   (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000198)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_CLR_OFFS                                                                    (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000019c)
#define HWIO_MMSS_VBIF_NRT_VBIF_ERR_INFO_OFFS                                                                   (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001a0)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_CTL_OFFS                                                               (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001b0)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_TEST_OUT_OFFS                                                               (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000001b4)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL0_OFFS                                          (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00002000)
#define HWIO_MMSS_VBIF_NRT_VBIF_DDR_OUTPUT_RECOVERABLE_HALT_CTRL1_OFFS                                          (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00002004)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000200)
#define HWIO_MMSS_VBIF_NRT_VBIF_XIN_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000204)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL0_OFFS                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000208)
#define HWIO_MMSS_VBIF_NRT_VBIF_AXI_HALT_CTRL1_OFFS                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000020c)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_CTRL_OFFS                                                          (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000210)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000214)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS1_CTRL1_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000218)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL0_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000021c)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS2_CTRL1_OFFS                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000220)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_AHB_CTRL_OFFS                                                          (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000022c)
#define HWIO_MMSS_VBIF_NRT_VBIF_TEST_BUS_OUT_OFFS                                                               (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000230)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF0_OFFS                                                                  (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000240)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF1_OFFS                                                                  (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000244)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF2_OFFS                                                                  (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000248)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_CONF3_OFFS                                                                  (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x0000024c)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_TEST_VALUE_OFFS                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000250)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_CONF_OFFS                                                                   (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000260)
#define HWIO_MMSS_VBIF_NRT_VBIF_WR_BUF_FOR_AP_OFFS                                                              (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000270)
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_ENn_OFFS(n)                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000300 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_CLRn_OFFS(n)                                                           (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_SELn_OFFS(n)                                                           (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Ln_OFFS(n)                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_CNT_Hn_OFFS(n)                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_ENn_OFFS(n)                                                        (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_CLRn_OFFS(n)                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Ln_OFFS(n)                                                         (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000440 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_PERF_PWR_CNT_Hn_OFFS(n)                                                         (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000460 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CFG_An_OFFS(n)                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000480 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_COUNTER_OFFS                                                               (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000490)
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_CLR_An_OFFS(n)                                                             (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000494 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_MISR_A0_SIGn_OFFS(n)                                                            (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x000004a4 + 0x4 * (n))
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_00_OFFS                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000550)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_01_OFFS                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000558)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_10_OFFS                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000560)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_RP_REMAP_11_OFFS                                                       (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000568)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_00_OFFS                                                      (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000570)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_01_OFFS                                                      (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000578)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_10_OFFS                                                      (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000580)
#define HWIO_MMSS_VBIF_NRT_VBIF_XINL_QOS_LVL_REMAP_11_OFFS                                                      (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00000588)
#define HWIO_MMSS_VBIF_NRT_VBIF_ATB_EN_OFFS                                                                     (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00001030)
#define HWIO_MMSS_VBIF_NRT_VBIF_STM_EN_OFFS                                                                     (MMSS_VBIF_NRT_VBIF_ROT_REG_BASE      + 0x00001040)


#endif /* __MDSSREG_3_2_0_H__ */
