#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Oct 23 11:27:05 2015
# Process ID: 15072
# Current directory: /home/rupprich/Zynq/indoor-loc/.Xil/ila
# Command line: vivado -mode batch -source /home/rupprich/Zynq/indoor-loc/.Xil/ila/tmpEx.tcl
# Log file: /home/rupprich/Zynq/indoor-loc/.Xil/ila/vivado.log
# Journal file: /home/rupprich/Zynq/indoor-loc/.Xil/ila/vivado.jou
#-----------------------------------------------------------
source /home/rupprich/Zynq/indoor-loc/.Xil/ila/tmpEx.tcl
# create_project -name tmp_ila -force
# set_property part xc7z020clg484-1 [current_project]
# set_property target_language vhdl [current_project]
# set_property simulator_language VHDL [current_project]
# set_property coreContainer.enable false [current_project]
# set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
# set_property ip_repo_paths [list /home/rupprich/Zynq/ip_repo/pwm_1.0] [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rupprich/Zynq/ip_repo/pwm_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
# import_ip -files /home/rupprich/Zynq/indoor-loc/indoor-loc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1.xci -name ila
WARNING: [IP_Flow 19-987] IP name has changed from 'design_1_ila_0_1' to 'ila' during import. Existing outputs will not be imported.
WARNING: [IP_Flow 19-3197] Could not import any simulation or synthesis outputs for IP 'ila'
import_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1154.027 ; gain = 131.637 ; free physical = 3257 ; free virtual = 12797
# generate_target open_example [get_ips ila]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'ila'...
# close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/rupprich/Zynq/indoor-loc/.Xil/ila/tmp_ila.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 23 11:27:33 2015...
# exit 0
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 11:27:33 2015...
