
TX_BlackPill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08008968  08008968  00009968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008da8  08008da8  0000a1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008da8  08008da8  00009da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008db0  08008db0  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008db0  08008db0  00009db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008db4  08008db4  00009db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008db8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  200001dc  08008f94  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08008f94  0000a490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c86f  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002257  00000000  00000000  00016a7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  00018cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fa  00000000  00000000  000199e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000188e4  00000000  00000000  0001a3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f811  00000000  00000000  00032cc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096743  00000000  00000000  000424d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8c1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000486c  00000000  00000000  000d8c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000dd4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008950 	.word	0x08008950

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008950 	.word	0x08008950

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspiX;


void csn_high(void){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f8e:	4802      	ldr	r0, [pc, #8]	@ (8000f98 <csn_high+0x14>)
 8000f90:	f001 ffde 	bl	8002f50 <HAL_GPIO_WritePin>
}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40020000 	.word	0x40020000

08000f9c <csn_low>:

void csn_low(void){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fa6:	4802      	ldr	r0, [pc, #8]	@ (8000fb0 <csn_low+0x14>)
 8000fa8:	f001 ffd2 	bl	8002f50 <HAL_GPIO_WritePin>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <ce_high>:

void ce_high(void){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fbe:	4802      	ldr	r0, [pc, #8]	@ (8000fc8 <ce_high+0x14>)
 8000fc0:	f001 ffc6 	bl	8002f50 <HAL_GPIO_WritePin>
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40020000 	.word	0x40020000

08000fcc <ce_low>:

void ce_low(void){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd6:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <ce_low+0x14>)
 8000fd8:	f001 ffba 	bl	8002f50 <HAL_GPIO_WritePin>
}
 8000fdc:	bf00      	nop
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40020000 	.word	0x40020000

08000fe4 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f043 0320 	orr.w	r3, r3, #32
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000ffe:	f7ff ffcd 	bl	8000f9c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8001002:	f107 010f 	add.w	r1, r7, #15
 8001006:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800100a:	2201      	movs	r2, #1
 800100c:	4808      	ldr	r0, [pc, #32]	@ (8001030 <nrf24_w_reg+0x4c>)
 800100e:	f003 fc80 	bl	8004912 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	b29a      	uxth	r2, r3
 8001016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101a:	6839      	ldr	r1, [r7, #0]
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <nrf24_w_reg+0x4c>)
 800101e:	f003 fc78 	bl	8004912 <HAL_SPI_Transmit>

	csn_high();
 8001022:	f7ff ffaf 	bl	8000f84 <csn_high>
}
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000294 	.word	0x20000294

08001034 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	73bb      	strb	r3, [r7, #14]

	csn_low();
 800104c:	f7ff ffa6 	bl	8000f9c <csn_low>

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8001050:	f107 010f 	add.w	r1, r7, #15
 8001054:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001058:	2201      	movs	r2, #1
 800105a:	4809      	ldr	r0, [pc, #36]	@ (8001080 <nrf24_r_reg+0x4c>)
 800105c:	f003 fc59 	bl	8004912 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	b29a      	uxth	r2, r3
 8001064:	f107 010e 	add.w	r1, r7, #14
 8001068:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800106c:	4804      	ldr	r0, [pc, #16]	@ (8001080 <nrf24_r_reg+0x4c>)
 800106e:	f003 fd94 	bl	8004b9a <HAL_SPI_Receive>

	csn_high();
 8001072:	f7ff ff87 	bl	8000f84 <csn_high>

	return data;
 8001076:	7bbb      	ldrb	r3, [r7, #14]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000294 	.word	0x20000294

08001084 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800108e:	1df9      	adds	r1, r7, #7
 8001090:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001094:	2201      	movs	r2, #1
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <nrf24_w_spec_cmd+0x20>)
 8001098:	f003 fc3b 	bl	8004912 <HAL_SPI_Transmit>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000294 	.word	0x20000294

080010a8 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 80010b2:	2101      	movs	r1, #1
 80010b4:	2000      	movs	r0, #0
 80010b6:	f7ff ffbd 	bl	8001034 <nrf24_r_reg>
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	f043 0302 	orr.w	r3, r3, #2
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	2201      	movs	r2, #1
 80010cc:	4619      	mov	r1, r3
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff ff88 	bl	8000fe4 <nrf24_w_reg>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 80010ea:	2101      	movs	r1, #1
 80010ec:	2006      	movs	r0, #6
 80010ee:	f7ff ffa1 	bl	8001034 <nrf24_r_reg>
 80010f2:	4603      	mov	r3, r0
 80010f4:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8001100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	b25a      	sxtb	r2, r3
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	b25b      	sxtb	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b25b      	sxtb	r3, r3
 8001110:	b2db      	uxtb	r3, r3
 8001112:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8001114:	f107 030f 	add.w	r3, r7, #15
 8001118:	2201      	movs	r2, #1
 800111a:	4619      	mov	r1, r3
 800111c:	2006      	movs	r0, #6
 800111e:	f7ff ff61 	bl	8000fe4 <nrf24_w_reg>
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 800112a:	b580      	push	{r7, lr}
 800112c:	b084      	sub	sp, #16
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8001138:	2101      	movs	r1, #1
 800113a:	2006      	movs	r0, #6
 800113c:	f7ff ff7a 	bl	8001034 <nrf24_r_reg>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800114a:	b2db      	uxtb	r3, r3
 800114c:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d105      	bne.n	8001160 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	b2db      	uxtb	r3, r3
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	e007      	b.n	8001170 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	2b02      	cmp	r3, #2
 8001164:	d104      	bne.n	8001170 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	f043 0320 	orr.w	r3, r3, #32
 800116c:	b2db      	uxtb	r3, r3
 800116e:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8001170:	f107 030f 	add.w	r3, r7, #15
 8001174:	2201      	movs	r2, #1
 8001176:	4619      	mov	r1, r3
 8001178:	2006      	movs	r0, #6
 800117a:	f7ff ff33 	bl	8000fe4 <nrf24_w_reg>
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8001190:	1dfb      	adds	r3, r7, #7
 8001192:	2201      	movs	r2, #1
 8001194:	4619      	mov	r1, r3
 8001196:	2005      	movs	r0, #5
 8001198:	f7ff ff24 	bl	8000fe4 <nrf24_w_reg>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	nrf24_w_reg(TX_ADDR, addr, 5);
 80011ac:	2205      	movs	r2, #5
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	2010      	movs	r0, #16
 80011b2:	f7ff ff17 	bl	8000fe4 <nrf24_w_reg>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	460a      	mov	r2, r1
 80011ca:	71fb      	strb	r3, [r7, #7]
 80011cc:	4613      	mov	r3, r2
 80011ce:	71bb      	strb	r3, [r7, #6]
	if(size > 32){
 80011d0:	79bb      	ldrb	r3, [r7, #6]
 80011d2:	2b20      	cmp	r3, #32
 80011d4:	d901      	bls.n	80011da <nrf24_pipe_pld_size+0x1a>
		size = 32;
 80011d6:	2320      	movs	r3, #32
 80011d8:	71bb      	strb	r3, [r7, #6]
	}

	switch(pipe){
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2b05      	cmp	r3, #5
 80011de:	d839      	bhi.n	8001254 <nrf24_pipe_pld_size+0x94>
 80011e0:	a201      	add	r2, pc, #4	@ (adr r2, 80011e8 <nrf24_pipe_pld_size+0x28>)
 80011e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e6:	bf00      	nop
 80011e8:	08001201 	.word	0x08001201
 80011ec:	0800120f 	.word	0x0800120f
 80011f0:	0800121d 	.word	0x0800121d
 80011f4:	0800122b 	.word	0x0800122b
 80011f8:	08001239 	.word	0x08001239
 80011fc:	08001247 	.word	0x08001247
	case 0:
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8001200:	1dbb      	adds	r3, r7, #6
 8001202:	2201      	movs	r2, #1
 8001204:	4619      	mov	r1, r3
 8001206:	2011      	movs	r0, #17
 8001208:	f7ff feec 	bl	8000fe4 <nrf24_w_reg>

		break;
 800120c:	e022      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 1:
		nrf24_w_reg(RX_PW_P1, &size, 1);
 800120e:	1dbb      	adds	r3, r7, #6
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	2012      	movs	r0, #18
 8001216:	f7ff fee5 	bl	8000fe4 <nrf24_w_reg>

		break;
 800121a:	e01b      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 2:
		nrf24_w_reg(RX_PW_P2, &size, 1);
 800121c:	1dbb      	adds	r3, r7, #6
 800121e:	2201      	movs	r2, #1
 8001220:	4619      	mov	r1, r3
 8001222:	2013      	movs	r0, #19
 8001224:	f7ff fede 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001228:	e014      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 3:
		nrf24_w_reg(RX_PW_P3, &size, 1);
 800122a:	1dbb      	adds	r3, r7, #6
 800122c:	2201      	movs	r2, #1
 800122e:	4619      	mov	r1, r3
 8001230:	2014      	movs	r0, #20
 8001232:	f7ff fed7 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001236:	e00d      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);
 8001238:	1dbb      	adds	r3, r7, #6
 800123a:	2201      	movs	r2, #1
 800123c:	4619      	mov	r1, r3
 800123e:	2015      	movs	r0, #21
 8001240:	f7ff fed0 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001244:	e006      	b.n	8001254 <nrf24_pipe_pld_size+0x94>
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	2016      	movs	r0, #22
 800124e:	f7ff fec9 	bl	8000fe4 <nrf24_w_reg>

		break;
 8001252:	bf00      	nop
	}
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	6039      	str	r1, [r7, #0]
 8001266:	71fb      	strb	r3, [r7, #7]

	uint8_t data = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(EN_RXADDR, 1);
 800126c:	2101      	movs	r1, #1
 800126e:	2002      	movs	r0, #2
 8001270:	f7ff fee0 	bl	8001034 <nrf24_r_reg>
 8001274:	4603      	mov	r3, r0
 8001276:	73fb      	strb	r3, [r7, #15]

	switch(pipe){
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b05      	cmp	r3, #5
 800127c:	d850      	bhi.n	8001320 <nrf24_open_rx_pipe+0xc4>
 800127e:	a201      	add	r2, pc, #4	@ (adr r2, 8001284 <nrf24_open_rx_pipe+0x28>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	0800129d 	.word	0x0800129d
 8001288:	080012b3 	.word	0x080012b3
 800128c:	080012c9 	.word	0x080012c9
 8001290:	080012df 	.word	0x080012df
 8001294:	080012f5 	.word	0x080012f5
 8001298:	0800130b 	.word	0x0800130b
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 800129c:	2205      	movs	r2, #5
 800129e:	6839      	ldr	r1, [r7, #0]
 80012a0:	200a      	movs	r0, #10
 80012a2:	f7ff fe9f 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	73fb      	strb	r3, [r7, #15]
		break;
 80012b0:	e036      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 1:
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 80012b2:	2205      	movs	r2, #5
 80012b4:	6839      	ldr	r1, [r7, #0]
 80012b6:	200b      	movs	r0, #11
 80012b8:	f7ff fe94 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P1);
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	f043 0302 	orr.w	r3, r3, #2
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	73fb      	strb	r3, [r7, #15]
		break;
 80012c6:	e02b      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 2:
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 80012c8:	2201      	movs	r2, #1
 80012ca:	6839      	ldr	r1, [r7, #0]
 80012cc:	200c      	movs	r0, #12
 80012ce:	f7ff fe89 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P2);
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	73fb      	strb	r3, [r7, #15]
		break;
 80012dc:	e020      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 3:
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 80012de:	2201      	movs	r2, #1
 80012e0:	6839      	ldr	r1, [r7, #0]
 80012e2:	200d      	movs	r0, #13
 80012e4:	f7ff fe7e 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P3);
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	f043 0308 	orr.w	r3, r3, #8
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	73fb      	strb	r3, [r7, #15]
		break;
 80012f2:	e015      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 4:
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 80012f4:	2201      	movs	r2, #1
 80012f6:	6839      	ldr	r1, [r7, #0]
 80012f8:	200e      	movs	r0, #14
 80012fa:	f7ff fe73 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P4);
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	f043 0310 	orr.w	r3, r3, #16
 8001304:	b2db      	uxtb	r3, r3
 8001306:	73fb      	strb	r3, [r7, #15]
		break;
 8001308:	e00a      	b.n	8001320 <nrf24_open_rx_pipe+0xc4>
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 800130a:	2201      	movs	r2, #1
 800130c:	6839      	ldr	r1, [r7, #0]
 800130e:	200f      	movs	r0, #15
 8001310:	f7ff fe68 	bl	8000fe4 <nrf24_w_reg>

		data |= (1 << ERX_P5);
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	f043 0320 	orr.w	r3, r3, #32
 800131a:	b2db      	uxtb	r3, r3
 800131c:	73fb      	strb	r3, [r7, #15]
		break;
 800131e:	bf00      	nop
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 8001320:	f107 030f 	add.w	r3, r7, #15
 8001324:	2201      	movs	r2, #1
 8001326:	4619      	mov	r1, r3
 8001328:	2002      	movs	r0, #2
 800132a:	f7ff fe5b 	bl	8000fe4 <nrf24_w_reg>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop

08001338 <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	460a      	mov	r2, r1
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	4613      	mov	r3, r2
 8001346:	71bb      	strb	r3, [r7, #6]
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8001348:	2101      	movs	r1, #1
 800134a:	2000      	movs	r0, #0
 800134c:	f7ff fe72 	bl	8001034 <nrf24_r_reg>
 8001350:	4603      	mov	r3, r0
 8001352:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	f023 030c 	bic.w	r3, r3, #12
 800135a:	b2db      	uxtb	r3, r3
 800135c:	73fb      	strb	r3, [r7, #15]

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800135e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	b25a      	sxtb	r2, r3
 8001366:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	b25b      	sxtb	r3, r3
 800136e:	4313      	orrs	r3, r2
 8001370:	b25a      	sxtb	r2, r3
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	b25b      	sxtb	r3, r3
 8001376:	4313      	orrs	r3, r2
 8001378:	b25b      	sxtb	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(CONFIG, &data, 1);
 800137e:	f107 030f 	add.w	r3, r7, #15
 8001382:	2201      	movs	r2, #1
 8001384:	4619      	mov	r1, r3
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fe2c 	bl	8000fe4 <nrf24_w_reg>
}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <nrf24_flush_tx>:
void nrf24_set_addr_width(uint8_t bytes){
	bytes -= 2;
	nrf24_w_reg(SETUP_AW, &bytes, 1);
}

void nrf24_flush_tx(void){
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	csn_low();
 8001398:	f7ff fe00 	bl	8000f9c <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 800139c:	20e1      	movs	r0, #225	@ 0xe1
 800139e:	f7ff fe71 	bl	8001084 <nrf24_w_spec_cmd>
	csn_high();
 80013a2:	f7ff fdef 	bl	8000f84 <csn_high>
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}

080013aa <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 80013aa:	b580      	push	{r7, lr}
 80013ac:	af00      	add	r7, sp, #0
	csn_low();
 80013ae:	f7ff fdf5 	bl	8000f9c <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 80013b2:	20e2      	movs	r0, #226	@ 0xe2
 80013b4:	f7ff fe66 	bl	8001084 <nrf24_w_spec_cmd>
	csn_high();
 80013b8:	f7ff fde4 	bl	8000f84 <csn_high>
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}

080013c0 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 80013ca:	23ff      	movs	r3, #255	@ 0xff
 80013cc:	71bb      	strb	r3, [r7, #6]

	csn_low();
 80013ce:	f7ff fde5 	bl	8000f9c <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 80013d2:	1dfa      	adds	r2, r7, #7
 80013d4:	1db9      	adds	r1, r7, #6
 80013d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	2301      	movs	r3, #1
 80013de:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <nrf24_r_status+0x34>)
 80013e0:	f003 fcf4 	bl	8004dcc <HAL_SPI_TransmitReceive>
	csn_high();
 80013e4:	f7ff fdce 	bl	8000f84 <csn_high>

	return data;
 80013e8:	79fb      	ldrb	r3, [r7, #7]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000294 	.word	0x20000294

080013f8 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001402:	f7ff ffdd 	bl	80013c0 <nrf24_r_status>
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001410:	b2db      	uxtb	r3, r3
 8001412:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 8001414:	1dfb      	adds	r3, r7, #7
 8001416:	2201      	movs	r2, #1
 8001418:	4619      	mov	r1, r3
 800141a:	2007      	movs	r0, #7
 800141c:	f7ff fde2 	bl	8000fe4 <nrf24_w_reg>
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001432:	f7ff ffc5 	bl	80013c0 <nrf24_r_status>
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	f043 0320 	orr.w	r3, r3, #32
 8001440:	b2db      	uxtb	r3, r3
 8001442:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8001444:	1dfb      	adds	r3, r7, #7
 8001446:	2201      	movs	r2, #1
 8001448:	4619      	mov	r1, r3
 800144a:	2007      	movs	r0, #7
 800144c:	f7ff fdca 	bl	8000fe4 <nrf24_w_reg>
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 8001462:	f7ff ffad 	bl	80013c0 <nrf24_r_status>
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f043 0310 	orr.w	r3, r3, #16
 8001470:	b2db      	uxtb	r3, r3
 8001472:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 8001474:	1dfb      	adds	r3, r7, #7
 8001476:	2201      	movs	r2, #1
 8001478:	4619      	mov	r1, r3
 800147a:	2007      	movs	r0, #7
 800147c:	f7ff fdb2 	bl	8000fe4 <nrf24_w_reg>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <nrf24_stop_listen>:
	nrf24_w_reg(CONFIG, &data, 1);

	ce_high();
}

void nrf24_stop_listen(void){
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8001492:	2101      	movs	r1, #1
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fdcd 	bl	8001034 <nrf24_r_reg>
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]

	data &= ~(1 << PRIM_RX);
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	f023 0301 	bic.w	r3, r3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80014a8:	1dfb      	adds	r3, r7, #7
 80014aa:	2201      	movs	r2, #1
 80014ac:	4619      	mov	r1, r3
 80014ae:	2000      	movs	r0, #0
 80014b0:	f7ff fd98 	bl	8000fe4 <nrf24_w_reg>
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <nrf24_transmit>:

	return out;
}


uint8_t nrf24_transmit(uint8_t *data, uint8_t size){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	70fb      	strb	r3, [r7, #3]

	ce_low();
 80014c8:	f7ff fd80 	bl	8000fcc <ce_low>

	uint8_t cmd = W_TX_PAYLOAD;
 80014cc:	23a0      	movs	r3, #160	@ 0xa0
 80014ce:	73fb      	strb	r3, [r7, #15]

	csn_low();
 80014d0:	f7ff fd64 	bl	8000f9c <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 80014d4:	f107 010f 	add.w	r1, r7, #15
 80014d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014dc:	2201      	movs	r2, #1
 80014de:	4813      	ldr	r0, [pc, #76]	@ (800152c <nrf24_transmit+0x70>)
 80014e0:	f003 fa17 	bl	8004912 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 80014e4:	78fb      	ldrb	r3, [r7, #3]
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	480f      	ldr	r0, [pc, #60]	@ (800152c <nrf24_transmit+0x70>)
 80014f0:	f003 fa0f 	bl	8004912 <HAL_SPI_Transmit>
	csn_high();
 80014f4:	f7ff fd46 	bl	8000f84 <csn_high>

	ce_high();
 80014f8:	f7ff fd5c 	bl	8000fb4 <ce_high>
	HAL_Delay(1);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f000 ff17 	bl	8002330 <HAL_Delay>
	ce_low();
 8001502:	f7ff fd63 	bl	8000fcc <ce_low>

	if(nrf24_r_status() & (1 << MAX_RT)){
 8001506:	f7ff ff5b 	bl	80013c0 <nrf24_r_status>
 800150a:	4603      	mov	r3, r0
 800150c:	f003 0310 	and.w	r3, r3, #16
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <nrf24_transmit+0x64>
		nrf24_clear_max_rt();
 8001514:	f7ff ffa0 	bl	8001458 <nrf24_clear_max_rt>
		nrf24_flush_tx();
 8001518:	f7ff ff3c 	bl	8001394 <nrf24_flush_tx>
		return 1;
 800151c:	2301      	movs	r3, #1
 800151e:	e000      	b.n	8001522 <nrf24_transmit+0x66>
	}

	return 0;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000294 	.word	0x20000294

08001530 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 8001534:	f7ff fdb8 	bl	80010a8 <nrf24_pwr_up>

	nrf24_flush_tx();
 8001538:	f7ff ff2c 	bl	8001394 <nrf24_flush_tx>
	nrf24_flush_rx();
 800153c:	f7ff ff35 	bl	80013aa <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8001540:	f7ff ff5a 	bl	80013f8 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 8001544:	f7ff ff70 	bl	8001428 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8001548:	f7ff ff86 	bl	8001458 <nrf24_clear_max_rt>
}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f000 fe79 	bl	800224c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f97b 	bl	8001854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f000 fa97 	bl	8001a90 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001562:	f000 fa5f 	bl	8001a24 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001566:	f000 fa2f 	bl	80019c8 <MX_I2C1_Init>
  MX_ADC1_Init();
 800156a:	f000 f9db 	bl	8001924 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init();
 800156e:	f000 faf7 	bl	8001b60 <MPU6050_Init>
  csn_high();
 8001572:	f7ff fd07 	bl	8000f84 <csn_high>
  nrf24_init();
 8001576:	f7ff ffdb 	bl	8001530 <nrf24_init>
  nrf24_tx_pwr(_0dbm );
 800157a:	2003      	movs	r0, #3
 800157c:	f7ff fdae 	bl	80010dc <nrf24_tx_pwr>
  nrf24_data_rate(_1mbps);
 8001580:	2000      	movs	r0, #0
 8001582:	f7ff fdd2 	bl	800112a <nrf24_data_rate>
  nrf24_set_crc(en_crc,_1byte);
 8001586:	2100      	movs	r1, #0
 8001588:	2001      	movs	r0, #1
 800158a:	f7ff fed5 	bl	8001338 <nrf24_set_crc>
  nrf24_set_channel(100);
 800158e:	2064      	movs	r0, #100	@ 0x64
 8001590:	f7ff fdf9 	bl	8001186 <nrf24_set_channel>
  nrf24_pipe_pld_size(0,PLD_SIZE);
 8001594:	2108      	movs	r1, #8
 8001596:	2000      	movs	r0, #0
 8001598:	f7ff fe12 	bl	80011c0 <nrf24_pipe_pld_size>
  nrf24_open_tx_pipe(addrTx);
 800159c:	4896      	ldr	r0, [pc, #600]	@ (80017f8 <main+0x2a8>)
 800159e:	f7ff fe01 	bl	80011a4 <nrf24_open_tx_pipe>
  nrf24_open_rx_pipe(0,addrTx);
 80015a2:	4995      	ldr	r1, [pc, #596]	@ (80017f8 <main+0x2a8>)
 80015a4:	2000      	movs	r0, #0
 80015a6:	f7ff fe59 	bl	800125c <nrf24_open_rx_pipe>
  nrf24_stop_listen();
 80015aa:	f7ff ff6d 	bl	8001488 <nrf24_stop_listen>
  float deg_gx, deg_gy, deg_gz;

  uint8_t cmd =0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	73fb      	strb	r3, [r7, #15]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 80015b2:	4892      	ldr	r0, [pc, #584]	@ (80017fc <main+0x2ac>)
 80015b4:	f000 ff24 	bl	8002400 <HAL_ADC_Start>

	  if(MPU6050_Read_Data() > 0)
 80015b8:	f000 faf8 	bl	8001bac <MPU6050_Read_Data>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	f000 80d6 	beq.w	8001770 <main+0x220>
		{
			ax = MPU6050_Get_Ax();
 80015c4:	f000 fb1e 	bl	8001c04 <MPU6050_Get_Ax>
 80015c8:	eef0 7a40 	vmov.f32	s15, s0
 80015cc:	4b8c      	ldr	r3, [pc, #560]	@ (8001800 <main+0x2b0>)
 80015ce:	edc3 7a00 	vstr	s15, [r3]
			ay = MPU6050_Get_Ay();
 80015d2:	f000 fb37 	bl	8001c44 <MPU6050_Get_Ay>
 80015d6:	eef0 7a40 	vmov.f32	s15, s0
 80015da:	4b8a      	ldr	r3, [pc, #552]	@ (8001804 <main+0x2b4>)
 80015dc:	edc3 7a00 	vstr	s15, [r3]
			az = MPU6050_Get_Az();
 80015e0:	f000 fb50 	bl	8001c84 <MPU6050_Get_Az>
 80015e4:	eef0 7a40 	vmov.f32	s15, s0
 80015e8:	4b87      	ldr	r3, [pc, #540]	@ (8001808 <main+0x2b8>)
 80015ea:	edc3 7a00 	vstr	s15, [r3]
			gx = MPU6050_Get_Gx();
 80015ee:	f000 fb69 	bl	8001cc4 <MPU6050_Get_Gx>
 80015f2:	eef0 7a40 	vmov.f32	s15, s0
 80015f6:	4b85      	ldr	r3, [pc, #532]	@ (800180c <main+0x2bc>)
 80015f8:	edc3 7a00 	vstr	s15, [r3]
			gy = MPU6050_Get_Gy();
 80015fc:	f000 fb82 	bl	8001d04 <MPU6050_Get_Gy>
 8001600:	eef0 7a40 	vmov.f32	s15, s0
 8001604:	4b82      	ldr	r3, [pc, #520]	@ (8001810 <main+0x2c0>)
 8001606:	edc3 7a00 	vstr	s15, [r3]
			gz = MPU6050_Get_Gz();
 800160a:	f000 fb9b 	bl	8001d44 <MPU6050_Get_Gz>
 800160e:	eef0 7a40 	vmov.f32	s15, s0
 8001612:	4b80      	ldr	r3, [pc, #512]	@ (8001814 <main+0x2c4>)
 8001614:	edc3 7a00 	vstr	s15, [r3]
			t = MPU6050_Get_Temperature();
 8001618:	f000 fbb4 	bl	8001d84 <MPU6050_Get_Temperature>
 800161c:	eef0 7a40 	vmov.f32	s15, s0
 8001620:	4b7d      	ldr	r3, [pc, #500]	@ (8001818 <main+0x2c8>)
 8001622:	edc3 7a00 	vstr	s15, [r3]

      // Calculate roll angle (radians and degrees) using math.h
      float denominator = sqrt(ax * ax + az * az);
 8001626:	4b76      	ldr	r3, [pc, #472]	@ (8001800 <main+0x2b0>)
 8001628:	ed93 7a00 	vldr	s14, [r3]
 800162c:	4b74      	ldr	r3, [pc, #464]	@ (8001800 <main+0x2b0>)
 800162e:	edd3 7a00 	vldr	s15, [r3]
 8001632:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001636:	4b74      	ldr	r3, [pc, #464]	@ (8001808 <main+0x2b8>)
 8001638:	edd3 6a00 	vldr	s13, [r3]
 800163c:	4b72      	ldr	r3, [pc, #456]	@ (8001808 <main+0x2b8>)
 800163e:	edd3 7a00 	vldr	s15, [r3]
 8001642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001646:	ee77 7a27 	vadd.f32	s15, s14, s15
 800164a:	ee17 0a90 	vmov	r0, s15
 800164e:	f7fe ff83 	bl	8000558 <__aeabi_f2d>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	ec43 2b10 	vmov	d0, r2, r3
 800165a:	f006 fe0f 	bl	800827c <sqrt>
 800165e:	ec53 2b10 	vmov	r2, r3, d0
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	f7ff faa7 	bl	8000bb8 <__aeabi_d2f>
 800166a:	4603      	mov	r3, r0
 800166c:	60bb      	str	r3, [r7, #8]
      roll_rad = atan2(ay, denominator);
 800166e:	4b65      	ldr	r3, [pc, #404]	@ (8001804 <main+0x2b4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe ff70 	bl	8000558 <__aeabi_f2d>
 8001678:	4604      	mov	r4, r0
 800167a:	460d      	mov	r5, r1
 800167c:	68b8      	ldr	r0, [r7, #8]
 800167e:	f7fe ff6b 	bl	8000558 <__aeabi_f2d>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	ec43 2b11 	vmov	d1, r2, r3
 800168a:	ec45 4b10 	vmov	d0, r4, r5
 800168e:	f006 fdf3 	bl	8008278 <atan2>
 8001692:	ec53 2b10 	vmov	r2, r3, d0
 8001696:	4610      	mov	r0, r2
 8001698:	4619      	mov	r1, r3
 800169a:	f7ff fa8d 	bl	8000bb8 <__aeabi_d2f>
 800169e:	4603      	mov	r3, r0
 80016a0:	4a5e      	ldr	r2, [pc, #376]	@ (800181c <main+0x2cc>)
 80016a2:	6013      	str	r3, [r2, #0]
      roll_deg = roll_rad * (180.0f / PI);
 80016a4:	4b5d      	ldr	r3, [pc, #372]	@ (800181c <main+0x2cc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7fe ff55 	bl	8000558 <__aeabi_f2d>
 80016ae:	a34e      	add	r3, pc, #312	@ (adr r3, 80017e8 <main+0x298>)
 80016b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b4:	f7fe ffa8 	bl	8000608 <__aeabi_dmul>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4610      	mov	r0, r2
 80016be:	4619      	mov	r1, r3
 80016c0:	f7ff fa7a 	bl	8000bb8 <__aeabi_d2f>
 80016c4:	4603      	mov	r3, r0
 80016c6:	4a56      	ldr	r2, [pc, #344]	@ (8001820 <main+0x2d0>)
 80016c8:	6013      	str	r3, [r2, #0]
      deg_offset = roll_deg+90;
 80016ca:	4b55      	ldr	r3, [pc, #340]	@ (8001820 <main+0x2d0>)
 80016cc:	edd3 7a00 	vldr	s15, [r3]
 80016d0:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001824 <main+0x2d4>
 80016d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016d8:	4b53      	ldr	r3, [pc, #332]	@ (8001828 <main+0x2d8>)
 80016da:	edc3 7a00 	vstr	s15, [r3]
      pwm_val = 340-(deg_offset*(2.0/3.0)); // 340 - deg*120/180
 80016de:	4b52      	ldr	r3, [pc, #328]	@ (8001828 <main+0x2d8>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe ff38 	bl	8000558 <__aeabi_f2d>
 80016e8:	a341      	add	r3, pc, #260	@ (adr r3, 80017f0 <main+0x2a0>)
 80016ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ee:	f7fe ff8b 	bl	8000608 <__aeabi_dmul>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	f04f 0000 	mov.w	r0, #0
 80016fa:	494c      	ldr	r1, [pc, #304]	@ (800182c <main+0x2dc>)
 80016fc:	f7fe fdcc 	bl	8000298 <__aeabi_dsub>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	f7ff fa56 	bl	8000bb8 <__aeabi_d2f>
 800170c:	4603      	mov	r3, r0
 800170e:	4a48      	ldr	r2, [pc, #288]	@ (8001830 <main+0x2e0>)
 8001710:	6013      	str	r3, [r2, #0]


			sprintf(buf_lcd, "Ax: %0.2f", ax);
 8001712:	4b3b      	ldr	r3, [pc, #236]	@ (8001800 <main+0x2b0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe ff1e 	bl	8000558 <__aeabi_f2d>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4944      	ldr	r1, [pc, #272]	@ (8001834 <main+0x2e4>)
 8001722:	4845      	ldr	r0, [pc, #276]	@ (8001838 <main+0x2e8>)
 8001724:	f004 fc74 	bl	8006010 <siprintf>
			sprintf(buf_lcd, "Ay: %0.2f", ay);
 8001728:	4b36      	ldr	r3, [pc, #216]	@ (8001804 <main+0x2b4>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe ff13 	bl	8000558 <__aeabi_f2d>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4941      	ldr	r1, [pc, #260]	@ (800183c <main+0x2ec>)
 8001738:	483f      	ldr	r0, [pc, #252]	@ (8001838 <main+0x2e8>)
 800173a:	f004 fc69 	bl	8006010 <siprintf>
			sprintf(buf_lcd, "Az: %0.2f", az);
 800173e:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <main+0x2b8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe ff08 	bl	8000558 <__aeabi_f2d>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	493c      	ldr	r1, [pc, #240]	@ (8001840 <main+0x2f0>)
 800174e:	483a      	ldr	r0, [pc, #232]	@ (8001838 <main+0x2e8>)
 8001750:	f004 fc5e 	bl	8006010 <siprintf>
			sprintf(buf_lcd, "T: %0.2f", t);
 8001754:	4b30      	ldr	r3, [pc, #192]	@ (8001818 <main+0x2c8>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fefd 	bl	8000558 <__aeabi_f2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4938      	ldr	r1, [pc, #224]	@ (8001844 <main+0x2f4>)
 8001764:	4834      	ldr	r0, [pc, #208]	@ (8001838 <main+0x2e8>)
 8001766:	f004 fc53 	bl	8006010 <siprintf>
			//sprintf(buf_lcd, "Gx: %0.2f, deg: %0.2f", gx, deg_gx);
			//sprintf(buf_lcd, "Gy: %0.2f, deg: %0.2f", gy, deg_gy);
			//sprintf(buf_lcd, "Gz: %.2f, deg: %0.2f", gz, deg_gz);
			HAL_Delay(200);
 800176a:	20c8      	movs	r0, #200	@ 0xc8
 800176c:	f000 fde0 	bl	8002330 <HAL_Delay>
		}


    if(GPIOB->IDR & (1<<12)) // Si el boton BACK esta presionado
 8001770:	4b35      	ldr	r3, [pc, #212]	@ (8001848 <main+0x2f8>)
 8001772:	691b      	ldr	r3, [r3, #16]
 8001774:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <main+0x230>
    	cmd = 0x01;
 800177c:	2301      	movs	r3, #1
 800177e:	73fb      	strb	r3, [r7, #15]
    if(GPIOB->IDR & (1<<13)) // Si el boton FW esta presionado
 8001780:	4b31      	ldr	r3, [pc, #196]	@ (8001848 <main+0x2f8>)
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <main+0x240>
    	cmd = 0x02;
 800178c:	2302      	movs	r3, #2
 800178e:	73fb      	strb	r3, [r7, #15]
    if(GPIOB->IDR & (1<<14)) // Si el boton FW esta presionado
 8001790:	4b2d      	ldr	r3, [pc, #180]	@ (8001848 <main+0x2f8>)
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <main+0x250>
    	cmd = 0x03;
 800179c:	2303      	movs	r3, #3
 800179e:	73fb      	strb	r3, [r7, #15]

	  var = HAL_ADC_GetValue(&hadc1);
 80017a0:	4816      	ldr	r0, [pc, #88]	@ (80017fc <main+0x2ac>)
 80017a2:	f000 fee1 	bl	8002568 <HAL_ADC_GetValue>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <main+0x2fc>)
 80017ac:	801a      	strh	r2, [r3, #0]
	 speed = (var * 101)>>12; // /4095 >>12
 80017ae:	4b27      	ldr	r3, [pc, #156]	@ (800184c <main+0x2fc>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	461a      	mov	r2, r3
 80017b4:	2365      	movs	r3, #101	@ 0x65
 80017b6:	fb02 f303 	mul.w	r3, r2, r3
 80017ba:	131b      	asrs	r3, r3, #12
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	4b24      	ldr	r3, [pc, #144]	@ (8001850 <main+0x300>)
 80017c0:	701a      	strb	r2, [r3, #0]
//    float angle = PI/8;
    dataTx.cmd = cmd;
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	703b      	strb	r3, [r7, #0]
    dataTx.angle = pwm_val;
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <main+0x2e0>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	607b      	str	r3, [r7, #4]
    dataTx.speed = speed;
 80017cc:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <main+0x300>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	707b      	strb	r3, [r7, #1]
    nrf24_transmit((uint8_t*)&dataTx, sizeof(dataTx));
 80017d2:	463b      	mov	r3, r7
 80017d4:	2108      	movs	r1, #8
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fe70 	bl	80014bc <nrf24_transmit>
	  
    HAL_Delay(15);  
 80017dc:	200f      	movs	r0, #15
 80017de:	f000 fda7 	bl	8002330 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80017e2:	e6e6      	b.n	80015b2 <main+0x62>
 80017e4:	f3af 8000 	nop.w
 80017e8:	1af05a77 	.word	0x1af05a77
 80017ec:	404ca5dc 	.word	0x404ca5dc
 80017f0:	55555555 	.word	0x55555555
 80017f4:	3fe55555 	.word	0x3fe55555
 80017f8:	20000000 	.word	0x20000000
 80017fc:	200001f8 	.word	0x200001f8
 8001800:	200002f0 	.word	0x200002f0
 8001804:	200002f4 	.word	0x200002f4
 8001808:	200002f8 	.word	0x200002f8
 800180c:	200002fc 	.word	0x200002fc
 8001810:	20000300 	.word	0x20000300
 8001814:	20000304 	.word	0x20000304
 8001818:	20000308 	.word	0x20000308
 800181c:	20000318 	.word	0x20000318
 8001820:	2000031c 	.word	0x2000031c
 8001824:	42b40000 	.word	0x42b40000
 8001828:	20000320 	.word	0x20000320
 800182c:	40754000 	.word	0x40754000
 8001830:	20000324 	.word	0x20000324
 8001834:	08008968 	.word	0x08008968
 8001838:	2000030c 	.word	0x2000030c
 800183c:	08008974 	.word	0x08008974
 8001840:	08008980 	.word	0x08008980
 8001844:	0800898c 	.word	0x0800898c
 8001848:	40020400 	.word	0x40020400
 800184c:	200002ec 	.word	0x200002ec
 8001850:	20000004 	.word	0x20000004

08001854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b094      	sub	sp, #80	@ 0x50
 8001858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800185a:	f107 0320 	add.w	r3, r7, #32
 800185e:	2230      	movs	r2, #48	@ 0x30
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f004 fc39 	bl	80060da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	4b27      	ldr	r3, [pc, #156]	@ (800191c <SystemClock_Config+0xc8>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	4a26      	ldr	r2, [pc, #152]	@ (800191c <SystemClock_Config+0xc8>)
 8001882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001886:	6413      	str	r3, [r2, #64]	@ 0x40
 8001888:	4b24      	ldr	r3, [pc, #144]	@ (800191c <SystemClock_Config+0xc8>)
 800188a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001894:	2300      	movs	r3, #0
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <SystemClock_Config+0xcc>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a20      	ldr	r2, [pc, #128]	@ (8001920 <SystemClock_Config+0xcc>)
 800189e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <SystemClock_Config+0xcc>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b0:	2302      	movs	r3, #2
 80018b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018b4:	2301      	movs	r3, #1
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b8:	2310      	movs	r3, #16
 80018ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018bc:	2302      	movs	r3, #2
 80018be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018c0:	2300      	movs	r3, #0
 80018c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018c4:	2308      	movs	r3, #8
 80018c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80018c8:	2348      	movs	r3, #72	@ 0x48
 80018ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018cc:	2302      	movs	r3, #2
 80018ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018d0:	2304      	movs	r3, #4
 80018d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d4:	f107 0320 	add.w	r3, r7, #32
 80018d8:	4618      	mov	r0, r3
 80018da:	f002 fb4d 	bl	8003f78 <HAL_RCC_OscConfig>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018e4:	f000 f936 	bl	8001b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e8:	230f      	movs	r3, #15
 80018ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ec:	2302      	movs	r3, #2
 80018ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	2102      	movs	r1, #2
 8001904:	4618      	mov	r0, r3
 8001906:	f002 fdaf 	bl	8004468 <HAL_RCC_ClockConfig>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001910:	f000 f920 	bl	8001b54 <Error_Handler>
  }
}
 8001914:	bf00      	nop
 8001916:	3750      	adds	r7, #80	@ 0x50
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	40007000 	.word	0x40007000

08001924 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800192a:	463b      	mov	r3, r7
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001936:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001938:	4a21      	ldr	r2, [pc, #132]	@ (80019c0 <MX_ADC1_Init+0x9c>)
 800193a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800193c:	4b1f      	ldr	r3, [pc, #124]	@ (80019bc <MX_ADC1_Init+0x98>)
 800193e:	2200      	movs	r2, #0
 8001940:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001942:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001948:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <MX_ADC1_Init+0x98>)
 800194a:	2200      	movs	r2, #0
 800194c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800194e:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001950:	2201      	movs	r2, #1
 8001952:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001954:	4b19      	ldr	r3, [pc, #100]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001956:	2200      	movs	r2, #0
 8001958:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800195c:	4b17      	ldr	r3, [pc, #92]	@ (80019bc <MX_ADC1_Init+0x98>)
 800195e:	2200      	movs	r2, #0
 8001960:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001964:	4a17      	ldr	r2, [pc, #92]	@ (80019c4 <MX_ADC1_Init+0xa0>)
 8001966:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001968:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <MX_ADC1_Init+0x98>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800196e:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001970:	2201      	movs	r2, #1
 8001972:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001974:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001976:	2200      	movs	r2, #0
 8001978:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800197c:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <MX_ADC1_Init+0x98>)
 800197e:	2201      	movs	r2, #1
 8001980:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001982:	480e      	ldr	r0, [pc, #56]	@ (80019bc <MX_ADC1_Init+0x98>)
 8001984:	f000 fcf8 	bl	8002378 <HAL_ADC_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800198e:	f000 f8e1 	bl	8001b54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001996:	2301      	movs	r3, #1
 8001998:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	4806      	ldr	r0, [pc, #24]	@ (80019bc <MX_ADC1_Init+0x98>)
 80019a4:	f000 fdee 	bl	8002584 <HAL_ADC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80019ae:	f000 f8d1 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200001f8 	.word	0x200001f8
 80019c0:	40012000 	.word	0x40012000
 80019c4:	0f000001 	.word	0x0f000001

080019c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019cc:	4b12      	ldr	r3, [pc, #72]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019ce:	4a13      	ldr	r2, [pc, #76]	@ (8001a1c <MX_I2C1_Init+0x54>)
 80019d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019d2:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019d4:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_I2C1_Init+0x58>)
 80019d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f8:	4b07      	ldr	r3, [pc, #28]	@ (8001a18 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a04:	4804      	ldr	r0, [pc, #16]	@ (8001a18 <MX_I2C1_Init+0x50>)
 8001a06:	f001 fabd 	bl	8002f84 <HAL_I2C_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a10:	f000 f8a0 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000240 	.word	0x20000240
 8001a1c:	40005400 	.word	0x40005400
 8001a20:	000186a0 	.word	0x000186a0

08001a24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a2a:	4a18      	ldr	r2, [pc, #96]	@ (8001a8c <MX_SPI1_Init+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a36:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a58:	2218      	movs	r2, #24
 8001a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a70:	220a      	movs	r2, #10
 8001a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a76:	f002 fec3 	bl	8004800 <HAL_SPI_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a80:	f000 f868 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000294 	.word	0x20000294
 8001a8c:	40013000 	.word	0x40013000

08001a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	4b27      	ldr	r3, [pc, #156]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a26      	ldr	r2, [pc, #152]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b24      	ldr	r3, [pc, #144]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	4b20      	ldr	r3, [pc, #128]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	4a1f      	ldr	r2, [pc, #124]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001acc:	f043 0302 	orr.w	r3, r3, #2
 8001ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001ae4:	4819      	ldr	r0, [pc, #100]	@ (8001b4c <MX_GPIO_Init+0xbc>)
 8001ae6:	f001 fa33 	bl	8002f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001aea:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001aee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af0:	2300      	movs	r3, #0
 8001af2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001af4:	2302      	movs	r3, #2
 8001af6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	4619      	mov	r1, r3
 8001afe:	4814      	ldr	r0, [pc, #80]	@ (8001b50 <MX_GPIO_Init+0xc0>)
 8001b00:	f001 f8a2 	bl	8002c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8001b04:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <MX_GPIO_Init+0xbc>)
 8001b1e:	f001 f893 	bl	8002c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8001b22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b28:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8001b32:	f107 030c 	add.w	r3, r7, #12
 8001b36:	4619      	mov	r1, r3
 8001b38:	4804      	ldr	r0, [pc, #16]	@ (8001b4c <MX_GPIO_Init+0xbc>)
 8001b3a:	f001 f885 	bl	8002c48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b3e:	bf00      	nop
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020000 	.word	0x40020000
 8001b50:	40020400 	.word	0x40020400

08001b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b58:	b672      	cpsid	i
}
 8001b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <Error_Handler+0x8>

08001b60 <MPU6050_Init>:

uint8_t data_tx[2];
uint8_t data_rx[15];

void MPU6050_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af02      	add	r7, sp, #8
	data_tx[0] = 0x6B;
 8001b66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b68:	226b      	movs	r2, #107	@ 0x6b
 8001b6a:	701a      	strb	r2, [r3, #0]
	data_tx[1] = 0x00;
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)MPU6050_ADDRESS, data_tx, 2, 100);
 8001b72:	2364      	movs	r3, #100	@ 0x64
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2302      	movs	r3, #2
 8001b78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b7a:	21d0      	movs	r1, #208	@ 0xd0
 8001b7c:	480a      	ldr	r0, [pc, #40]	@ (8001ba8 <MPU6050_Init+0x48>)
 8001b7e:	f001 fb45 	bl	800320c <HAL_I2C_Master_Transmit>

	data_tx[0] = 0x19;
 8001b82:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b84:	2219      	movs	r2, #25
 8001b86:	701a      	strb	r2, [r3, #0]
	data_tx[1] = 0x07;
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b8a:	2207      	movs	r2, #7
 8001b8c:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)MPU6050_ADDRESS, data_tx, 2, 100);
 8001b8e:	2364      	movs	r3, #100	@ 0x64
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2302      	movs	r3, #2
 8001b94:	4a03      	ldr	r2, [pc, #12]	@ (8001ba4 <MPU6050_Init+0x44>)
 8001b96:	21d0      	movs	r1, #208	@ 0xd0
 8001b98:	4803      	ldr	r0, [pc, #12]	@ (8001ba8 <MPU6050_Init+0x48>)
 8001b9a:	f001 fb37 	bl	800320c <HAL_I2C_Master_Transmit>
}
 8001b9e:	bf00      	nop
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000328 	.word	0x20000328
 8001ba8:	20000240 	.word	0x20000240

08001bac <MPU6050_Read_Data>:

uint8_t MPU6050_Read_Data(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef status;
	data_tx[0] = 0x3B;
 8001bb2:	4b11      	ldr	r3, [pc, #68]	@ (8001bf8 <MPU6050_Read_Data+0x4c>)
 8001bb4:	223b      	movs	r2, #59	@ 0x3b
 8001bb6:	701a      	strb	r2, [r3, #0]
	data_tx[1] = 0x00;
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <MPU6050_Read_Data+0x4c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)MPU6050_ADDRESS, &data_tx[0], 1, 100);
 8001bbe:	2364      	movs	r3, #100	@ 0x64
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf8 <MPU6050_Read_Data+0x4c>)
 8001bc6:	21d0      	movs	r1, #208	@ 0xd0
 8001bc8:	480c      	ldr	r0, [pc, #48]	@ (8001bfc <MPU6050_Read_Data+0x50>)
 8001bca:	f001 fb1f 	bl	800320c <HAL_I2C_Master_Transmit>
	status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)MPU6050_ADDRESS, data_rx, 14, 100);
 8001bce:	2364      	movs	r3, #100	@ 0x64
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	230e      	movs	r3, #14
 8001bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001c00 <MPU6050_Read_Data+0x54>)
 8001bd6:	21d0      	movs	r1, #208	@ 0xd0
 8001bd8:	4808      	ldr	r0, [pc, #32]	@ (8001bfc <MPU6050_Read_Data+0x50>)
 8001bda:	f001 fc15 	bl	8003408 <HAL_I2C_Master_Receive>
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
	return (status == HAL_OK) ? 1 : 0;
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	bf0c      	ite	eq
 8001be8:	2301      	moveq	r3, #1
 8001bea:	2300      	movne	r3, #0
 8001bec:	b2db      	uxtb	r3, r3
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20000328 	.word	0x20000328
 8001bfc:	20000240 	.word	0x20000240
 8001c00:	2000032c 	.word	0x2000032c

08001c04 <MPU6050_Get_Ax>:

float MPU6050_Get_Ax(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[0]<<8 | data_rx[1]))/(float)16384);
 8001c08:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <MPU6050_Get_Ax+0x38>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <MPU6050_Get_Ax+0x38>)
 8001c14:	785b      	ldrb	r3, [r3, #1]
 8001c16:	b21b      	sxth	r3, r3
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	b21b      	sxth	r3, r3
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c24:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001c40 <MPU6050_Get_Ax+0x3c>
 8001c28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c2c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001c30:	eeb0 0a67 	vmov.f32	s0, s15
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	2000032c 	.word	0x2000032c
 8001c40:	46800000 	.word	0x46800000

08001c44 <MPU6050_Get_Ay>:

float MPU6050_Get_Ay(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[2]<<8 | data_rx[3]))/(float)16384);
 8001c48:	4b0c      	ldr	r3, [pc, #48]	@ (8001c7c <MPU6050_Get_Ay+0x38>)
 8001c4a:	789b      	ldrb	r3, [r3, #2]
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	021b      	lsls	r3, r3, #8
 8001c50:	b21a      	sxth	r2, r3
 8001c52:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <MPU6050_Get_Ay+0x38>)
 8001c54:	78db      	ldrb	r3, [r3, #3]
 8001c56:	b21b      	sxth	r3, r3
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b21b      	sxth	r3, r3
 8001c5c:	ee07 3a90 	vmov	s15, r3
 8001c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c64:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001c80 <MPU6050_Get_Ay+0x3c>
 8001c68:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c6c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001c70:	eeb0 0a67 	vmov.f32	s0, s15
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	2000032c 	.word	0x2000032c
 8001c80:	46800000 	.word	0x46800000

08001c84 <MPU6050_Get_Az>:

float MPU6050_Get_Az(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[4]<<8 | data_rx[5]))/(float)16384);
 8001c88:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <MPU6050_Get_Az+0x38>)
 8001c8a:	791b      	ldrb	r3, [r3, #4]
 8001c8c:	b21b      	sxth	r3, r3
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	b21a      	sxth	r2, r3
 8001c92:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <MPU6050_Get_Az+0x38>)
 8001c94:	795b      	ldrb	r3, [r3, #5]
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	b21b      	sxth	r3, r3
 8001c9c:	ee07 3a90 	vmov	s15, r3
 8001ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001cc0 <MPU6050_Get_Az+0x3c>
 8001ca8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001cac:	eef0 7a66 	vmov.f32	s15, s13
}
 8001cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	2000032c 	.word	0x2000032c
 8001cc0:	46800000 	.word	0x46800000

08001cc4 <MPU6050_Get_Gx>:

float MPU6050_Get_Gx(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[10]<<8 | data_rx[11]))/(float)131);
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <MPU6050_Get_Gx+0x38>)
 8001cca:	7a9b      	ldrb	r3, [r3, #10]
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	021b      	lsls	r3, r3, #8
 8001cd0:	b21a      	sxth	r2, r3
 8001cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cfc <MPU6050_Get_Gx+0x38>)
 8001cd4:	7adb      	ldrb	r3, [r3, #11]
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b21b      	sxth	r3, r3
 8001cdc:	ee07 3a90 	vmov	s15, r3
 8001ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ce4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001d00 <MPU6050_Get_Gx+0x3c>
 8001ce8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001cec:	eef0 7a66 	vmov.f32	s15, s13
}
 8001cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	2000032c 	.word	0x2000032c
 8001d00:	43030000 	.word	0x43030000

08001d04 <MPU6050_Get_Gy>:

float MPU6050_Get_Gy(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[12]<<8 | data_rx[13]))/(float)131);
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <MPU6050_Get_Gy+0x38>)
 8001d0a:	7b1b      	ldrb	r3, [r3, #12]
 8001d0c:	b21b      	sxth	r3, r3
 8001d0e:	021b      	lsls	r3, r3, #8
 8001d10:	b21a      	sxth	r2, r3
 8001d12:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <MPU6050_Get_Gy+0x38>)
 8001d14:	7b5b      	ldrb	r3, [r3, #13]
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	b21b      	sxth	r3, r3
 8001d1c:	ee07 3a90 	vmov	s15, r3
 8001d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d24:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001d40 <MPU6050_Get_Gy+0x3c>
 8001d28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d2c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001d30:	eeb0 0a67 	vmov.f32	s0, s15
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	2000032c 	.word	0x2000032c
 8001d40:	43030000 	.word	0x43030000

08001d44 <MPU6050_Get_Gz>:

float MPU6050_Get_Gz(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[8]<<8 | data_rx[9]))/(float)131);
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <MPU6050_Get_Gz+0x38>)
 8001d4a:	7a1b      	ldrb	r3, [r3, #8]
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b21a      	sxth	r2, r3
 8001d52:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <MPU6050_Get_Gz+0x38>)
 8001d54:	7a5b      	ldrb	r3, [r3, #9]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	ee07 3a90 	vmov	s15, r3
 8001d60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d64:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001d80 <MPU6050_Get_Gz+0x3c>
 8001d68:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d6c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001d70:	eeb0 0a67 	vmov.f32	s0, s15
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	2000032c 	.word	0x2000032c
 8001d80:	43030000 	.word	0x43030000

08001d84 <MPU6050_Get_Temperature>:

float MPU6050_Get_Temperature(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
	return (float)(((int16_t)(data_rx[6]<<8 | data_rx[7]))/(float)340 + (float)36.53);
 8001d88:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <MPU6050_Get_Temperature+0x3c>)
 8001d8a:	799b      	ldrb	r3, [r3, #6]
 8001d8c:	b21b      	sxth	r3, r3
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <MPU6050_Get_Temperature+0x3c>)
 8001d94:	79db      	ldrb	r3, [r3, #7]
 8001d96:	b21b      	sxth	r3, r3
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	ee07 3a90 	vmov	s15, r3
 8001da0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001dc4 <MPU6050_Get_Temperature+0x40>
 8001da8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dac:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001dc8 <MPU6050_Get_Temperature+0x44>
 8001db0:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001db4:	eeb0 0a67 	vmov.f32	s0, s15
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	2000032c 	.word	0x2000032c
 8001dc4:	43aa0000 	.word	0x43aa0000
 8001dc8:	42121eb8 	.word	0x42121eb8

08001dcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
 8001dd6:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	4a0f      	ldr	r2, [pc, #60]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001ddc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001de2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dea:	607b      	str	r3, [r7, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	4a08      	ldr	r2, [pc, #32]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dfe:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_MspInit+0x4c>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800

08001e1c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	@ 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a17      	ldr	r2, [pc, #92]	@ (8001e98 <HAL_ADC_MspInit+0x7c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d127      	bne.n	8001e8e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e4e:	4b13      	ldr	r3, [pc, #76]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a0e      	ldr	r2, [pc, #56]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <HAL_ADC_MspInit+0x80>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e76:	2301      	movs	r3, #1
 8001e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	4619      	mov	r1, r3
 8001e88:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <HAL_ADC_MspInit+0x84>)
 8001e8a:	f000 fedd 	bl	8002c48 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e8e:	bf00      	nop
 8001e90:	3728      	adds	r7, #40	@ 0x28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40012000 	.word	0x40012000
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000

08001ea4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08a      	sub	sp, #40	@ 0x28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a19      	ldr	r2, [pc, #100]	@ (8001f28 <HAL_I2C_MspInit+0x84>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d12c      	bne.n	8001f20 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	4a17      	ldr	r2, [pc, #92]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001ed0:	f043 0302 	orr.w	r3, r3, #2
 8001ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed6:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ee2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ee8:	2312      	movs	r3, #18
 8001eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef8:	f107 0314 	add.w	r3, r7, #20
 8001efc:	4619      	mov	r1, r3
 8001efe:	480c      	ldr	r0, [pc, #48]	@ (8001f30 <HAL_I2C_MspInit+0x8c>)
 8001f00:	f000 fea2 	bl	8002c48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	4a07      	ldr	r2, [pc, #28]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001f0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f14:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <HAL_I2C_MspInit+0x88>)
 8001f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f20:	bf00      	nop
 8001f22:	3728      	adds	r7, #40	@ 0x28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40005400 	.word	0x40005400
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40020400 	.word	0x40020400

08001f34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08a      	sub	sp, #40	@ 0x28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	f107 0314 	add.w	r3, r7, #20
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a1d      	ldr	r2, [pc, #116]	@ (8001fc8 <HAL_SPI_MspInit+0x94>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d133      	bne.n	8001fbe <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f66:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	4a14      	ldr	r2, [pc, #80]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f82:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <HAL_SPI_MspInit+0x98>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f8e:	23e0      	movs	r3, #224	@ 0xe0
 8001f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f92:	2302      	movs	r3, #2
 8001f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f9e:	2305      	movs	r3, #5
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa2:	f107 0314 	add.w	r3, r7, #20
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4809      	ldr	r0, [pc, #36]	@ (8001fd0 <HAL_SPI_MspInit+0x9c>)
 8001faa:	f000 fe4d 	bl	8002c48 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2023      	movs	r0, #35	@ 0x23
 8001fb4:	f000 fdef 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001fb8:	2023      	movs	r0, #35	@ 0x23
 8001fba:	f000 fe08 	bl	8002bce <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001fbe:	bf00      	nop
 8001fc0:	3728      	adds	r7, #40	@ 0x28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40013000 	.word	0x40013000
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40020000 	.word	0x40020000

08001fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <NMI_Handler+0x4>

08001fdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <HardFault_Handler+0x4>

08001fe4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <MemManage_Handler+0x4>

08001fec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <BusFault_Handler+0x4>

08001ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <UsageFault_Handler+0x4>

08001ffc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002000:	bf00      	nop
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800200a:	b480      	push	{r7}
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800202a:	f000 f961 	bl	80022f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
	...

08002034 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002038:	4802      	ldr	r0, [pc, #8]	@ (8002044 <SPI1_IRQHandler+0x10>)
 800203a:	f003 f871 	bl	8005120 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000294 	.word	0x20000294

08002048 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return 1;
 800204c:	2301      	movs	r3, #1
}
 800204e:	4618      	mov	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <_kill>:

int _kill(int pid, int sig)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002062:	f004 f88d 	bl	8006180 <__errno>
 8002066:	4603      	mov	r3, r0
 8002068:	2216      	movs	r2, #22
 800206a:	601a      	str	r2, [r3, #0]
  return -1;
 800206c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_exit>:

void _exit (int status)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002080:	f04f 31ff 	mov.w	r1, #4294967295
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ffe7 	bl	8002058 <_kill>
  while (1) {}    /* Make sure we hang here */
 800208a:	bf00      	nop
 800208c:	e7fd      	b.n	800208a <_exit+0x12>

0800208e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b086      	sub	sp, #24
 8002092:	af00      	add	r7, sp, #0
 8002094:	60f8      	str	r0, [r7, #12]
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	e00a      	b.n	80020b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020a0:	f3af 8000 	nop.w
 80020a4:	4601      	mov	r1, r0
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	1c5a      	adds	r2, r3, #1
 80020aa:	60ba      	str	r2, [r7, #8]
 80020ac:	b2ca      	uxtb	r2, r1
 80020ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3301      	adds	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	dbf0      	blt.n	80020a0 <_read+0x12>
  }

  return len;
 80020be:	687b      	ldr	r3, [r7, #4]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
 80020d8:	e009      	b.n	80020ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	1c5a      	adds	r2, r3, #1
 80020de:	60ba      	str	r2, [r7, #8]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	3301      	adds	r3, #1
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	dbf1      	blt.n	80020da <_write+0x12>
  }
  return len;
 80020f6:	687b      	ldr	r3, [r7, #4]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <_close>:

int _close(int file)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002128:	605a      	str	r2, [r3, #4]
  return 0;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <_isatty>:

int _isatty(int file)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002140:	2301      	movs	r3, #1
}
 8002142:	4618      	mov	r0, r3
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800214e:	b480      	push	{r7}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	60f8      	str	r0, [r7, #12]
 8002156:	60b9      	str	r1, [r7, #8]
 8002158:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002170:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <_sbrk+0x5c>)
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <_sbrk+0x60>)
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800217c:	4b13      	ldr	r3, [pc, #76]	@ (80021cc <_sbrk+0x64>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d102      	bne.n	800218a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <_sbrk+0x64>)
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <_sbrk+0x68>)
 8002188:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	429a      	cmp	r2, r3
 8002196:	d207      	bcs.n	80021a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002198:	f003 fff2 	bl	8006180 <__errno>
 800219c:	4603      	mov	r3, r0
 800219e:	220c      	movs	r2, #12
 80021a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
 80021a6:	e009      	b.n	80021bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a8:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <_sbrk+0x64>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ae:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	4a05      	ldr	r2, [pc, #20]	@ (80021cc <_sbrk+0x64>)
 80021b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ba:	68fb      	ldr	r3, [r7, #12]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20020000 	.word	0x20020000
 80021c8:	00000400 	.word	0x00000400
 80021cc:	2000033c 	.word	0x2000033c
 80021d0:	20000490 	.word	0x20000490

080021d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <SystemInit+0x20>)
 80021da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021de:	4a05      	ldr	r2, [pc, #20]	@ (80021f4 <SystemInit+0x20>)
 80021e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	e000ed00 	.word	0xe000ed00

080021f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002230 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021fc:	f7ff ffea 	bl	80021d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002200:	480c      	ldr	r0, [pc, #48]	@ (8002234 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002202:	490d      	ldr	r1, [pc, #52]	@ (8002238 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002204:	4a0d      	ldr	r2, [pc, #52]	@ (800223c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002206:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002208:	e002      	b.n	8002210 <LoopCopyDataInit>

0800220a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800220c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800220e:	3304      	adds	r3, #4

08002210 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002210:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002212:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002214:	d3f9      	bcc.n	800220a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002216:	4a0a      	ldr	r2, [pc, #40]	@ (8002240 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002218:	4c0a      	ldr	r4, [pc, #40]	@ (8002244 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800221c:	e001      	b.n	8002222 <LoopFillZerobss>

0800221e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800221e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002220:	3204      	adds	r2, #4

08002222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002222:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002224:	d3fb      	bcc.n	800221e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002226:	f003 ffb1 	bl	800618c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800222a:	f7ff f991 	bl	8001550 <main>
  bx  lr    
 800222e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002230:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002238:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800223c:	08008db8 	.word	0x08008db8
  ldr r2, =_sbss
 8002240:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002244:	20000490 	.word	0x20000490

08002248 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002248:	e7fe      	b.n	8002248 <ADC_IRQHandler>
	...

0800224c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002250:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <HAL_Init+0x40>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a0d      	ldr	r2, [pc, #52]	@ (800228c <HAL_Init+0x40>)
 8002256:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800225a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <HAL_Init+0x40>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <HAL_Init+0x40>)
 8002262:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002266:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <HAL_Init+0x40>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a07      	ldr	r2, [pc, #28]	@ (800228c <HAL_Init+0x40>)
 800226e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002272:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002274:	2003      	movs	r0, #3
 8002276:	f000 fc83 	bl	8002b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800227a:	200f      	movs	r0, #15
 800227c:	f000 f808 	bl	8002290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002280:	f7ff fda4 	bl	8001dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40023c00 	.word	0x40023c00

08002290 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002298:	4b12      	ldr	r3, [pc, #72]	@ (80022e4 <HAL_InitTick+0x54>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b12      	ldr	r3, [pc, #72]	@ (80022e8 <HAL_InitTick+0x58>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4619      	mov	r1, r3
 80022a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 fc9b 	bl	8002bea <HAL_SYSTICK_Config>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e00e      	b.n	80022dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b0f      	cmp	r3, #15
 80022c2:	d80a      	bhi.n	80022da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022c4:	2200      	movs	r2, #0
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	f04f 30ff 	mov.w	r0, #4294967295
 80022cc:	f000 fc63 	bl	8002b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022d0:	4a06      	ldr	r2, [pc, #24]	@ (80022ec <HAL_InitTick+0x5c>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	e000      	b.n	80022dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000008 	.word	0x20000008
 80022e8:	20000010 	.word	0x20000010
 80022ec:	2000000c 	.word	0x2000000c

080022f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_IncTick+0x20>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	4b06      	ldr	r3, [pc, #24]	@ (8002314 <HAL_IncTick+0x24>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4413      	add	r3, r2
 8002300:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <HAL_IncTick+0x24>)
 8002302:	6013      	str	r3, [r2, #0]
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	20000010 	.word	0x20000010
 8002314:	20000340 	.word	0x20000340

08002318 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return uwTick;
 800231c:	4b03      	ldr	r3, [pc, #12]	@ (800232c <HAL_GetTick+0x14>)
 800231e:	681b      	ldr	r3, [r3, #0]
}
 8002320:	4618      	mov	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	20000340 	.word	0x20000340

08002330 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002338:	f7ff ffee 	bl	8002318 <HAL_GetTick>
 800233c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002348:	d005      	beq.n	8002356 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800234a:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <HAL_Delay+0x44>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4413      	add	r3, r2
 8002354:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002356:	bf00      	nop
 8002358:	f7ff ffde 	bl	8002318 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	429a      	cmp	r2, r3
 8002366:	d8f7      	bhi.n	8002358 <HAL_Delay+0x28>
  {
  }
}
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000010 	.word	0x20000010

08002378 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e033      	b.n	80023f6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff fd40 	bl	8001e1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	f003 0310 	and.w	r3, r3, #16
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d118      	bne.n	80023e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023be:	f023 0302 	bic.w	r3, r3, #2
 80023c2:	f043 0202 	orr.w	r2, r3, #2
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 fa0c 	bl	80027e8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	f023 0303 	bic.w	r3, r3, #3
 80023de:	f043 0201 	orr.w	r2, r3, #1
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80023e6:	e001      	b.n	80023ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002412:	2b01      	cmp	r3, #1
 8002414:	d101      	bne.n	800241a <HAL_ADC_Start+0x1a>
 8002416:	2302      	movs	r3, #2
 8002418:	e097      	b.n	800254a <HAL_ADC_Start+0x14a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b01      	cmp	r3, #1
 800242e:	d018      	beq.n	8002462 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0201 	orr.w	r2, r2, #1
 800243e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002440:	4b45      	ldr	r3, [pc, #276]	@ (8002558 <HAL_ADC_Start+0x158>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a45      	ldr	r2, [pc, #276]	@ (800255c <HAL_ADC_Start+0x15c>)
 8002446:	fba2 2303 	umull	r2, r3, r2, r3
 800244a:	0c9a      	lsrs	r2, r3, #18
 800244c:	4613      	mov	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	4413      	add	r3, r2
 8002452:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002454:	e002      	b.n	800245c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	3b01      	subs	r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f9      	bne.n	8002456 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b01      	cmp	r3, #1
 800246e:	d15f      	bne.n	8002530 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002478:	f023 0301 	bic.w	r3, r3, #1
 800247c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248e:	2b00      	cmp	r3, #0
 8002490:	d007      	beq.n	80024a2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800249a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ae:	d106      	bne.n	80024be <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b4:	f023 0206 	bic.w	r2, r3, #6
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80024bc:	e002      	b.n	80024c4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024cc:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <HAL_ADC_Start+0x160>)
 80024ce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024d8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f003 031f 	and.w	r3, r3, #31
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10f      	bne.n	8002506 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d129      	bne.n	8002548 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	e020      	b.n	8002548 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a16      	ldr	r2, [pc, #88]	@ (8002564 <HAL_ADC_Start+0x164>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d11b      	bne.n	8002548 <HAL_ADC_Start+0x148>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d114      	bne.n	8002548 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	e00b      	b.n	8002548 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f043 0210 	orr.w	r2, r3, #16
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002540:	f043 0201 	orr.w	r2, r3, #1
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3714      	adds	r7, #20
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000008 	.word	0x20000008
 800255c:	431bde83 	.word	0x431bde83
 8002560:	40012300 	.word	0x40012300
 8002564:	40012000 	.word	0x40012000

08002568 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002576:	4618      	mov	r0, r3
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x1c>
 800259c:	2302      	movs	r3, #2
 800259e:	e113      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x244>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b09      	cmp	r3, #9
 80025ae:	d925      	bls.n	80025fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68d9      	ldr	r1, [r3, #12]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	461a      	mov	r2, r3
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	3b1e      	subs	r3, #30
 80025c6:	2207      	movs	r2, #7
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43da      	mvns	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	400a      	ands	r2, r1
 80025d4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68d9      	ldr	r1, [r3, #12]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	4618      	mov	r0, r3
 80025e8:	4603      	mov	r3, r0
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	4403      	add	r3, r0
 80025ee:	3b1e      	subs	r3, #30
 80025f0:	409a      	lsls	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	60da      	str	r2, [r3, #12]
 80025fa:	e022      	b.n	8002642 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6919      	ldr	r1, [r3, #16]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	b29b      	uxth	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	2207      	movs	r2, #7
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	400a      	ands	r2, r1
 800261e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6919      	ldr	r1, [r3, #16]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	689a      	ldr	r2, [r3, #8]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	b29b      	uxth	r3, r3
 8002630:	4618      	mov	r0, r3
 8002632:	4603      	mov	r3, r0
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	4403      	add	r3, r0
 8002638:	409a      	lsls	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b06      	cmp	r3, #6
 8002648:	d824      	bhi.n	8002694 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	3b05      	subs	r3, #5
 800265c:	221f      	movs	r2, #31
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	400a      	ands	r2, r1
 800266a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	b29b      	uxth	r3, r3
 8002678:	4618      	mov	r0, r3
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	3b05      	subs	r3, #5
 8002686:	fa00 f203 	lsl.w	r2, r0, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	635a      	str	r2, [r3, #52]	@ 0x34
 8002692:	e04c      	b.n	800272e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b0c      	cmp	r3, #12
 800269a:	d824      	bhi.n	80026e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	3b23      	subs	r3, #35	@ 0x23
 80026ae:	221f      	movs	r2, #31
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43da      	mvns	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	400a      	ands	r2, r1
 80026bc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	4618      	mov	r0, r3
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	3b23      	subs	r3, #35	@ 0x23
 80026d8:	fa00 f203 	lsl.w	r2, r0, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80026e4:	e023      	b.n	800272e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	3b41      	subs	r3, #65	@ 0x41
 80026f8:	221f      	movs	r2, #31
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43da      	mvns	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	400a      	ands	r2, r1
 8002706:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	4618      	mov	r0, r3
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	3b41      	subs	r3, #65	@ 0x41
 8002722:	fa00 f203 	lsl.w	r2, r0, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800272e:	4b29      	ldr	r3, [pc, #164]	@ (80027d4 <HAL_ADC_ConfigChannel+0x250>)
 8002730:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a28      	ldr	r2, [pc, #160]	@ (80027d8 <HAL_ADC_ConfigChannel+0x254>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d10f      	bne.n	800275c <HAL_ADC_ConfigChannel+0x1d8>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b12      	cmp	r3, #18
 8002742:	d10b      	bne.n	800275c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a1d      	ldr	r2, [pc, #116]	@ (80027d8 <HAL_ADC_ConfigChannel+0x254>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d12b      	bne.n	80027be <HAL_ADC_ConfigChannel+0x23a>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a1c      	ldr	r2, [pc, #112]	@ (80027dc <HAL_ADC_ConfigChannel+0x258>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d003      	beq.n	8002778 <HAL_ADC_ConfigChannel+0x1f4>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2b11      	cmp	r3, #17
 8002776:	d122      	bne.n	80027be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a11      	ldr	r2, [pc, #68]	@ (80027dc <HAL_ADC_ConfigChannel+0x258>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d111      	bne.n	80027be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <HAL_ADC_ConfigChannel+0x25c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a11      	ldr	r2, [pc, #68]	@ (80027e4 <HAL_ADC_ConfigChannel+0x260>)
 80027a0:	fba2 2303 	umull	r2, r3, r2, r3
 80027a4:	0c9a      	lsrs	r2, r3, #18
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	005b      	lsls	r3, r3, #1
 80027ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027b0:	e002      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	3b01      	subs	r3, #1
 80027b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f9      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	40012300 	.word	0x40012300
 80027d8:	40012000 	.word	0x40012000
 80027dc:	10000012 	.word	0x10000012
 80027e0:	20000008 	.word	0x20000008
 80027e4:	431bde83 	.word	0x431bde83

080027e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027f0:	4b79      	ldr	r3, [pc, #484]	@ (80029d8 <ADC_Init+0x1f0>)
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	431a      	orrs	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800281c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6859      	ldr	r1, [r3, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	021a      	lsls	r2, r3, #8
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002840:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6859      	ldr	r1, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6899      	ldr	r1, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287a:	4a58      	ldr	r2, [pc, #352]	@ (80029dc <ADC_Init+0x1f4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d022      	beq.n	80028c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800288e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6899      	ldr	r1, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6899      	ldr	r1, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	430a      	orrs	r2, r1
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	e00f      	b.n	80028e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028e4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0202 	bic.w	r2, r2, #2
 80028f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6899      	ldr	r1, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	7e1b      	ldrb	r3, [r3, #24]
 8002900:	005a      	lsls	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d01b      	beq.n	800294c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002922:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002932:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6859      	ldr	r1, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	3b01      	subs	r3, #1
 8002940:	035a      	lsls	r2, r3, #13
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	e007      	b.n	800295c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800295a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800296a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	3b01      	subs	r3, #1
 8002978:	051a      	lsls	r2, r3, #20
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002990:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6899      	ldr	r1, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800299e:	025a      	lsls	r2, r3, #9
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	029a      	lsls	r2, r3, #10
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	609a      	str	r2, [r3, #8]
}
 80029cc:	bf00      	nop
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	40012300 	.word	0x40012300
 80029dc:	0f000001 	.word	0x0f000001

080029e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029fc:	4013      	ands	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a12:	4a04      	ldr	r2, [pc, #16]	@ (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	60d3      	str	r3, [r2, #12]
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a2c:	4b04      	ldr	r3, [pc, #16]	@ (8002a40 <__NVIC_GetPriorityGrouping+0x18>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	f003 0307 	and.w	r3, r3, #7
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	db0b      	blt.n	8002a6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	f003 021f 	and.w	r2, r3, #31
 8002a5c:	4907      	ldr	r1, [pc, #28]	@ (8002a7c <__NVIC_EnableIRQ+0x38>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	2001      	movs	r0, #1
 8002a66:	fa00 f202 	lsl.w	r2, r0, r2
 8002a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	e000e100 	.word	0xe000e100

08002a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	db0a      	blt.n	8002aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	490c      	ldr	r1, [pc, #48]	@ (8002acc <__NVIC_SetPriority+0x4c>)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	0112      	lsls	r2, r2, #4
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa8:	e00a      	b.n	8002ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	4908      	ldr	r1, [pc, #32]	@ (8002ad0 <__NVIC_SetPriority+0x50>)
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	3b04      	subs	r3, #4
 8002ab8:	0112      	lsls	r2, r2, #4
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	440b      	add	r3, r1
 8002abe:	761a      	strb	r2, [r3, #24]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	e000e100 	.word	0xe000e100
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	@ 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f1c3 0307 	rsb	r3, r3, #7
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	bf28      	it	cs
 8002af2:	2304      	movcs	r3, #4
 8002af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3304      	adds	r3, #4
 8002afa:	2b06      	cmp	r3, #6
 8002afc:	d902      	bls.n	8002b04 <NVIC_EncodePriority+0x30>
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3b03      	subs	r3, #3
 8002b02:	e000      	b.n	8002b06 <NVIC_EncodePriority+0x32>
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b08:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43da      	mvns	r2, r3
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	401a      	ands	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	43d9      	mvns	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	4313      	orrs	r3, r2
         );
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3724      	adds	r7, #36	@ 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
	...

08002b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b4c:	d301      	bcc.n	8002b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00f      	b.n	8002b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b52:	4a0a      	ldr	r2, [pc, #40]	@ (8002b7c <SysTick_Config+0x40>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b5a:	210f      	movs	r1, #15
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b60:	f7ff ff8e 	bl	8002a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b64:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <SysTick_Config+0x40>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b6a:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <SysTick_Config+0x40>)
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	e000e010 	.word	0xe000e010

08002b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ff29 	bl	80029e0 <__NVIC_SetPriorityGrouping>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b086      	sub	sp, #24
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba8:	f7ff ff3e 	bl	8002a28 <__NVIC_GetPriorityGrouping>
 8002bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	68b9      	ldr	r1, [r7, #8]
 8002bb2:	6978      	ldr	r0, [r7, #20]
 8002bb4:	f7ff ff8e 	bl	8002ad4 <NVIC_EncodePriority>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff ff5d 	bl	8002a80 <__NVIC_SetPriority>
}
 8002bc6:	bf00      	nop
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff31 	bl	8002a44 <__NVIC_EnableIRQ>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b082      	sub	sp, #8
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff ffa2 	bl	8002b3c <SysTick_Config>
 8002bf8:	4603      	mov	r3, r0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d004      	beq.n	8002c20 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2280      	movs	r2, #128	@ 0x80
 8002c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e00c      	b.n	8002c3a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2205      	movs	r2, #5
 8002c24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
	...

08002c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b089      	sub	sp, #36	@ 0x24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
 8002c62:	e159      	b.n	8002f18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c64:	2201      	movs	r2, #1
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	f040 8148 	bne.w	8002f12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d005      	beq.n	8002c9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d130      	bne.n	8002cfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	2203      	movs	r2, #3
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	091b      	lsrs	r3, r3, #4
 8002ce6:	f003 0201 	and.w	r2, r3, #1
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 0303 	and.w	r3, r3, #3
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d017      	beq.n	8002d38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	2203      	movs	r2, #3
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 0303 	and.w	r3, r3, #3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d123      	bne.n	8002d8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	08da      	lsrs	r2, r3, #3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3208      	adds	r2, #8
 8002d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	220f      	movs	r2, #15
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4013      	ands	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	08da      	lsrs	r2, r3, #3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3208      	adds	r2, #8
 8002d86:	69b9      	ldr	r1, [r7, #24]
 8002d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	2203      	movs	r2, #3
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0203 	and.w	r2, r3, #3
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80a2 	beq.w	8002f12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	4b57      	ldr	r3, [pc, #348]	@ (8002f30 <HAL_GPIO_Init+0x2e8>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd6:	4a56      	ldr	r2, [pc, #344]	@ (8002f30 <HAL_GPIO_Init+0x2e8>)
 8002dd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dde:	4b54      	ldr	r3, [pc, #336]	@ (8002f30 <HAL_GPIO_Init+0x2e8>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dea:	4a52      	ldr	r2, [pc, #328]	@ (8002f34 <HAL_GPIO_Init+0x2ec>)
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	3302      	adds	r3, #2
 8002df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	220f      	movs	r2, #15
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a49      	ldr	r2, [pc, #292]	@ (8002f38 <HAL_GPIO_Init+0x2f0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d019      	beq.n	8002e4a <HAL_GPIO_Init+0x202>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a48      	ldr	r2, [pc, #288]	@ (8002f3c <HAL_GPIO_Init+0x2f4>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d013      	beq.n	8002e46 <HAL_GPIO_Init+0x1fe>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a47      	ldr	r2, [pc, #284]	@ (8002f40 <HAL_GPIO_Init+0x2f8>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d00d      	beq.n	8002e42 <HAL_GPIO_Init+0x1fa>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a46      	ldr	r2, [pc, #280]	@ (8002f44 <HAL_GPIO_Init+0x2fc>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d007      	beq.n	8002e3e <HAL_GPIO_Init+0x1f6>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a45      	ldr	r2, [pc, #276]	@ (8002f48 <HAL_GPIO_Init+0x300>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d101      	bne.n	8002e3a <HAL_GPIO_Init+0x1f2>
 8002e36:	2304      	movs	r3, #4
 8002e38:	e008      	b.n	8002e4c <HAL_GPIO_Init+0x204>
 8002e3a:	2307      	movs	r3, #7
 8002e3c:	e006      	b.n	8002e4c <HAL_GPIO_Init+0x204>
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e004      	b.n	8002e4c <HAL_GPIO_Init+0x204>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e002      	b.n	8002e4c <HAL_GPIO_Init+0x204>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <HAL_GPIO_Init+0x204>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	69fa      	ldr	r2, [r7, #28]
 8002e4e:	f002 0203 	and.w	r2, r2, #3
 8002e52:	0092      	lsls	r2, r2, #2
 8002e54:	4093      	lsls	r3, r2
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e5c:	4935      	ldr	r1, [pc, #212]	@ (8002f34 <HAL_GPIO_Init+0x2ec>)
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	3302      	adds	r3, #2
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e6a:	4b38      	ldr	r3, [pc, #224]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e8e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e94:	4b2d      	ldr	r3, [pc, #180]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eb8:	4a24      	ldr	r2, [pc, #144]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ebe:	4b23      	ldr	r3, [pc, #140]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ee2:	4a1a      	ldr	r2, [pc, #104]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ee8:	4b18      	ldr	r3, [pc, #96]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002f4c <HAL_GPIO_Init+0x304>)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	3301      	adds	r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	2b0f      	cmp	r3, #15
 8002f1c:	f67f aea2 	bls.w	8002c64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3724      	adds	r7, #36	@ 0x24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	40023800 	.word	0x40023800
 8002f34:	40013800 	.word	0x40013800
 8002f38:	40020000 	.word	0x40020000
 8002f3c:	40020400 	.word	0x40020400
 8002f40:	40020800 	.word	0x40020800
 8002f44:	40020c00 	.word	0x40020c00
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40013c00 	.word	0x40013c00

08002f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	807b      	strh	r3, [r7, #2]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f60:	787b      	ldrb	r3, [r7, #1]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f66:	887a      	ldrh	r2, [r7, #2]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f6c:	e003      	b.n	8002f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	041a      	lsls	r2, r3, #16
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	619a      	str	r2, [r3, #24]
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
	...

08002f84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e12b      	b.n	80031ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d106      	bne.n	8002fb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7fe ff7a 	bl	8001ea4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2224      	movs	r2, #36	@ 0x24
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0201 	bic.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fe6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002fe8:	f001 fbf6 	bl	80047d8 <HAL_RCC_GetPCLK1Freq>
 8002fec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	4a81      	ldr	r2, [pc, #516]	@ (80031f8 <HAL_I2C_Init+0x274>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d807      	bhi.n	8003008 <HAL_I2C_Init+0x84>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	4a80      	ldr	r2, [pc, #512]	@ (80031fc <HAL_I2C_Init+0x278>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	bf94      	ite	ls
 8003000:	2301      	movls	r3, #1
 8003002:	2300      	movhi	r3, #0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	e006      	b.n	8003016 <HAL_I2C_Init+0x92>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4a7d      	ldr	r2, [pc, #500]	@ (8003200 <HAL_I2C_Init+0x27c>)
 800300c:	4293      	cmp	r3, r2
 800300e:	bf94      	ite	ls
 8003010:	2301      	movls	r3, #1
 8003012:	2300      	movhi	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0e7      	b.n	80031ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	4a78      	ldr	r2, [pc, #480]	@ (8003204 <HAL_I2C_Init+0x280>)
 8003022:	fba2 2303 	umull	r2, r3, r2, r3
 8003026:	0c9b      	lsrs	r3, r3, #18
 8003028:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	430a      	orrs	r2, r1
 800303c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	4a6a      	ldr	r2, [pc, #424]	@ (80031f8 <HAL_I2C_Init+0x274>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d802      	bhi.n	8003058 <HAL_I2C_Init+0xd4>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	3301      	adds	r3, #1
 8003056:	e009      	b.n	800306c <HAL_I2C_Init+0xe8>
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	4a69      	ldr	r2, [pc, #420]	@ (8003208 <HAL_I2C_Init+0x284>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	099b      	lsrs	r3, r3, #6
 800306a:	3301      	adds	r3, #1
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	430b      	orrs	r3, r1
 8003072:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800307e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	495c      	ldr	r1, [pc, #368]	@ (80031f8 <HAL_I2C_Init+0x274>)
 8003088:	428b      	cmp	r3, r1
 800308a:	d819      	bhi.n	80030c0 <HAL_I2C_Init+0x13c>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	1e59      	subs	r1, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	fbb1 f3f3 	udiv	r3, r1, r3
 800309a:	1c59      	adds	r1, r3, #1
 800309c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030a0:	400b      	ands	r3, r1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00a      	beq.n	80030bc <HAL_I2C_Init+0x138>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	1e59      	subs	r1, r3, #1
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030b4:	3301      	adds	r3, #1
 80030b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ba:	e051      	b.n	8003160 <HAL_I2C_Init+0x1dc>
 80030bc:	2304      	movs	r3, #4
 80030be:	e04f      	b.n	8003160 <HAL_I2C_Init+0x1dc>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d111      	bne.n	80030ec <HAL_I2C_Init+0x168>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1e58      	subs	r0, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6859      	ldr	r1, [r3, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	440b      	add	r3, r1
 80030d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030da:	3301      	adds	r3, #1
 80030dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	e012      	b.n	8003112 <HAL_I2C_Init+0x18e>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1e58      	subs	r0, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	0099      	lsls	r1, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003102:	3301      	adds	r3, #1
 8003104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003108:	2b00      	cmp	r3, #0
 800310a:	bf0c      	ite	eq
 800310c:	2301      	moveq	r3, #1
 800310e:	2300      	movne	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_I2C_Init+0x196>
 8003116:	2301      	movs	r3, #1
 8003118:	e022      	b.n	8003160 <HAL_I2C_Init+0x1dc>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10e      	bne.n	8003140 <HAL_I2C_Init+0x1bc>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1e58      	subs	r0, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6859      	ldr	r1, [r3, #4]
 800312a:	460b      	mov	r3, r1
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	440b      	add	r3, r1
 8003130:	fbb0 f3f3 	udiv	r3, r0, r3
 8003134:	3301      	adds	r3, #1
 8003136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800313e:	e00f      	b.n	8003160 <HAL_I2C_Init+0x1dc>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1e58      	subs	r0, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	0099      	lsls	r1, r3, #2
 8003150:	440b      	add	r3, r1
 8003152:	fbb0 f3f3 	udiv	r3, r0, r3
 8003156:	3301      	adds	r3, #1
 8003158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	6809      	ldr	r1, [r1, #0]
 8003164:	4313      	orrs	r3, r2
 8003166:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69da      	ldr	r2, [r3, #28]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	431a      	orrs	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800318e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6911      	ldr	r1, [r2, #16]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68d2      	ldr	r2, [r2, #12]
 800319a:	4311      	orrs	r1, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695a      	ldr	r2, [r3, #20]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	000186a0 	.word	0x000186a0
 80031fc:	001e847f 	.word	0x001e847f
 8003200:	003d08ff 	.word	0x003d08ff
 8003204:	431bde83 	.word	0x431bde83
 8003208:	10624dd3 	.word	0x10624dd3

0800320c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af02      	add	r7, sp, #8
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	607a      	str	r2, [r7, #4]
 8003216:	461a      	mov	r2, r3
 8003218:	460b      	mov	r3, r1
 800321a:	817b      	strh	r3, [r7, #10]
 800321c:	4613      	mov	r3, r2
 800321e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff f87a 	bl	8002318 <HAL_GetTick>
 8003224:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b20      	cmp	r3, #32
 8003230:	f040 80e0 	bne.w	80033f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	2319      	movs	r3, #25
 800323a:	2201      	movs	r2, #1
 800323c:	4970      	ldr	r1, [pc, #448]	@ (8003400 <HAL_I2C_Master_Transmit+0x1f4>)
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 fc64 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800324a:	2302      	movs	r3, #2
 800324c:	e0d3      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003254:	2b01      	cmp	r3, #1
 8003256:	d101      	bne.n	800325c <HAL_I2C_Master_Transmit+0x50>
 8003258:	2302      	movs	r3, #2
 800325a:	e0cc      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b01      	cmp	r3, #1
 8003270:	d007      	beq.n	8003282 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0201 	orr.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003290:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2221      	movs	r2, #33	@ 0x21
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2210      	movs	r2, #16
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	893a      	ldrh	r2, [r7, #8]
 80032b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	4a50      	ldr	r2, [pc, #320]	@ (8003404 <HAL_I2C_Master_Transmit+0x1f8>)
 80032c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032c4:	8979      	ldrh	r1, [r7, #10]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	6a3a      	ldr	r2, [r7, #32]
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f000 face 	bl	800386c <I2C_MasterRequestWrite>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e08d      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032f0:	e066      	b.n	80033c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	6a39      	ldr	r1, [r7, #32]
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fd22 	bl	8003d40 <I2C_WaitOnTXEFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00d      	beq.n	800331e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	2b04      	cmp	r3, #4
 8003308:	d107      	bne.n	800331a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003318:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e06b      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003322:	781a      	ldrb	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	1c5a      	adds	r2, r3, #1
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003338:	b29b      	uxth	r3, r3
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003346:	3b01      	subs	r3, #1
 8003348:	b29a      	uxth	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b04      	cmp	r3, #4
 800335a:	d11b      	bne.n	8003394 <HAL_I2C_Master_Transmit+0x188>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003360:	2b00      	cmp	r3, #0
 8003362:	d017      	beq.n	8003394 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	781a      	ldrb	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	1c5a      	adds	r2, r3, #1
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338c:	3b01      	subs	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	6a39      	ldr	r1, [r7, #32]
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 fd19 	bl	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00d      	beq.n	80033c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d107      	bne.n	80033bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e01a      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d194      	bne.n	80032f2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2220      	movs	r2, #32
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033f0:	2300      	movs	r3, #0
 80033f2:	e000      	b.n	80033f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033f4:	2302      	movs	r3, #2
  }
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3718      	adds	r7, #24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	00100002 	.word	0x00100002
 8003404:	ffff0000 	.word	0xffff0000

08003408 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08c      	sub	sp, #48	@ 0x30
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	461a      	mov	r2, r3
 8003414:	460b      	mov	r3, r1
 8003416:	817b      	strh	r3, [r7, #10]
 8003418:	4613      	mov	r3, r2
 800341a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800341c:	f7fe ff7c 	bl	8002318 <HAL_GetTick>
 8003420:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b20      	cmp	r3, #32
 800342c:	f040 8217 	bne.w	800385e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	2319      	movs	r3, #25
 8003436:	2201      	movs	r2, #1
 8003438:	497c      	ldr	r1, [pc, #496]	@ (800362c <HAL_I2C_Master_Receive+0x224>)
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 fb66 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003446:	2302      	movs	r3, #2
 8003448:	e20a      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_I2C_Master_Receive+0x50>
 8003454:	2302      	movs	r3, #2
 8003456:	e203      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b01      	cmp	r3, #1
 800346c:	d007      	beq.n	800347e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f042 0201 	orr.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800348c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2222      	movs	r2, #34	@ 0x22
 8003492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2210      	movs	r2, #16
 800349a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	893a      	ldrh	r2, [r7, #8]
 80034ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4a5c      	ldr	r2, [pc, #368]	@ (8003630 <HAL_I2C_Master_Receive+0x228>)
 80034be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034c0:	8979      	ldrh	r1, [r7, #10]
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 fa52 	bl	8003970 <I2C_MasterRequestRead>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e1c4      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d113      	bne.n	8003506 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034de:	2300      	movs	r3, #0
 80034e0:	623b      	str	r3, [r7, #32]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	623b      	str	r3, [r7, #32]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	623b      	str	r3, [r7, #32]
 80034f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	e198      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350a:	2b01      	cmp	r3, #1
 800350c:	d11b      	bne.n	8003546 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800351c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	61fb      	str	r3, [r7, #28]
 8003532:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e178      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354a:	2b02      	cmp	r3, #2
 800354c:	d11b      	bne.n	8003586 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800355c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800356c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800356e:	2300      	movs	r3, #0
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	61bb      	str	r3, [r7, #24]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	61bb      	str	r3, [r7, #24]
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	e158      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003594:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	617b      	str	r3, [r7, #20]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035ac:	e144      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b2:	2b03      	cmp	r3, #3
 80035b4:	f200 80f1 	bhi.w	800379a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d123      	bne.n	8003608 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f000 fc4b 	bl	8003e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e145      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	691a      	ldr	r2, [r3, #16]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003606:	e117      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360c:	2b02      	cmp	r3, #2
 800360e:	d14e      	bne.n	80036ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	2200      	movs	r2, #0
 8003618:	4906      	ldr	r1, [pc, #24]	@ (8003634 <HAL_I2C_Master_Receive+0x22c>)
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fa76 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d008      	beq.n	8003638 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e11a      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
 800362a:	bf00      	nop
 800362c:	00100002 	.word	0x00100002
 8003630:	ffff0000 	.word	0xffff0000
 8003634:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003646:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	3b01      	subs	r3, #1
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	691a      	ldr	r2, [r3, #16]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	b2d2      	uxtb	r2, r2
 8003686:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036ac:	e0c4      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b4:	2200      	movs	r2, #0
 80036b6:	496c      	ldr	r1, [pc, #432]	@ (8003868 <HAL_I2C_Master_Receive+0x460>)
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fa27 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0cb      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800370a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003710:	2200      	movs	r2, #0
 8003712:	4955      	ldr	r1, [pc, #340]	@ (8003868 <HAL_I2C_Master_Receive+0x460>)
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 f9f9 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e09d      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003732:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691a      	ldr	r2, [r3, #16]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003746:	1c5a      	adds	r2, r3, #1
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003750:	3b01      	subs	r3, #1
 8003752:	b29a      	uxth	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800375c:	b29b      	uxth	r3, r3
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691a      	ldr	r2, [r3, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003798:	e04e      	b.n	8003838 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 fb5e 	bl	8003e60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e058      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	1c5a      	adds	r2, r3, #1
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ca:	3b01      	subs	r3, #1
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	3b01      	subs	r3, #1
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d124      	bne.n	8003838 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d107      	bne.n	8003806 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003804:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	f47f aeb6 	bne.w	80035ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	e000      	b.n	8003860 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800385e:	2302      	movs	r3, #2
  }
}
 8003860:	4618      	mov	r0, r3
 8003862:	3728      	adds	r7, #40	@ 0x28
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	00010004 	.word	0x00010004

0800386c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	607a      	str	r2, [r7, #4]
 8003876:	603b      	str	r3, [r7, #0]
 8003878:	460b      	mov	r3, r1
 800387a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b08      	cmp	r3, #8
 8003886:	d006      	beq.n	8003896 <I2C_MasterRequestWrite+0x2a>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d003      	beq.n	8003896 <I2C_MasterRequestWrite+0x2a>
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003894:	d108      	bne.n	80038a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a4:	601a      	str	r2, [r3, #0]
 80038a6:	e00b      	b.n	80038c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ac:	2b12      	cmp	r3, #18
 80038ae:	d107      	bne.n	80038c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f91d 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00d      	beq.n	80038f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038e6:	d103      	bne.n	80038f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e035      	b.n	8003960 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038fc:	d108      	bne.n	8003910 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038fe:	897b      	ldrh	r3, [r7, #10]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800390c:	611a      	str	r2, [r3, #16]
 800390e:	e01b      	b.n	8003948 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003910:	897b      	ldrh	r3, [r7, #10]
 8003912:	11db      	asrs	r3, r3, #7
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f003 0306 	and.w	r3, r3, #6
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f063 030f 	orn	r3, r3, #15
 8003920:	b2da      	uxtb	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	490e      	ldr	r1, [pc, #56]	@ (8003968 <I2C_MasterRequestWrite+0xfc>)
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 f966 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e010      	b.n	8003960 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800393e:	897b      	ldrh	r3, [r7, #10]
 8003940:	b2da      	uxtb	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	4907      	ldr	r1, [pc, #28]	@ (800396c <I2C_MasterRequestWrite+0x100>)
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 f956 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	00010008 	.word	0x00010008
 800396c:	00010002 	.word	0x00010002

08003970 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af02      	add	r7, sp, #8
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	607a      	str	r2, [r7, #4]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	460b      	mov	r3, r1
 800397e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003984:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003994:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2b08      	cmp	r3, #8
 800399a:	d006      	beq.n	80039aa <I2C_MasterRequestRead+0x3a>
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d003      	beq.n	80039aa <I2C_MasterRequestRead+0x3a>
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039a8:	d108      	bne.n	80039bc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	e00b      	b.n	80039d4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c0:	2b11      	cmp	r3, #17
 80039c2:	d107      	bne.n	80039d4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f893 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00d      	beq.n	8003a08 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fa:	d103      	bne.n	8003a04 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e079      	b.n	8003afc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a10:	d108      	bne.n	8003a24 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a12:	897b      	ldrh	r3, [r7, #10]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f043 0301 	orr.w	r3, r3, #1
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	611a      	str	r2, [r3, #16]
 8003a22:	e05f      	b.n	8003ae4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a24:	897b      	ldrh	r3, [r7, #10]
 8003a26:	11db      	asrs	r3, r3, #7
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	f003 0306 	and.w	r3, r3, #6
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	f063 030f 	orn	r3, r3, #15
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	4930      	ldr	r1, [pc, #192]	@ (8003b04 <I2C_MasterRequestRead+0x194>)
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f8dc 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e054      	b.n	8003afc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a52:	897b      	ldrh	r3, [r7, #10]
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4929      	ldr	r1, [pc, #164]	@ (8003b08 <I2C_MasterRequestRead+0x198>)
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 f8cc 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e044      	b.n	8003afc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	613b      	str	r3, [r7, #16]
 8003a86:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a96:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f831 	bl	8003b0c <I2C_WaitOnFlagUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00d      	beq.n	8003acc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003abe:	d103      	bne.n	8003ac8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ac6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e017      	b.n	8003afc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003acc:	897b      	ldrh	r3, [r7, #10]
 8003ace:	11db      	asrs	r3, r3, #7
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	f003 0306 	and.w	r3, r3, #6
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f063 030e 	orn	r3, r3, #14
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	4907      	ldr	r1, [pc, #28]	@ (8003b08 <I2C_MasterRequestRead+0x198>)
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f888 	bl	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003afa:	2300      	movs	r3, #0
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3718      	adds	r7, #24
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010008 	.word	0x00010008
 8003b08:	00010002 	.word	0x00010002

08003b0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b1c:	e048      	b.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b24:	d044      	beq.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b26:	f7fe fbf7 	bl	8002318 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d302      	bcc.n	8003b3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d139      	bne.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	0c1b      	lsrs	r3, r3, #16
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d10d      	bne.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695b      	ldr	r3, [r3, #20]
 8003b4c:	43da      	mvns	r2, r3
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4013      	ands	r3, r2
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	461a      	mov	r2, r3
 8003b60:	e00c      	b.n	8003b7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	43da      	mvns	r2, r3
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	bf0c      	ite	eq
 8003b74:	2301      	moveq	r3, #1
 8003b76:	2300      	movne	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	79fb      	ldrb	r3, [r7, #7]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d116      	bne.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	f043 0220 	orr.w	r2, r3, #32
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e023      	b.n	8003bf8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	0c1b      	lsrs	r3, r3, #16
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d10d      	bne.n	8003bd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bf0c      	ite	eq
 8003bcc:	2301      	moveq	r3, #1
 8003bce:	2300      	movne	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	e00c      	b.n	8003bf0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	43da      	mvns	r2, r3
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	4013      	ands	r3, r2
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf0c      	ite	eq
 8003be8:	2301      	moveq	r3, #1
 8003bea:	2300      	movne	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d093      	beq.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3710      	adds	r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
 8003c0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c0e:	e071      	b.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c1e:	d123      	bne.n	8003c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	f043 0204 	orr.w	r2, r3, #4
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e067      	b.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6e:	d041      	beq.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c70:	f7fe fb52 	bl	8002318 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d302      	bcc.n	8003c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d136      	bne.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d10c      	bne.n	8003caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	43da      	mvns	r2, r3
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	bf14      	ite	ne
 8003ca2:	2301      	movne	r3, #1
 8003ca4:	2300      	moveq	r3, #0
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	e00b      	b.n	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	43da      	mvns	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	bf14      	ite	ne
 8003cbc:	2301      	movne	r3, #1
 8003cbe:	2300      	moveq	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d016      	beq.n	8003cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2220      	movs	r2, #32
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce0:	f043 0220 	orr.w	r2, r3, #32
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e021      	b.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	0c1b      	lsrs	r3, r3, #16
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d10c      	bne.n	8003d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	43da      	mvns	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf14      	ite	ne
 8003d10:	2301      	movne	r3, #1
 8003d12:	2300      	moveq	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e00b      	b.n	8003d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4013      	ands	r3, r2
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	bf14      	ite	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	2300      	moveq	r3, #0
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f47f af6d 	bne.w	8003c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d4c:	e034      	b.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f8e3 	bl	8003f1a <I2C_IsAcknowledgeFailed>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e034      	b.n	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d64:	d028      	beq.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d66:	f7fe fad7 	bl	8002318 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d11d      	bne.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d86:	2b80      	cmp	r3, #128	@ 0x80
 8003d88:	d016      	beq.n	8003db8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	f043 0220 	orr.w	r2, r3, #32
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e007      	b.n	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc2:	2b80      	cmp	r3, #128	@ 0x80
 8003dc4:	d1c3      	bne.n	8003d4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ddc:	e034      	b.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f89b 	bl	8003f1a <I2C_IsAcknowledgeFailed>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e034      	b.n	8003e58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df4:	d028      	beq.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df6:	f7fe fa8f 	bl	8002318 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d302      	bcc.n	8003e0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d11d      	bne.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d016      	beq.n	8003e48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	f043 0220 	orr.w	r2, r3, #32
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e007      	b.n	8003e58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d1c3      	bne.n	8003dde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}

08003e60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e6c:	e049      	b.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b10      	cmp	r3, #16
 8003e7a:	d119      	bne.n	8003eb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f06f 0210 	mvn.w	r2, #16
 8003e84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e030      	b.n	8003f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb0:	f7fe fa32 	bl	8002318 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d302      	bcc.n	8003ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d11d      	bne.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695b      	ldr	r3, [r3, #20]
 8003ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d016      	beq.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	f043 0220 	orr.w	r2, r3, #32
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e007      	b.n	8003f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0c:	2b40      	cmp	r3, #64	@ 0x40
 8003f0e:	d1ae      	bne.n	8003e6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f30:	d11b      	bne.n	8003f6a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f3a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	f043 0204 	orr.w	r2, r3, #4
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e267      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d075      	beq.n	8004082 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f96:	4b88      	ldr	r3, [pc, #544]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
 8003f9e:	2b04      	cmp	r3, #4
 8003fa0:	d00c      	beq.n	8003fbc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fa2:	4b85      	ldr	r3, [pc, #532]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003faa:	2b08      	cmp	r3, #8
 8003fac:	d112      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fae:	4b82      	ldr	r3, [pc, #520]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fba:	d10b      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fbc:	4b7e      	ldr	r3, [pc, #504]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d05b      	beq.n	8004080 <HAL_RCC_OscConfig+0x108>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d157      	bne.n	8004080 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e242      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fdc:	d106      	bne.n	8003fec <HAL_RCC_OscConfig+0x74>
 8003fde:	4b76      	ldr	r3, [pc, #472]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a75      	ldr	r2, [pc, #468]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e01d      	b.n	8004028 <HAL_RCC_OscConfig+0xb0>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ff4:	d10c      	bne.n	8004010 <HAL_RCC_OscConfig+0x98>
 8003ff6:	4b70      	ldr	r3, [pc, #448]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a6f      	ldr	r2, [pc, #444]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	4b6d      	ldr	r3, [pc, #436]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a6c      	ldr	r2, [pc, #432]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e00b      	b.n	8004028 <HAL_RCC_OscConfig+0xb0>
 8004010:	4b69      	ldr	r3, [pc, #420]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a68      	ldr	r2, [pc, #416]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004016:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	4b66      	ldr	r3, [pc, #408]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a65      	ldr	r2, [pc, #404]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004022:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004026:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d013      	beq.n	8004058 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004030:	f7fe f972 	bl	8002318 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004038:	f7fe f96e 	bl	8002318 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b64      	cmp	r3, #100	@ 0x64
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e207      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404a:	4b5b      	ldr	r3, [pc, #364]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0xc0>
 8004056:	e014      	b.n	8004082 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004058:	f7fe f95e 	bl	8002318 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004060:	f7fe f95a 	bl	8002318 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b64      	cmp	r3, #100	@ 0x64
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e1f3      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004072:	4b51      	ldr	r3, [pc, #324]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0xe8>
 800407e:	e000      	b.n	8004082 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d063      	beq.n	8004156 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800408e:	4b4a      	ldr	r3, [pc, #296]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00b      	beq.n	80040b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800409a:	4b47      	ldr	r3, [pc, #284]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d11c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040a6:	4b44      	ldr	r3, [pc, #272]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d116      	bne.n	80040e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040b2:	4b41      	ldr	r3, [pc, #260]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d005      	beq.n	80040ca <HAL_RCC_OscConfig+0x152>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d001      	beq.n	80040ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e1c7      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ca:	4b3b      	ldr	r3, [pc, #236]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4937      	ldr	r1, [pc, #220]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040de:	e03a      	b.n	8004156 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d020      	beq.n	800412a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040e8:	4b34      	ldr	r3, [pc, #208]	@ (80041bc <HAL_RCC_OscConfig+0x244>)
 80040ea:	2201      	movs	r2, #1
 80040ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ee:	f7fe f913 	bl	8002318 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f6:	f7fe f90f 	bl	8002318 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e1a8      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004108:	4b2b      	ldr	r3, [pc, #172]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0f0      	beq.n	80040f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004114:	4b28      	ldr	r3, [pc, #160]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4925      	ldr	r1, [pc, #148]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 8004124:	4313      	orrs	r3, r2
 8004126:	600b      	str	r3, [r1, #0]
 8004128:	e015      	b.n	8004156 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800412a:	4b24      	ldr	r3, [pc, #144]	@ (80041bc <HAL_RCC_OscConfig+0x244>)
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe f8f2 	bl	8002318 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004138:	f7fe f8ee 	bl	8002318 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e187      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800414a:	4b1b      	ldr	r3, [pc, #108]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d036      	beq.n	80041d0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d016      	beq.n	8004198 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800416a:	4b15      	ldr	r3, [pc, #84]	@ (80041c0 <HAL_RCC_OscConfig+0x248>)
 800416c:	2201      	movs	r2, #1
 800416e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004170:	f7fe f8d2 	bl	8002318 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004178:	f7fe f8ce 	bl	8002318 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e167      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800418a:	4b0b      	ldr	r3, [pc, #44]	@ (80041b8 <HAL_RCC_OscConfig+0x240>)
 800418c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d0f0      	beq.n	8004178 <HAL_RCC_OscConfig+0x200>
 8004196:	e01b      	b.n	80041d0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004198:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <HAL_RCC_OscConfig+0x248>)
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800419e:	f7fe f8bb 	bl	8002318 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a4:	e00e      	b.n	80041c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a6:	f7fe f8b7 	bl	8002318 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d907      	bls.n	80041c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e150      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
 80041b8:	40023800 	.word	0x40023800
 80041bc:	42470000 	.word	0x42470000
 80041c0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c4:	4b88      	ldr	r3, [pc, #544]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80041c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1ea      	bne.n	80041a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0304 	and.w	r3, r3, #4
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 8097 	beq.w	800430c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041de:	2300      	movs	r3, #0
 80041e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041e2:	4b81      	ldr	r3, [pc, #516]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80041e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10f      	bne.n	800420e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	4b7d      	ldr	r3, [pc, #500]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f6:	4a7c      	ldr	r2, [pc, #496]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80041f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80041fe:	4b7a      	ldr	r3, [pc, #488]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004206:	60bb      	str	r3, [r7, #8]
 8004208:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800420a:	2301      	movs	r3, #1
 800420c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420e:	4b77      	ldr	r3, [pc, #476]	@ (80043ec <HAL_RCC_OscConfig+0x474>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004216:	2b00      	cmp	r3, #0
 8004218:	d118      	bne.n	800424c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800421a:	4b74      	ldr	r3, [pc, #464]	@ (80043ec <HAL_RCC_OscConfig+0x474>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a73      	ldr	r2, [pc, #460]	@ (80043ec <HAL_RCC_OscConfig+0x474>)
 8004220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004224:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004226:	f7fe f877 	bl	8002318 <HAL_GetTick>
 800422a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422e:	f7fe f873 	bl	8002318 <HAL_GetTick>
 8004232:	4602      	mov	r2, r0
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e10c      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004240:	4b6a      	ldr	r3, [pc, #424]	@ (80043ec <HAL_RCC_OscConfig+0x474>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0f0      	beq.n	800422e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d106      	bne.n	8004262 <HAL_RCC_OscConfig+0x2ea>
 8004254:	4b64      	ldr	r3, [pc, #400]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004258:	4a63      	ldr	r2, [pc, #396]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800425a:	f043 0301 	orr.w	r3, r3, #1
 800425e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004260:	e01c      	b.n	800429c <HAL_RCC_OscConfig+0x324>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2b05      	cmp	r3, #5
 8004268:	d10c      	bne.n	8004284 <HAL_RCC_OscConfig+0x30c>
 800426a:	4b5f      	ldr	r3, [pc, #380]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	4a5e      	ldr	r2, [pc, #376]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004270:	f043 0304 	orr.w	r3, r3, #4
 8004274:	6713      	str	r3, [r2, #112]	@ 0x70
 8004276:	4b5c      	ldr	r3, [pc, #368]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427a:	4a5b      	ldr	r2, [pc, #364]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6713      	str	r3, [r2, #112]	@ 0x70
 8004282:	e00b      	b.n	800429c <HAL_RCC_OscConfig+0x324>
 8004284:	4b58      	ldr	r3, [pc, #352]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004288:	4a57      	ldr	r2, [pc, #348]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800428a:	f023 0301 	bic.w	r3, r3, #1
 800428e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004290:	4b55      	ldr	r3, [pc, #340]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004294:	4a54      	ldr	r2, [pc, #336]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004296:	f023 0304 	bic.w	r3, r3, #4
 800429a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d015      	beq.n	80042d0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a4:	f7fe f838 	bl	8002318 <HAL_GetTick>
 80042a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042aa:	e00a      	b.n	80042c2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ac:	f7fe f834 	bl	8002318 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e0cb      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c2:	4b49      	ldr	r3, [pc, #292]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80042c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0ee      	beq.n	80042ac <HAL_RCC_OscConfig+0x334>
 80042ce:	e014      	b.n	80042fa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d0:	f7fe f822 	bl	8002318 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d6:	e00a      	b.n	80042ee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d8:	f7fe f81e 	bl	8002318 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e0b5      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ee:	4b3e      	ldr	r3, [pc, #248]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80042f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1ee      	bne.n	80042d8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042fa:	7dfb      	ldrb	r3, [r7, #23]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d105      	bne.n	800430c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004300:	4b39      	ldr	r3, [pc, #228]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004304:	4a38      	ldr	r2, [pc, #224]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004306:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800430a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80a1 	beq.w	8004458 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004316:	4b34      	ldr	r3, [pc, #208]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b08      	cmp	r3, #8
 8004320:	d05c      	beq.n	80043dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	2b02      	cmp	r3, #2
 8004328:	d141      	bne.n	80043ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800432a:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <HAL_RCC_OscConfig+0x478>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004330:	f7fd fff2 	bl	8002318 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004338:	f7fd ffee 	bl	8002318 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e087      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434a:	4b27      	ldr	r3, [pc, #156]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69da      	ldr	r2, [r3, #28]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	019b      	lsls	r3, r3, #6
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	085b      	lsrs	r3, r3, #1
 800436e:	3b01      	subs	r3, #1
 8004370:	041b      	lsls	r3, r3, #16
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004378:	061b      	lsls	r3, r3, #24
 800437a:	491b      	ldr	r1, [pc, #108]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 800437c:	4313      	orrs	r3, r2
 800437e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004380:	4b1b      	ldr	r3, [pc, #108]	@ (80043f0 <HAL_RCC_OscConfig+0x478>)
 8004382:	2201      	movs	r2, #1
 8004384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004386:	f7fd ffc7 	bl	8002318 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438e:	f7fd ffc3 	bl	8002318 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e05c      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a0:	4b11      	ldr	r3, [pc, #68]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0f0      	beq.n	800438e <HAL_RCC_OscConfig+0x416>
 80043ac:	e054      	b.n	8004458 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ae:	4b10      	ldr	r3, [pc, #64]	@ (80043f0 <HAL_RCC_OscConfig+0x478>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b4:	f7fd ffb0 	bl	8002318 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043bc:	f7fd ffac 	bl	8002318 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e045      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ce:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <HAL_RCC_OscConfig+0x470>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x444>
 80043da:	e03d      	b.n	8004458 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d107      	bne.n	80043f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e038      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
 80043e8:	40023800 	.word	0x40023800
 80043ec:	40007000 	.word	0x40007000
 80043f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004464 <HAL_RCC_OscConfig+0x4ec>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d028      	beq.n	8004454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800440c:	429a      	cmp	r2, r3
 800440e:	d121      	bne.n	8004454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800441a:	429a      	cmp	r2, r3
 800441c:	d11a      	bne.n	8004454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004424:	4013      	ands	r3, r2
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800442a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800442c:	4293      	cmp	r3, r2
 800442e:	d111      	bne.n	8004454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443a:	085b      	lsrs	r3, r3, #1
 800443c:	3b01      	subs	r3, #1
 800443e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004440:	429a      	cmp	r2, r3
 8004442:	d107      	bne.n	8004454 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004450:	429a      	cmp	r2, r3
 8004452:	d001      	beq.n	8004458 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40023800 	.word	0x40023800

08004468 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0cc      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800447c:	4b68      	ldr	r3, [pc, #416]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	683a      	ldr	r2, [r7, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	d90c      	bls.n	80044a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800448a:	4b65      	ldr	r3, [pc, #404]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004492:	4b63      	ldr	r3, [pc, #396]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0307 	and.w	r3, r3, #7
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	429a      	cmp	r2, r3
 800449e:	d001      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0b8      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d020      	beq.n	80044f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044bc:	4b59      	ldr	r3, [pc, #356]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	4a58      	ldr	r2, [pc, #352]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044d4:	4b53      	ldr	r3, [pc, #332]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	4a52      	ldr	r2, [pc, #328]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e0:	4b50      	ldr	r3, [pc, #320]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	494d      	ldr	r1, [pc, #308]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d044      	beq.n	8004588 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d107      	bne.n	8004516 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004506:	4b47      	ldr	r3, [pc, #284]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d119      	bne.n	8004546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e07f      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d003      	beq.n	8004526 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004522:	2b03      	cmp	r3, #3
 8004524:	d107      	bne.n	8004536 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004526:	4b3f      	ldr	r3, [pc, #252]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d109      	bne.n	8004546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e06f      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004536:	4b3b      	ldr	r3, [pc, #236]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e067      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004546:	4b37      	ldr	r3, [pc, #220]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f023 0203 	bic.w	r2, r3, #3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	4934      	ldr	r1, [pc, #208]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	4313      	orrs	r3, r2
 8004556:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004558:	f7fd fede 	bl	8002318 <HAL_GetTick>
 800455c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455e:	e00a      	b.n	8004576 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004560:	f7fd feda 	bl	8002318 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456e:	4293      	cmp	r3, r2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e04f      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004576:	4b2b      	ldr	r3, [pc, #172]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f003 020c 	and.w	r2, r3, #12
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	429a      	cmp	r2, r3
 8004586:	d1eb      	bne.n	8004560 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004588:	4b25      	ldr	r3, [pc, #148]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0307 	and.w	r3, r3, #7
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d20c      	bcs.n	80045b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004596:	4b22      	ldr	r3, [pc, #136]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	b2d2      	uxtb	r2, r2
 800459c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800459e:	4b20      	ldr	r3, [pc, #128]	@ (8004620 <HAL_RCC_ClockConfig+0x1b8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0307 	and.w	r3, r3, #7
 80045a6:	683a      	ldr	r2, [r7, #0]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d001      	beq.n	80045b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e032      	b.n	8004616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0304 	and.w	r3, r3, #4
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045bc:	4b19      	ldr	r3, [pc, #100]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	4916      	ldr	r1, [pc, #88]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d009      	beq.n	80045ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045da:	4b12      	ldr	r3, [pc, #72]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	490e      	ldr	r1, [pc, #56]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045ee:	f000 f821 	bl	8004634 <HAL_RCC_GetSysClockFreq>
 80045f2:	4602      	mov	r2, r0
 80045f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <HAL_RCC_ClockConfig+0x1bc>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	091b      	lsrs	r3, r3, #4
 80045fa:	f003 030f 	and.w	r3, r3, #15
 80045fe:	490a      	ldr	r1, [pc, #40]	@ (8004628 <HAL_RCC_ClockConfig+0x1c0>)
 8004600:	5ccb      	ldrb	r3, [r1, r3]
 8004602:	fa22 f303 	lsr.w	r3, r2, r3
 8004606:	4a09      	ldr	r2, [pc, #36]	@ (800462c <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800460a:	4b09      	ldr	r3, [pc, #36]	@ (8004630 <HAL_RCC_ClockConfig+0x1c8>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	f7fd fe3e 	bl	8002290 <HAL_InitTick>

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40023c00 	.word	0x40023c00
 8004624:	40023800 	.word	0x40023800
 8004628:	08008998 	.word	0x08008998
 800462c:	20000008 	.word	0x20000008
 8004630:	2000000c 	.word	0x2000000c

08004634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004638:	b090      	sub	sp, #64	@ 0x40
 800463a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004644:	2300      	movs	r3, #0
 8004646:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800464c:	4b59      	ldr	r3, [pc, #356]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 030c 	and.w	r3, r3, #12
 8004654:	2b08      	cmp	r3, #8
 8004656:	d00d      	beq.n	8004674 <HAL_RCC_GetSysClockFreq+0x40>
 8004658:	2b08      	cmp	r3, #8
 800465a:	f200 80a1 	bhi.w	80047a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800465e:	2b00      	cmp	r3, #0
 8004660:	d002      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0x34>
 8004662:	2b04      	cmp	r3, #4
 8004664:	d003      	beq.n	800466e <HAL_RCC_GetSysClockFreq+0x3a>
 8004666:	e09b      	b.n	80047a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004668:	4b53      	ldr	r3, [pc, #332]	@ (80047b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800466a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800466c:	e09b      	b.n	80047a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800466e:	4b53      	ldr	r3, [pc, #332]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x188>)
 8004670:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004672:	e098      	b.n	80047a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004674:	4b4f      	ldr	r3, [pc, #316]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800467c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800467e:	4b4d      	ldr	r3, [pc, #308]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d028      	beq.n	80046dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800468a:	4b4a      	ldr	r3, [pc, #296]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	099b      	lsrs	r3, r3, #6
 8004690:	2200      	movs	r2, #0
 8004692:	623b      	str	r3, [r7, #32]
 8004694:	627a      	str	r2, [r7, #36]	@ 0x24
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800469c:	2100      	movs	r1, #0
 800469e:	4b47      	ldr	r3, [pc, #284]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x188>)
 80046a0:	fb03 f201 	mul.w	r2, r3, r1
 80046a4:	2300      	movs	r3, #0
 80046a6:	fb00 f303 	mul.w	r3, r0, r3
 80046aa:	4413      	add	r3, r2
 80046ac:	4a43      	ldr	r2, [pc, #268]	@ (80047bc <HAL_RCC_GetSysClockFreq+0x188>)
 80046ae:	fba0 1202 	umull	r1, r2, r0, r2
 80046b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046b4:	460a      	mov	r2, r1
 80046b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80046b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ba:	4413      	add	r3, r2
 80046bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c0:	2200      	movs	r2, #0
 80046c2:	61bb      	str	r3, [r7, #24]
 80046c4:	61fa      	str	r2, [r7, #28]
 80046c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80046ce:	f7fc fac3 	bl	8000c58 <__aeabi_uldivmod>
 80046d2:	4602      	mov	r2, r0
 80046d4:	460b      	mov	r3, r1
 80046d6:	4613      	mov	r3, r2
 80046d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046da:	e053      	b.n	8004784 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046dc:	4b35      	ldr	r3, [pc, #212]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	2200      	movs	r2, #0
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	617a      	str	r2, [r7, #20]
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046ee:	f04f 0b00 	mov.w	fp, #0
 80046f2:	4652      	mov	r2, sl
 80046f4:	465b      	mov	r3, fp
 80046f6:	f04f 0000 	mov.w	r0, #0
 80046fa:	f04f 0100 	mov.w	r1, #0
 80046fe:	0159      	lsls	r1, r3, #5
 8004700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004704:	0150      	lsls	r0, r2, #5
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	ebb2 080a 	subs.w	r8, r2, sl
 800470e:	eb63 090b 	sbc.w	r9, r3, fp
 8004712:	f04f 0200 	mov.w	r2, #0
 8004716:	f04f 0300 	mov.w	r3, #0
 800471a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800471e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004722:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004726:	ebb2 0408 	subs.w	r4, r2, r8
 800472a:	eb63 0509 	sbc.w	r5, r3, r9
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	00eb      	lsls	r3, r5, #3
 8004738:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800473c:	00e2      	lsls	r2, r4, #3
 800473e:	4614      	mov	r4, r2
 8004740:	461d      	mov	r5, r3
 8004742:	eb14 030a 	adds.w	r3, r4, sl
 8004746:	603b      	str	r3, [r7, #0]
 8004748:	eb45 030b 	adc.w	r3, r5, fp
 800474c:	607b      	str	r3, [r7, #4]
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	f04f 0300 	mov.w	r3, #0
 8004756:	e9d7 4500 	ldrd	r4, r5, [r7]
 800475a:	4629      	mov	r1, r5
 800475c:	028b      	lsls	r3, r1, #10
 800475e:	4621      	mov	r1, r4
 8004760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004764:	4621      	mov	r1, r4
 8004766:	028a      	lsls	r2, r1, #10
 8004768:	4610      	mov	r0, r2
 800476a:	4619      	mov	r1, r3
 800476c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476e:	2200      	movs	r2, #0
 8004770:	60bb      	str	r3, [r7, #8]
 8004772:	60fa      	str	r2, [r7, #12]
 8004774:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004778:	f7fc fa6e 	bl	8000c58 <__aeabi_uldivmod>
 800477c:	4602      	mov	r2, r0
 800477e:	460b      	mov	r3, r1
 8004780:	4613      	mov	r3, r2
 8004782:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004784:	4b0b      	ldr	r3, [pc, #44]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	0c1b      	lsrs	r3, r3, #16
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	3301      	adds	r3, #1
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004794:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004798:	fbb2 f3f3 	udiv	r3, r2, r3
 800479c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800479e:	e002      	b.n	80047a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047a0:	4b05      	ldr	r3, [pc, #20]	@ (80047b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80047a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3740      	adds	r7, #64	@ 0x40
 80047ac:	46bd      	mov	sp, r7
 80047ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047b2:	bf00      	nop
 80047b4:	40023800 	.word	0x40023800
 80047b8:	00f42400 	.word	0x00f42400
 80047bc:	017d7840 	.word	0x017d7840

080047c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047c4:	4b03      	ldr	r3, [pc, #12]	@ (80047d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80047c6:	681b      	ldr	r3, [r3, #0]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	20000008 	.word	0x20000008

080047d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047dc:	f7ff fff0 	bl	80047c0 <HAL_RCC_GetHCLKFreq>
 80047e0:	4602      	mov	r2, r0
 80047e2:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	0a9b      	lsrs	r3, r3, #10
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	4903      	ldr	r1, [pc, #12]	@ (80047fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047ee:	5ccb      	ldrb	r3, [r1, r3]
 80047f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40023800 	.word	0x40023800
 80047fc:	080089a8 	.word	0x080089a8

08004800 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e07b      	b.n	800490a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004816:	2b00      	cmp	r3, #0
 8004818:	d108      	bne.n	800482c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004822:	d009      	beq.n	8004838 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	61da      	str	r2, [r3, #28]
 800482a:	e005      	b.n	8004838 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7fd fb6e 	bl	8001f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800486e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004880:	431a      	orrs	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048a8:	431a      	orrs	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048bc:	ea42 0103 	orr.w	r1, r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	0c1b      	lsrs	r3, r3, #16
 80048d6:	f003 0104 	and.w	r1, r3, #4
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048de:	f003 0210 	and.w	r2, r3, #16
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69da      	ldr	r2, [r3, #28]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b088      	sub	sp, #32
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	603b      	str	r3, [r7, #0]
 800491e:	4613      	mov	r3, r2
 8004920:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004922:	f7fd fcf9 	bl	8002318 <HAL_GetTick>
 8004926:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004928:	88fb      	ldrh	r3, [r7, #6]
 800492a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d001      	beq.n	800493c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
 800493a:	e12a      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_SPI_Transmit+0x36>
 8004942:	88fb      	ldrh	r3, [r7, #6]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e122      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004952:	2b01      	cmp	r3, #1
 8004954:	d101      	bne.n	800495a <HAL_SPI_Transmit+0x48>
 8004956:	2302      	movs	r3, #2
 8004958:	e11b      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2203      	movs	r2, #3
 8004966:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	88fa      	ldrh	r2, [r7, #6]
 800497a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	88fa      	ldrh	r2, [r7, #6]
 8004980:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049a8:	d10f      	bne.n	80049ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d4:	2b40      	cmp	r3, #64	@ 0x40
 80049d6:	d007      	beq.n	80049e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049f0:	d152      	bne.n	8004a98 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d002      	beq.n	8004a00 <HAL_SPI_Transmit+0xee>
 80049fa:	8b7b      	ldrh	r3, [r7, #26]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d145      	bne.n	8004a8c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a04:	881a      	ldrh	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a10:	1c9a      	adds	r2, r3, #2
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a24:	e032      	b.n	8004a8c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 0302 	and.w	r3, r3, #2
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d112      	bne.n	8004a5a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a38:	881a      	ldrh	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a44:	1c9a      	adds	r2, r3, #2
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a58:	e018      	b.n	8004a8c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5a:	f7fd fc5d 	bl	8002318 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d803      	bhi.n	8004a72 <HAL_SPI_Transmit+0x160>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a70:	d102      	bne.n	8004a78 <HAL_SPI_Transmit+0x166>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d109      	bne.n	8004a8c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e082      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1c7      	bne.n	8004a26 <HAL_SPI_Transmit+0x114>
 8004a96:	e053      	b.n	8004b40 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_SPI_Transmit+0x194>
 8004aa0:	8b7b      	ldrh	r3, [r7, #26]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d147      	bne.n	8004b36 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	330c      	adds	r3, #12
 8004ab0:	7812      	ldrb	r2, [r2, #0]
 8004ab2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004acc:	e033      	b.n	8004b36 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d113      	bne.n	8004b04 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	7812      	ldrb	r2, [r2, #0]
 8004ae8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aee:	1c5a      	adds	r2, r3, #1
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b02:	e018      	b.n	8004b36 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b04:	f7fd fc08 	bl	8002318 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d803      	bhi.n	8004b1c <HAL_SPI_Transmit+0x20a>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1a:	d102      	bne.n	8004b22 <HAL_SPI_Transmit+0x210>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d109      	bne.n	8004b36 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e02d      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1c6      	bne.n	8004ace <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b40:	69fa      	ldr	r2, [r7, #28]
 8004b42:	6839      	ldr	r1, [r7, #0]
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 fcf7 	bl	8005538 <SPI_EndRxTxTransaction>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d002      	beq.n	8004b56 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10a      	bne.n	8004b74 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	617b      	str	r3, [r7, #20]
 8004b72:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e000      	b.n	8004b92 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b90:	2300      	movs	r3, #0
  }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3720      	adds	r7, #32
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b088      	sub	sp, #32
 8004b9e:	af02      	add	r7, sp, #8
 8004ba0:	60f8      	str	r0, [r7, #12]
 8004ba2:	60b9      	str	r1, [r7, #8]
 8004ba4:	603b      	str	r3, [r7, #0]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d001      	beq.n	8004bba <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e104      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d002      	beq.n	8004bc6 <HAL_SPI_Receive+0x2c>
 8004bc0:	88fb      	ldrh	r3, [r7, #6]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d101      	bne.n	8004bca <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e0fc      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd2:	d112      	bne.n	8004bfa <HAL_SPI_Receive+0x60>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10e      	bne.n	8004bfa <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2204      	movs	r2, #4
 8004be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004be4:	88fa      	ldrh	r2, [r7, #6]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	4613      	mov	r3, r2
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	68b9      	ldr	r1, [r7, #8]
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 f8eb 	bl	8004dcc <HAL_SPI_TransmitReceive>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	e0e4      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bfa:	f7fd fb8d 	bl	8002318 <HAL_GetTick>
 8004bfe:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <HAL_SPI_Receive+0x74>
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	e0da      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2204      	movs	r2, #4
 8004c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	88fa      	ldrh	r2, [r7, #6]
 8004c2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	88fa      	ldrh	r2, [r7, #6]
 8004c34:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c5c:	d10f      	bne.n	8004c7e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c6c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c7c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c88:	2b40      	cmp	r3, #64	@ 0x40
 8004c8a:	d007      	beq.n	8004c9c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c9a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d170      	bne.n	8004d86 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ca4:	e035      	b.n	8004d12 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d115      	bne.n	8004ce0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f103 020c 	add.w	r2, r3, #12
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc0:	7812      	ldrb	r2, [r2, #0]
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cde:	e018      	b.n	8004d12 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ce0:	f7fd fb1a 	bl	8002318 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d803      	bhi.n	8004cf8 <HAL_SPI_Receive+0x15e>
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf6:	d102      	bne.n	8004cfe <HAL_SPI_Receive+0x164>
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d109      	bne.n	8004d12 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e058      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1c4      	bne.n	8004ca6 <HAL_SPI_Receive+0x10c>
 8004d1c:	e038      	b.n	8004d90 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 0301 	and.w	r3, r3, #1
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d113      	bne.n	8004d54 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d36:	b292      	uxth	r2, r2
 8004d38:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3e:	1c9a      	adds	r2, r3, #2
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d52:	e018      	b.n	8004d86 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d54:	f7fd fae0 	bl	8002318 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d803      	bhi.n	8004d6c <HAL_SPI_Receive+0x1d2>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6a:	d102      	bne.n	8004d72 <HAL_SPI_Receive+0x1d8>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e01e      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1c6      	bne.n	8004d1e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	6839      	ldr	r1, [r7, #0]
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 fb69 	bl	800546c <SPI_EndRxTransaction>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d002      	beq.n	8004da6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2220      	movs	r2, #32
 8004da4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
  }
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08a      	sub	sp, #40	@ 0x28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
 8004dd8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dde:	f7fd fa9b 	bl	8002318 <HAL_GetTick>
 8004de2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004dea:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004df2:	887b      	ldrh	r3, [r7, #2]
 8004df4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004df6:	7ffb      	ldrb	r3, [r7, #31]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d00c      	beq.n	8004e16 <HAL_SPI_TransmitReceive+0x4a>
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e02:	d106      	bne.n	8004e12 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d102      	bne.n	8004e12 <HAL_SPI_TransmitReceive+0x46>
 8004e0c:	7ffb      	ldrb	r3, [r7, #31]
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d001      	beq.n	8004e16 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e12:	2302      	movs	r3, #2
 8004e14:	e17f      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_SPI_TransmitReceive+0x5c>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <HAL_SPI_TransmitReceive+0x5c>
 8004e22:	887b      	ldrh	r3, [r7, #2]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e174      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d101      	bne.n	8004e3a <HAL_SPI_TransmitReceive+0x6e>
 8004e36:	2302      	movs	r3, #2
 8004e38:	e16d      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d003      	beq.n	8004e56 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2205      	movs	r2, #5
 8004e52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	887a      	ldrh	r2, [r7, #2]
 8004e66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	887a      	ldrh	r2, [r7, #2]
 8004e6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	887a      	ldrh	r2, [r7, #2]
 8004e78:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	887a      	ldrh	r2, [r7, #2]
 8004e7e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e96:	2b40      	cmp	r3, #64	@ 0x40
 8004e98:	d007      	beq.n	8004eaa <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ea8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eb2:	d17e      	bne.n	8004fb2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <HAL_SPI_TransmitReceive+0xf6>
 8004ebc:	8afb      	ldrh	r3, [r7, #22]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d16c      	bne.n	8004f9c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec6:	881a      	ldrh	r2, [r3, #0]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed2:	1c9a      	adds	r2, r3, #2
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee6:	e059      	b.n	8004f9c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d11b      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x162>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d016      	beq.n	8004f2e <HAL_SPI_TransmitReceive+0x162>
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d113      	bne.n	8004f2e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0a:	881a      	ldrh	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f16:	1c9a      	adds	r2, r3, #2
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d119      	bne.n	8004f70 <HAL_SPI_TransmitReceive+0x1a4>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d014      	beq.n	8004f70 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68da      	ldr	r2, [r3, #12]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f50:	b292      	uxth	r2, r2
 8004f52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f58:	1c9a      	adds	r2, r3, #2
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f70:	f7fd f9d2 	bl	8002318 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d80d      	bhi.n	8004f9c <HAL_SPI_TransmitReceive+0x1d0>
 8004f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f86:	d009      	beq.n	8004f9c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e0bc      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1a0      	bne.n	8004ee8 <HAL_SPI_TransmitReceive+0x11c>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d19b      	bne.n	8004ee8 <HAL_SPI_TransmitReceive+0x11c>
 8004fb0:	e082      	b.n	80050b8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <HAL_SPI_TransmitReceive+0x1f4>
 8004fba:	8afb      	ldrh	r3, [r7, #22]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d171      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	330c      	adds	r3, #12
 8004fca:	7812      	ldrb	r2, [r2, #0]
 8004fcc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe6:	e05d      	b.n	80050a4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d11c      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x264>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d017      	beq.n	8005030 <HAL_SPI_TransmitReceive+0x264>
 8005000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005002:	2b01      	cmp	r3, #1
 8005004:	d114      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	330c      	adds	r3, #12
 8005010:	7812      	ldrb	r2, [r2, #0]
 8005012:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d119      	bne.n	8005072 <HAL_SPI_TransmitReceive+0x2a6>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005042:	b29b      	uxth	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	d014      	beq.n	8005072 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005052:	b2d2      	uxtb	r2, r2
 8005054:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505a:	1c5a      	adds	r2, r3, #1
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005064:	b29b      	uxth	r3, r3
 8005066:	3b01      	subs	r3, #1
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800506e:	2301      	movs	r3, #1
 8005070:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005072:	f7fd f951 	bl	8002318 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800507e:	429a      	cmp	r2, r3
 8005080:	d803      	bhi.n	800508a <HAL_SPI_TransmitReceive+0x2be>
 8005082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d102      	bne.n	8005090 <HAL_SPI_TransmitReceive+0x2c4>
 800508a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508c:	2b00      	cmp	r3, #0
 800508e:	d109      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e038      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d19c      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x21c>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d197      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050b8:	6a3a      	ldr	r2, [r7, #32]
 80050ba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 fa3b 	bl	8005538 <SPI_EndRxTxTransaction>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e01d      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10a      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050e2:	2300      	movs	r3, #0
 80050e4:	613b      	str	r3, [r7, #16]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800510c:	2b00      	cmp	r3, #0
 800510e:	d001      	beq.n	8005114 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e000      	b.n	8005116 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005114:	2300      	movs	r3, #0
  }
}
 8005116:	4618      	mov	r0, r3
 8005118:	3728      	adds	r7, #40	@ 0x28
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	099b      	lsrs	r3, r3, #6
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10f      	bne.n	8005164 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00a      	beq.n	8005164 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	099b      	lsrs	r3, r3, #6
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d004      	beq.n	8005164 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	4798      	blx	r3
    return;
 8005162:	e0d7      	b.n	8005314 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	085b      	lsrs	r3, r3, #1
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00a      	beq.n	8005186 <HAL_SPI_IRQHandler+0x66>
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	09db      	lsrs	r3, r3, #7
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	2b00      	cmp	r3, #0
 800517a:	d004      	beq.n	8005186 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	4798      	blx	r3
    return;
 8005184:	e0c6      	b.n	8005314 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	095b      	lsrs	r3, r3, #5
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10c      	bne.n	80051ac <HAL_SPI_IRQHandler+0x8c>
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	099b      	lsrs	r3, r3, #6
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d106      	bne.n	80051ac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	0a1b      	lsrs	r3, r3, #8
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f000 80b4 	beq.w	8005314 <HAL_SPI_IRQHandler+0x1f4>
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	095b      	lsrs	r3, r3, #5
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80ad 	beq.w	8005314 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	099b      	lsrs	r3, r3, #6
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d023      	beq.n	800520e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d011      	beq.n	80051f6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d6:	f043 0204 	orr.w	r2, r3, #4
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051de:	2300      	movs	r3, #0
 80051e0:	617b      	str	r3, [r7, #20]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	617b      	str	r3, [r7, #20]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	617b      	str	r3, [r7, #20]
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	e00b      	b.n	800520e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051f6:	2300      	movs	r3, #0
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	613b      	str	r3, [r7, #16]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	693b      	ldr	r3, [r7, #16]
        return;
 800520c:	e082      	b.n	8005314 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	095b      	lsrs	r3, r3, #5
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800521e:	f043 0201 	orr.w	r2, r3, #1
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	0a1b      	lsrs	r3, r3, #8
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00c      	beq.n	800526a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005254:	f043 0208 	orr.w	r2, r3, #8
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800525c:	2300      	movs	r3, #0
 800525e:	60bb      	str	r3, [r7, #8]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	60bb      	str	r3, [r7, #8]
 8005268:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800526e:	2b00      	cmp	r3, #0
 8005270:	d04f      	beq.n	8005312 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005280:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d104      	bne.n	800529e <HAL_SPI_IRQHandler+0x17e>
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d034      	beq.n	8005308 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 0203 	bic.w	r2, r2, #3
 80052ac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d011      	beq.n	80052da <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ba:	4a18      	ldr	r2, [pc, #96]	@ (800531c <HAL_SPI_IRQHandler+0x1fc>)
 80052bc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fd fc9d 	bl	8002c02 <HAL_DMA_Abort_IT>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d005      	beq.n	80052da <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d016      	beq.n	8005310 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052e6:	4a0d      	ldr	r2, [pc, #52]	@ (800531c <HAL_SPI_IRQHandler+0x1fc>)
 80052e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fd fc87 	bl	8002c02 <HAL_DMA_Abort_IT>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005306:	e003      	b.n	8005310 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f000 f809 	bl	8005320 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800530e:	e000      	b.n	8005312 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005310:	bf00      	nop
    return;
 8005312:	bf00      	nop
  }
}
 8005314:	3720      	adds	r7, #32
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
 800531a:	bf00      	nop
 800531c:	08005335 	.word	0x08005335

08005320 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f7ff ffe6 	bl	8005320 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b088      	sub	sp, #32
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800536c:	f7fc ffd4 	bl	8002318 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005374:	1a9b      	subs	r3, r3, r2
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	4413      	add	r3, r2
 800537a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800537c:	f7fc ffcc 	bl	8002318 <HAL_GetTick>
 8005380:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005382:	4b39      	ldr	r3, [pc, #228]	@ (8005468 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	015b      	lsls	r3, r3, #5
 8005388:	0d1b      	lsrs	r3, r3, #20
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	fb02 f303 	mul.w	r3, r2, r3
 8005390:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005392:	e055      	b.n	8005440 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539a:	d051      	beq.n	8005440 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800539c:	f7fc ffbc 	bl	8002318 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d902      	bls.n	80053b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d13d      	bne.n	800542e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80053c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053ca:	d111      	bne.n	80053f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053d4:	d004      	beq.n	80053e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053de:	d107      	bne.n	80053f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053f8:	d10f      	bne.n	800541a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005418:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e018      	b.n	8005460 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	61fb      	str	r3, [r7, #28]
 8005438:	e002      	b.n	8005440 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	3b01      	subs	r3, #1
 800543e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	4013      	ands	r3, r2
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	429a      	cmp	r2, r3
 800544e:	bf0c      	ite	eq
 8005450:	2301      	moveq	r3, #1
 8005452:	2300      	movne	r3, #0
 8005454:	b2db      	uxtb	r3, r3
 8005456:	461a      	mov	r2, r3
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	429a      	cmp	r2, r3
 800545c:	d19a      	bne.n	8005394 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3720      	adds	r7, #32
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	20000008 	.word	0x20000008

0800546c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af02      	add	r7, sp, #8
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005480:	d111      	bne.n	80054a6 <SPI_EndRxTransaction+0x3a>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800548a:	d004      	beq.n	8005496 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005494:	d107      	bne.n	80054a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054a4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054ae:	d12a      	bne.n	8005506 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b8:	d012      	beq.n	80054e0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	2200      	movs	r2, #0
 80054c2:	2180      	movs	r1, #128	@ 0x80
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f7ff ff49 	bl	800535c <SPI_WaitFlagStateUntilTimeout>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d02d      	beq.n	800552c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d4:	f043 0220 	orr.w	r2, r3, #32
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e026      	b.n	800552e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2200      	movs	r2, #0
 80054e8:	2101      	movs	r1, #1
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f7ff ff36 	bl	800535c <SPI_WaitFlagStateUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d01a      	beq.n	800552c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fa:	f043 0220 	orr.w	r2, r3, #32
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e013      	b.n	800552e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	2200      	movs	r2, #0
 800550e:	2101      	movs	r1, #1
 8005510:	68f8      	ldr	r0, [r7, #12]
 8005512:	f7ff ff23 	bl	800535c <SPI_WaitFlagStateUntilTimeout>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d007      	beq.n	800552c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005520:	f043 0220 	orr.w	r2, r3, #32
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e000      	b.n	800552e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
	...

08005538 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af02      	add	r7, sp, #8
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2201      	movs	r2, #1
 800554c:	2102      	movs	r1, #2
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f7ff ff04 	bl	800535c <SPI_WaitFlagStateUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555e:	f043 0220 	orr.w	r2, r3, #32
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e032      	b.n	80055d0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800556a:	4b1b      	ldr	r3, [pc, #108]	@ (80055d8 <SPI_EndRxTxTransaction+0xa0>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a1b      	ldr	r2, [pc, #108]	@ (80055dc <SPI_EndRxTxTransaction+0xa4>)
 8005570:	fba2 2303 	umull	r2, r3, r2, r3
 8005574:	0d5b      	lsrs	r3, r3, #21
 8005576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800557a:	fb02 f303 	mul.w	r3, r2, r3
 800557e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005588:	d112      	bne.n	80055b0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2200      	movs	r2, #0
 8005592:	2180      	movs	r1, #128	@ 0x80
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f7ff fee1 	bl	800535c <SPI_WaitFlagStateUntilTimeout>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d016      	beq.n	80055ce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a4:	f043 0220 	orr.w	r2, r3, #32
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e00f      	b.n	80055d0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00a      	beq.n	80055cc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c6:	2b80      	cmp	r3, #128	@ 0x80
 80055c8:	d0f2      	beq.n	80055b0 <SPI_EndRxTxTransaction+0x78>
 80055ca:	e000      	b.n	80055ce <SPI_EndRxTxTransaction+0x96>
        break;
 80055cc:	bf00      	nop
  }

  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	20000008 	.word	0x20000008
 80055dc:	165e9f81 	.word	0x165e9f81

080055e0 <__cvt>:
 80055e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055e4:	ec57 6b10 	vmov	r6, r7, d0
 80055e8:	2f00      	cmp	r7, #0
 80055ea:	460c      	mov	r4, r1
 80055ec:	4619      	mov	r1, r3
 80055ee:	463b      	mov	r3, r7
 80055f0:	bfbb      	ittet	lt
 80055f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80055f6:	461f      	movlt	r7, r3
 80055f8:	2300      	movge	r3, #0
 80055fa:	232d      	movlt	r3, #45	@ 0x2d
 80055fc:	700b      	strb	r3, [r1, #0]
 80055fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005600:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005604:	4691      	mov	r9, r2
 8005606:	f023 0820 	bic.w	r8, r3, #32
 800560a:	bfbc      	itt	lt
 800560c:	4632      	movlt	r2, r6
 800560e:	4616      	movlt	r6, r2
 8005610:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005614:	d005      	beq.n	8005622 <__cvt+0x42>
 8005616:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800561a:	d100      	bne.n	800561e <__cvt+0x3e>
 800561c:	3401      	adds	r4, #1
 800561e:	2102      	movs	r1, #2
 8005620:	e000      	b.n	8005624 <__cvt+0x44>
 8005622:	2103      	movs	r1, #3
 8005624:	ab03      	add	r3, sp, #12
 8005626:	9301      	str	r3, [sp, #4]
 8005628:	ab02      	add	r3, sp, #8
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	ec47 6b10 	vmov	d0, r6, r7
 8005630:	4653      	mov	r3, sl
 8005632:	4622      	mov	r2, r4
 8005634:	f000 fe5c 	bl	80062f0 <_dtoa_r>
 8005638:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800563c:	4605      	mov	r5, r0
 800563e:	d119      	bne.n	8005674 <__cvt+0x94>
 8005640:	f019 0f01 	tst.w	r9, #1
 8005644:	d00e      	beq.n	8005664 <__cvt+0x84>
 8005646:	eb00 0904 	add.w	r9, r0, r4
 800564a:	2200      	movs	r2, #0
 800564c:	2300      	movs	r3, #0
 800564e:	4630      	mov	r0, r6
 8005650:	4639      	mov	r1, r7
 8005652:	f7fb fa41 	bl	8000ad8 <__aeabi_dcmpeq>
 8005656:	b108      	cbz	r0, 800565c <__cvt+0x7c>
 8005658:	f8cd 900c 	str.w	r9, [sp, #12]
 800565c:	2230      	movs	r2, #48	@ 0x30
 800565e:	9b03      	ldr	r3, [sp, #12]
 8005660:	454b      	cmp	r3, r9
 8005662:	d31e      	bcc.n	80056a2 <__cvt+0xc2>
 8005664:	9b03      	ldr	r3, [sp, #12]
 8005666:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005668:	1b5b      	subs	r3, r3, r5
 800566a:	4628      	mov	r0, r5
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	b004      	add	sp, #16
 8005670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005674:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005678:	eb00 0904 	add.w	r9, r0, r4
 800567c:	d1e5      	bne.n	800564a <__cvt+0x6a>
 800567e:	7803      	ldrb	r3, [r0, #0]
 8005680:	2b30      	cmp	r3, #48	@ 0x30
 8005682:	d10a      	bne.n	800569a <__cvt+0xba>
 8005684:	2200      	movs	r2, #0
 8005686:	2300      	movs	r3, #0
 8005688:	4630      	mov	r0, r6
 800568a:	4639      	mov	r1, r7
 800568c:	f7fb fa24 	bl	8000ad8 <__aeabi_dcmpeq>
 8005690:	b918      	cbnz	r0, 800569a <__cvt+0xba>
 8005692:	f1c4 0401 	rsb	r4, r4, #1
 8005696:	f8ca 4000 	str.w	r4, [sl]
 800569a:	f8da 3000 	ldr.w	r3, [sl]
 800569e:	4499      	add	r9, r3
 80056a0:	e7d3      	b.n	800564a <__cvt+0x6a>
 80056a2:	1c59      	adds	r1, r3, #1
 80056a4:	9103      	str	r1, [sp, #12]
 80056a6:	701a      	strb	r2, [r3, #0]
 80056a8:	e7d9      	b.n	800565e <__cvt+0x7e>

080056aa <__exponent>:
 80056aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056ac:	2900      	cmp	r1, #0
 80056ae:	bfba      	itte	lt
 80056b0:	4249      	neglt	r1, r1
 80056b2:	232d      	movlt	r3, #45	@ 0x2d
 80056b4:	232b      	movge	r3, #43	@ 0x2b
 80056b6:	2909      	cmp	r1, #9
 80056b8:	7002      	strb	r2, [r0, #0]
 80056ba:	7043      	strb	r3, [r0, #1]
 80056bc:	dd29      	ble.n	8005712 <__exponent+0x68>
 80056be:	f10d 0307 	add.w	r3, sp, #7
 80056c2:	461d      	mov	r5, r3
 80056c4:	270a      	movs	r7, #10
 80056c6:	461a      	mov	r2, r3
 80056c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80056cc:	fb07 1416 	mls	r4, r7, r6, r1
 80056d0:	3430      	adds	r4, #48	@ 0x30
 80056d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80056d6:	460c      	mov	r4, r1
 80056d8:	2c63      	cmp	r4, #99	@ 0x63
 80056da:	f103 33ff 	add.w	r3, r3, #4294967295
 80056de:	4631      	mov	r1, r6
 80056e0:	dcf1      	bgt.n	80056c6 <__exponent+0x1c>
 80056e2:	3130      	adds	r1, #48	@ 0x30
 80056e4:	1e94      	subs	r4, r2, #2
 80056e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80056ea:	1c41      	adds	r1, r0, #1
 80056ec:	4623      	mov	r3, r4
 80056ee:	42ab      	cmp	r3, r5
 80056f0:	d30a      	bcc.n	8005708 <__exponent+0x5e>
 80056f2:	f10d 0309 	add.w	r3, sp, #9
 80056f6:	1a9b      	subs	r3, r3, r2
 80056f8:	42ac      	cmp	r4, r5
 80056fa:	bf88      	it	hi
 80056fc:	2300      	movhi	r3, #0
 80056fe:	3302      	adds	r3, #2
 8005700:	4403      	add	r3, r0
 8005702:	1a18      	subs	r0, r3, r0
 8005704:	b003      	add	sp, #12
 8005706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005708:	f813 6b01 	ldrb.w	r6, [r3], #1
 800570c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005710:	e7ed      	b.n	80056ee <__exponent+0x44>
 8005712:	2330      	movs	r3, #48	@ 0x30
 8005714:	3130      	adds	r1, #48	@ 0x30
 8005716:	7083      	strb	r3, [r0, #2]
 8005718:	70c1      	strb	r1, [r0, #3]
 800571a:	1d03      	adds	r3, r0, #4
 800571c:	e7f1      	b.n	8005702 <__exponent+0x58>
	...

08005720 <_printf_float>:
 8005720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005724:	b08d      	sub	sp, #52	@ 0x34
 8005726:	460c      	mov	r4, r1
 8005728:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800572c:	4616      	mov	r6, r2
 800572e:	461f      	mov	r7, r3
 8005730:	4605      	mov	r5, r0
 8005732:	f000 fcdb 	bl	80060ec <_localeconv_r>
 8005736:	6803      	ldr	r3, [r0, #0]
 8005738:	9304      	str	r3, [sp, #16]
 800573a:	4618      	mov	r0, r3
 800573c:	f7fa fda0 	bl	8000280 <strlen>
 8005740:	2300      	movs	r3, #0
 8005742:	930a      	str	r3, [sp, #40]	@ 0x28
 8005744:	f8d8 3000 	ldr.w	r3, [r8]
 8005748:	9005      	str	r0, [sp, #20]
 800574a:	3307      	adds	r3, #7
 800574c:	f023 0307 	bic.w	r3, r3, #7
 8005750:	f103 0208 	add.w	r2, r3, #8
 8005754:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005758:	f8d4 b000 	ldr.w	fp, [r4]
 800575c:	f8c8 2000 	str.w	r2, [r8]
 8005760:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005764:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005768:	9307      	str	r3, [sp, #28]
 800576a:	f8cd 8018 	str.w	r8, [sp, #24]
 800576e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005776:	4b9c      	ldr	r3, [pc, #624]	@ (80059e8 <_printf_float+0x2c8>)
 8005778:	f04f 32ff 	mov.w	r2, #4294967295
 800577c:	f7fb f9de 	bl	8000b3c <__aeabi_dcmpun>
 8005780:	bb70      	cbnz	r0, 80057e0 <_printf_float+0xc0>
 8005782:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005786:	4b98      	ldr	r3, [pc, #608]	@ (80059e8 <_printf_float+0x2c8>)
 8005788:	f04f 32ff 	mov.w	r2, #4294967295
 800578c:	f7fb f9b8 	bl	8000b00 <__aeabi_dcmple>
 8005790:	bb30      	cbnz	r0, 80057e0 <_printf_float+0xc0>
 8005792:	2200      	movs	r2, #0
 8005794:	2300      	movs	r3, #0
 8005796:	4640      	mov	r0, r8
 8005798:	4649      	mov	r1, r9
 800579a:	f7fb f9a7 	bl	8000aec <__aeabi_dcmplt>
 800579e:	b110      	cbz	r0, 80057a6 <_printf_float+0x86>
 80057a0:	232d      	movs	r3, #45	@ 0x2d
 80057a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057a6:	4a91      	ldr	r2, [pc, #580]	@ (80059ec <_printf_float+0x2cc>)
 80057a8:	4b91      	ldr	r3, [pc, #580]	@ (80059f0 <_printf_float+0x2d0>)
 80057aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057ae:	bf8c      	ite	hi
 80057b0:	4690      	movhi	r8, r2
 80057b2:	4698      	movls	r8, r3
 80057b4:	2303      	movs	r3, #3
 80057b6:	6123      	str	r3, [r4, #16]
 80057b8:	f02b 0304 	bic.w	r3, fp, #4
 80057bc:	6023      	str	r3, [r4, #0]
 80057be:	f04f 0900 	mov.w	r9, #0
 80057c2:	9700      	str	r7, [sp, #0]
 80057c4:	4633      	mov	r3, r6
 80057c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80057c8:	4621      	mov	r1, r4
 80057ca:	4628      	mov	r0, r5
 80057cc:	f000 f9d2 	bl	8005b74 <_printf_common>
 80057d0:	3001      	adds	r0, #1
 80057d2:	f040 808d 	bne.w	80058f0 <_printf_float+0x1d0>
 80057d6:	f04f 30ff 	mov.w	r0, #4294967295
 80057da:	b00d      	add	sp, #52	@ 0x34
 80057dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e0:	4642      	mov	r2, r8
 80057e2:	464b      	mov	r3, r9
 80057e4:	4640      	mov	r0, r8
 80057e6:	4649      	mov	r1, r9
 80057e8:	f7fb f9a8 	bl	8000b3c <__aeabi_dcmpun>
 80057ec:	b140      	cbz	r0, 8005800 <_printf_float+0xe0>
 80057ee:	464b      	mov	r3, r9
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	bfbc      	itt	lt
 80057f4:	232d      	movlt	r3, #45	@ 0x2d
 80057f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80057fa:	4a7e      	ldr	r2, [pc, #504]	@ (80059f4 <_printf_float+0x2d4>)
 80057fc:	4b7e      	ldr	r3, [pc, #504]	@ (80059f8 <_printf_float+0x2d8>)
 80057fe:	e7d4      	b.n	80057aa <_printf_float+0x8a>
 8005800:	6863      	ldr	r3, [r4, #4]
 8005802:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005806:	9206      	str	r2, [sp, #24]
 8005808:	1c5a      	adds	r2, r3, #1
 800580a:	d13b      	bne.n	8005884 <_printf_float+0x164>
 800580c:	2306      	movs	r3, #6
 800580e:	6063      	str	r3, [r4, #4]
 8005810:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005814:	2300      	movs	r3, #0
 8005816:	6022      	str	r2, [r4, #0]
 8005818:	9303      	str	r3, [sp, #12]
 800581a:	ab0a      	add	r3, sp, #40	@ 0x28
 800581c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005820:	ab09      	add	r3, sp, #36	@ 0x24
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	6861      	ldr	r1, [r4, #4]
 8005826:	ec49 8b10 	vmov	d0, r8, r9
 800582a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800582e:	4628      	mov	r0, r5
 8005830:	f7ff fed6 	bl	80055e0 <__cvt>
 8005834:	9b06      	ldr	r3, [sp, #24]
 8005836:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005838:	2b47      	cmp	r3, #71	@ 0x47
 800583a:	4680      	mov	r8, r0
 800583c:	d129      	bne.n	8005892 <_printf_float+0x172>
 800583e:	1cc8      	adds	r0, r1, #3
 8005840:	db02      	blt.n	8005848 <_printf_float+0x128>
 8005842:	6863      	ldr	r3, [r4, #4]
 8005844:	4299      	cmp	r1, r3
 8005846:	dd41      	ble.n	80058cc <_printf_float+0x1ac>
 8005848:	f1aa 0a02 	sub.w	sl, sl, #2
 800584c:	fa5f fa8a 	uxtb.w	sl, sl
 8005850:	3901      	subs	r1, #1
 8005852:	4652      	mov	r2, sl
 8005854:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005858:	9109      	str	r1, [sp, #36]	@ 0x24
 800585a:	f7ff ff26 	bl	80056aa <__exponent>
 800585e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005860:	1813      	adds	r3, r2, r0
 8005862:	2a01      	cmp	r2, #1
 8005864:	4681      	mov	r9, r0
 8005866:	6123      	str	r3, [r4, #16]
 8005868:	dc02      	bgt.n	8005870 <_printf_float+0x150>
 800586a:	6822      	ldr	r2, [r4, #0]
 800586c:	07d2      	lsls	r2, r2, #31
 800586e:	d501      	bpl.n	8005874 <_printf_float+0x154>
 8005870:	3301      	adds	r3, #1
 8005872:	6123      	str	r3, [r4, #16]
 8005874:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0a2      	beq.n	80057c2 <_printf_float+0xa2>
 800587c:	232d      	movs	r3, #45	@ 0x2d
 800587e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005882:	e79e      	b.n	80057c2 <_printf_float+0xa2>
 8005884:	9a06      	ldr	r2, [sp, #24]
 8005886:	2a47      	cmp	r2, #71	@ 0x47
 8005888:	d1c2      	bne.n	8005810 <_printf_float+0xf0>
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1c0      	bne.n	8005810 <_printf_float+0xf0>
 800588e:	2301      	movs	r3, #1
 8005890:	e7bd      	b.n	800580e <_printf_float+0xee>
 8005892:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005896:	d9db      	bls.n	8005850 <_printf_float+0x130>
 8005898:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800589c:	d118      	bne.n	80058d0 <_printf_float+0x1b0>
 800589e:	2900      	cmp	r1, #0
 80058a0:	6863      	ldr	r3, [r4, #4]
 80058a2:	dd0b      	ble.n	80058bc <_printf_float+0x19c>
 80058a4:	6121      	str	r1, [r4, #16]
 80058a6:	b913      	cbnz	r3, 80058ae <_printf_float+0x18e>
 80058a8:	6822      	ldr	r2, [r4, #0]
 80058aa:	07d0      	lsls	r0, r2, #31
 80058ac:	d502      	bpl.n	80058b4 <_printf_float+0x194>
 80058ae:	3301      	adds	r3, #1
 80058b0:	440b      	add	r3, r1
 80058b2:	6123      	str	r3, [r4, #16]
 80058b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058b6:	f04f 0900 	mov.w	r9, #0
 80058ba:	e7db      	b.n	8005874 <_printf_float+0x154>
 80058bc:	b913      	cbnz	r3, 80058c4 <_printf_float+0x1a4>
 80058be:	6822      	ldr	r2, [r4, #0]
 80058c0:	07d2      	lsls	r2, r2, #31
 80058c2:	d501      	bpl.n	80058c8 <_printf_float+0x1a8>
 80058c4:	3302      	adds	r3, #2
 80058c6:	e7f4      	b.n	80058b2 <_printf_float+0x192>
 80058c8:	2301      	movs	r3, #1
 80058ca:	e7f2      	b.n	80058b2 <_printf_float+0x192>
 80058cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80058d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058d2:	4299      	cmp	r1, r3
 80058d4:	db05      	blt.n	80058e2 <_printf_float+0x1c2>
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	6121      	str	r1, [r4, #16]
 80058da:	07d8      	lsls	r0, r3, #31
 80058dc:	d5ea      	bpl.n	80058b4 <_printf_float+0x194>
 80058de:	1c4b      	adds	r3, r1, #1
 80058e0:	e7e7      	b.n	80058b2 <_printf_float+0x192>
 80058e2:	2900      	cmp	r1, #0
 80058e4:	bfd4      	ite	le
 80058e6:	f1c1 0202 	rsble	r2, r1, #2
 80058ea:	2201      	movgt	r2, #1
 80058ec:	4413      	add	r3, r2
 80058ee:	e7e0      	b.n	80058b2 <_printf_float+0x192>
 80058f0:	6823      	ldr	r3, [r4, #0]
 80058f2:	055a      	lsls	r2, r3, #21
 80058f4:	d407      	bmi.n	8005906 <_printf_float+0x1e6>
 80058f6:	6923      	ldr	r3, [r4, #16]
 80058f8:	4642      	mov	r2, r8
 80058fa:	4631      	mov	r1, r6
 80058fc:	4628      	mov	r0, r5
 80058fe:	47b8      	blx	r7
 8005900:	3001      	adds	r0, #1
 8005902:	d12b      	bne.n	800595c <_printf_float+0x23c>
 8005904:	e767      	b.n	80057d6 <_printf_float+0xb6>
 8005906:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800590a:	f240 80dd 	bls.w	8005ac8 <_printf_float+0x3a8>
 800590e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005912:	2200      	movs	r2, #0
 8005914:	2300      	movs	r3, #0
 8005916:	f7fb f8df 	bl	8000ad8 <__aeabi_dcmpeq>
 800591a:	2800      	cmp	r0, #0
 800591c:	d033      	beq.n	8005986 <_printf_float+0x266>
 800591e:	4a37      	ldr	r2, [pc, #220]	@ (80059fc <_printf_float+0x2dc>)
 8005920:	2301      	movs	r3, #1
 8005922:	4631      	mov	r1, r6
 8005924:	4628      	mov	r0, r5
 8005926:	47b8      	blx	r7
 8005928:	3001      	adds	r0, #1
 800592a:	f43f af54 	beq.w	80057d6 <_printf_float+0xb6>
 800592e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005932:	4543      	cmp	r3, r8
 8005934:	db02      	blt.n	800593c <_printf_float+0x21c>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	07d8      	lsls	r0, r3, #31
 800593a:	d50f      	bpl.n	800595c <_printf_float+0x23c>
 800593c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005940:	4631      	mov	r1, r6
 8005942:	4628      	mov	r0, r5
 8005944:	47b8      	blx	r7
 8005946:	3001      	adds	r0, #1
 8005948:	f43f af45 	beq.w	80057d6 <_printf_float+0xb6>
 800594c:	f04f 0900 	mov.w	r9, #0
 8005950:	f108 38ff 	add.w	r8, r8, #4294967295
 8005954:	f104 0a1a 	add.w	sl, r4, #26
 8005958:	45c8      	cmp	r8, r9
 800595a:	dc09      	bgt.n	8005970 <_printf_float+0x250>
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	079b      	lsls	r3, r3, #30
 8005960:	f100 8103 	bmi.w	8005b6a <_printf_float+0x44a>
 8005964:	68e0      	ldr	r0, [r4, #12]
 8005966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005968:	4298      	cmp	r0, r3
 800596a:	bfb8      	it	lt
 800596c:	4618      	movlt	r0, r3
 800596e:	e734      	b.n	80057da <_printf_float+0xba>
 8005970:	2301      	movs	r3, #1
 8005972:	4652      	mov	r2, sl
 8005974:	4631      	mov	r1, r6
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	f43f af2b 	beq.w	80057d6 <_printf_float+0xb6>
 8005980:	f109 0901 	add.w	r9, r9, #1
 8005984:	e7e8      	b.n	8005958 <_printf_float+0x238>
 8005986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005988:	2b00      	cmp	r3, #0
 800598a:	dc39      	bgt.n	8005a00 <_printf_float+0x2e0>
 800598c:	4a1b      	ldr	r2, [pc, #108]	@ (80059fc <_printf_float+0x2dc>)
 800598e:	2301      	movs	r3, #1
 8005990:	4631      	mov	r1, r6
 8005992:	4628      	mov	r0, r5
 8005994:	47b8      	blx	r7
 8005996:	3001      	adds	r0, #1
 8005998:	f43f af1d 	beq.w	80057d6 <_printf_float+0xb6>
 800599c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80059a0:	ea59 0303 	orrs.w	r3, r9, r3
 80059a4:	d102      	bne.n	80059ac <_printf_float+0x28c>
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	07d9      	lsls	r1, r3, #31
 80059aa:	d5d7      	bpl.n	800595c <_printf_float+0x23c>
 80059ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059b0:	4631      	mov	r1, r6
 80059b2:	4628      	mov	r0, r5
 80059b4:	47b8      	blx	r7
 80059b6:	3001      	adds	r0, #1
 80059b8:	f43f af0d 	beq.w	80057d6 <_printf_float+0xb6>
 80059bc:	f04f 0a00 	mov.w	sl, #0
 80059c0:	f104 0b1a 	add.w	fp, r4, #26
 80059c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c6:	425b      	negs	r3, r3
 80059c8:	4553      	cmp	r3, sl
 80059ca:	dc01      	bgt.n	80059d0 <_printf_float+0x2b0>
 80059cc:	464b      	mov	r3, r9
 80059ce:	e793      	b.n	80058f8 <_printf_float+0x1d8>
 80059d0:	2301      	movs	r3, #1
 80059d2:	465a      	mov	r2, fp
 80059d4:	4631      	mov	r1, r6
 80059d6:	4628      	mov	r0, r5
 80059d8:	47b8      	blx	r7
 80059da:	3001      	adds	r0, #1
 80059dc:	f43f aefb 	beq.w	80057d6 <_printf_float+0xb6>
 80059e0:	f10a 0a01 	add.w	sl, sl, #1
 80059e4:	e7ee      	b.n	80059c4 <_printf_float+0x2a4>
 80059e6:	bf00      	nop
 80059e8:	7fefffff 	.word	0x7fefffff
 80059ec:	080089b4 	.word	0x080089b4
 80059f0:	080089b0 	.word	0x080089b0
 80059f4:	080089bc 	.word	0x080089bc
 80059f8:	080089b8 	.word	0x080089b8
 80059fc:	080089c0 	.word	0x080089c0
 8005a00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a02:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a06:	4553      	cmp	r3, sl
 8005a08:	bfa8      	it	ge
 8005a0a:	4653      	movge	r3, sl
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	4699      	mov	r9, r3
 8005a10:	dc36      	bgt.n	8005a80 <_printf_float+0x360>
 8005a12:	f04f 0b00 	mov.w	fp, #0
 8005a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a1a:	f104 021a 	add.w	r2, r4, #26
 8005a1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a20:	9306      	str	r3, [sp, #24]
 8005a22:	eba3 0309 	sub.w	r3, r3, r9
 8005a26:	455b      	cmp	r3, fp
 8005a28:	dc31      	bgt.n	8005a8e <_printf_float+0x36e>
 8005a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a2c:	459a      	cmp	sl, r3
 8005a2e:	dc3a      	bgt.n	8005aa6 <_printf_float+0x386>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	07da      	lsls	r2, r3, #31
 8005a34:	d437      	bmi.n	8005aa6 <_printf_float+0x386>
 8005a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a38:	ebaa 0903 	sub.w	r9, sl, r3
 8005a3c:	9b06      	ldr	r3, [sp, #24]
 8005a3e:	ebaa 0303 	sub.w	r3, sl, r3
 8005a42:	4599      	cmp	r9, r3
 8005a44:	bfa8      	it	ge
 8005a46:	4699      	movge	r9, r3
 8005a48:	f1b9 0f00 	cmp.w	r9, #0
 8005a4c:	dc33      	bgt.n	8005ab6 <_printf_float+0x396>
 8005a4e:	f04f 0800 	mov.w	r8, #0
 8005a52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a56:	f104 0b1a 	add.w	fp, r4, #26
 8005a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5c:	ebaa 0303 	sub.w	r3, sl, r3
 8005a60:	eba3 0309 	sub.w	r3, r3, r9
 8005a64:	4543      	cmp	r3, r8
 8005a66:	f77f af79 	ble.w	800595c <_printf_float+0x23c>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	465a      	mov	r2, fp
 8005a6e:	4631      	mov	r1, r6
 8005a70:	4628      	mov	r0, r5
 8005a72:	47b8      	blx	r7
 8005a74:	3001      	adds	r0, #1
 8005a76:	f43f aeae 	beq.w	80057d6 <_printf_float+0xb6>
 8005a7a:	f108 0801 	add.w	r8, r8, #1
 8005a7e:	e7ec      	b.n	8005a5a <_printf_float+0x33a>
 8005a80:	4642      	mov	r2, r8
 8005a82:	4631      	mov	r1, r6
 8005a84:	4628      	mov	r0, r5
 8005a86:	47b8      	blx	r7
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d1c2      	bne.n	8005a12 <_printf_float+0x2f2>
 8005a8c:	e6a3      	b.n	80057d6 <_printf_float+0xb6>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	4631      	mov	r1, r6
 8005a92:	4628      	mov	r0, r5
 8005a94:	9206      	str	r2, [sp, #24]
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	f43f ae9c 	beq.w	80057d6 <_printf_float+0xb6>
 8005a9e:	9a06      	ldr	r2, [sp, #24]
 8005aa0:	f10b 0b01 	add.w	fp, fp, #1
 8005aa4:	e7bb      	b.n	8005a1e <_printf_float+0x2fe>
 8005aa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4628      	mov	r0, r5
 8005aae:	47b8      	blx	r7
 8005ab0:	3001      	adds	r0, #1
 8005ab2:	d1c0      	bne.n	8005a36 <_printf_float+0x316>
 8005ab4:	e68f      	b.n	80057d6 <_printf_float+0xb6>
 8005ab6:	9a06      	ldr	r2, [sp, #24]
 8005ab8:	464b      	mov	r3, r9
 8005aba:	4442      	add	r2, r8
 8005abc:	4631      	mov	r1, r6
 8005abe:	4628      	mov	r0, r5
 8005ac0:	47b8      	blx	r7
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d1c3      	bne.n	8005a4e <_printf_float+0x32e>
 8005ac6:	e686      	b.n	80057d6 <_printf_float+0xb6>
 8005ac8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005acc:	f1ba 0f01 	cmp.w	sl, #1
 8005ad0:	dc01      	bgt.n	8005ad6 <_printf_float+0x3b6>
 8005ad2:	07db      	lsls	r3, r3, #31
 8005ad4:	d536      	bpl.n	8005b44 <_printf_float+0x424>
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4642      	mov	r2, r8
 8005ada:	4631      	mov	r1, r6
 8005adc:	4628      	mov	r0, r5
 8005ade:	47b8      	blx	r7
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	f43f ae78 	beq.w	80057d6 <_printf_float+0xb6>
 8005ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aea:	4631      	mov	r1, r6
 8005aec:	4628      	mov	r0, r5
 8005aee:	47b8      	blx	r7
 8005af0:	3001      	adds	r0, #1
 8005af2:	f43f ae70 	beq.w	80057d6 <_printf_float+0xb6>
 8005af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005afa:	2200      	movs	r2, #0
 8005afc:	2300      	movs	r3, #0
 8005afe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b02:	f7fa ffe9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b06:	b9c0      	cbnz	r0, 8005b3a <_printf_float+0x41a>
 8005b08:	4653      	mov	r3, sl
 8005b0a:	f108 0201 	add.w	r2, r8, #1
 8005b0e:	4631      	mov	r1, r6
 8005b10:	4628      	mov	r0, r5
 8005b12:	47b8      	blx	r7
 8005b14:	3001      	adds	r0, #1
 8005b16:	d10c      	bne.n	8005b32 <_printf_float+0x412>
 8005b18:	e65d      	b.n	80057d6 <_printf_float+0xb6>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	465a      	mov	r2, fp
 8005b1e:	4631      	mov	r1, r6
 8005b20:	4628      	mov	r0, r5
 8005b22:	47b8      	blx	r7
 8005b24:	3001      	adds	r0, #1
 8005b26:	f43f ae56 	beq.w	80057d6 <_printf_float+0xb6>
 8005b2a:	f108 0801 	add.w	r8, r8, #1
 8005b2e:	45d0      	cmp	r8, sl
 8005b30:	dbf3      	blt.n	8005b1a <_printf_float+0x3fa>
 8005b32:	464b      	mov	r3, r9
 8005b34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b38:	e6df      	b.n	80058fa <_printf_float+0x1da>
 8005b3a:	f04f 0800 	mov.w	r8, #0
 8005b3e:	f104 0b1a 	add.w	fp, r4, #26
 8005b42:	e7f4      	b.n	8005b2e <_printf_float+0x40e>
 8005b44:	2301      	movs	r3, #1
 8005b46:	4642      	mov	r2, r8
 8005b48:	e7e1      	b.n	8005b0e <_printf_float+0x3ee>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	464a      	mov	r2, r9
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	47b8      	blx	r7
 8005b54:	3001      	adds	r0, #1
 8005b56:	f43f ae3e 	beq.w	80057d6 <_printf_float+0xb6>
 8005b5a:	f108 0801 	add.w	r8, r8, #1
 8005b5e:	68e3      	ldr	r3, [r4, #12]
 8005b60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b62:	1a5b      	subs	r3, r3, r1
 8005b64:	4543      	cmp	r3, r8
 8005b66:	dcf0      	bgt.n	8005b4a <_printf_float+0x42a>
 8005b68:	e6fc      	b.n	8005964 <_printf_float+0x244>
 8005b6a:	f04f 0800 	mov.w	r8, #0
 8005b6e:	f104 0919 	add.w	r9, r4, #25
 8005b72:	e7f4      	b.n	8005b5e <_printf_float+0x43e>

08005b74 <_printf_common>:
 8005b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b78:	4616      	mov	r6, r2
 8005b7a:	4698      	mov	r8, r3
 8005b7c:	688a      	ldr	r2, [r1, #8]
 8005b7e:	690b      	ldr	r3, [r1, #16]
 8005b80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b84:	4293      	cmp	r3, r2
 8005b86:	bfb8      	it	lt
 8005b88:	4613      	movlt	r3, r2
 8005b8a:	6033      	str	r3, [r6, #0]
 8005b8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b90:	4607      	mov	r7, r0
 8005b92:	460c      	mov	r4, r1
 8005b94:	b10a      	cbz	r2, 8005b9a <_printf_common+0x26>
 8005b96:	3301      	adds	r3, #1
 8005b98:	6033      	str	r3, [r6, #0]
 8005b9a:	6823      	ldr	r3, [r4, #0]
 8005b9c:	0699      	lsls	r1, r3, #26
 8005b9e:	bf42      	ittt	mi
 8005ba0:	6833      	ldrmi	r3, [r6, #0]
 8005ba2:	3302      	addmi	r3, #2
 8005ba4:	6033      	strmi	r3, [r6, #0]
 8005ba6:	6825      	ldr	r5, [r4, #0]
 8005ba8:	f015 0506 	ands.w	r5, r5, #6
 8005bac:	d106      	bne.n	8005bbc <_printf_common+0x48>
 8005bae:	f104 0a19 	add.w	sl, r4, #25
 8005bb2:	68e3      	ldr	r3, [r4, #12]
 8005bb4:	6832      	ldr	r2, [r6, #0]
 8005bb6:	1a9b      	subs	r3, r3, r2
 8005bb8:	42ab      	cmp	r3, r5
 8005bba:	dc26      	bgt.n	8005c0a <_printf_common+0x96>
 8005bbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005bc0:	6822      	ldr	r2, [r4, #0]
 8005bc2:	3b00      	subs	r3, #0
 8005bc4:	bf18      	it	ne
 8005bc6:	2301      	movne	r3, #1
 8005bc8:	0692      	lsls	r2, r2, #26
 8005bca:	d42b      	bmi.n	8005c24 <_printf_common+0xb0>
 8005bcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bd0:	4641      	mov	r1, r8
 8005bd2:	4638      	mov	r0, r7
 8005bd4:	47c8      	blx	r9
 8005bd6:	3001      	adds	r0, #1
 8005bd8:	d01e      	beq.n	8005c18 <_printf_common+0xa4>
 8005bda:	6823      	ldr	r3, [r4, #0]
 8005bdc:	6922      	ldr	r2, [r4, #16]
 8005bde:	f003 0306 	and.w	r3, r3, #6
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	bf02      	ittt	eq
 8005be6:	68e5      	ldreq	r5, [r4, #12]
 8005be8:	6833      	ldreq	r3, [r6, #0]
 8005bea:	1aed      	subeq	r5, r5, r3
 8005bec:	68a3      	ldr	r3, [r4, #8]
 8005bee:	bf0c      	ite	eq
 8005bf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bf4:	2500      	movne	r5, #0
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	bfc4      	itt	gt
 8005bfa:	1a9b      	subgt	r3, r3, r2
 8005bfc:	18ed      	addgt	r5, r5, r3
 8005bfe:	2600      	movs	r6, #0
 8005c00:	341a      	adds	r4, #26
 8005c02:	42b5      	cmp	r5, r6
 8005c04:	d11a      	bne.n	8005c3c <_printf_common+0xc8>
 8005c06:	2000      	movs	r0, #0
 8005c08:	e008      	b.n	8005c1c <_printf_common+0xa8>
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	4652      	mov	r2, sl
 8005c0e:	4641      	mov	r1, r8
 8005c10:	4638      	mov	r0, r7
 8005c12:	47c8      	blx	r9
 8005c14:	3001      	adds	r0, #1
 8005c16:	d103      	bne.n	8005c20 <_printf_common+0xac>
 8005c18:	f04f 30ff 	mov.w	r0, #4294967295
 8005c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c20:	3501      	adds	r5, #1
 8005c22:	e7c6      	b.n	8005bb2 <_printf_common+0x3e>
 8005c24:	18e1      	adds	r1, r4, r3
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	2030      	movs	r0, #48	@ 0x30
 8005c2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c2e:	4422      	add	r2, r4
 8005c30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c38:	3302      	adds	r3, #2
 8005c3a:	e7c7      	b.n	8005bcc <_printf_common+0x58>
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	4622      	mov	r2, r4
 8005c40:	4641      	mov	r1, r8
 8005c42:	4638      	mov	r0, r7
 8005c44:	47c8      	blx	r9
 8005c46:	3001      	adds	r0, #1
 8005c48:	d0e6      	beq.n	8005c18 <_printf_common+0xa4>
 8005c4a:	3601      	adds	r6, #1
 8005c4c:	e7d9      	b.n	8005c02 <_printf_common+0x8e>
	...

08005c50 <_printf_i>:
 8005c50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c54:	7e0f      	ldrb	r7, [r1, #24]
 8005c56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c58:	2f78      	cmp	r7, #120	@ 0x78
 8005c5a:	4691      	mov	r9, r2
 8005c5c:	4680      	mov	r8, r0
 8005c5e:	460c      	mov	r4, r1
 8005c60:	469a      	mov	sl, r3
 8005c62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c66:	d807      	bhi.n	8005c78 <_printf_i+0x28>
 8005c68:	2f62      	cmp	r7, #98	@ 0x62
 8005c6a:	d80a      	bhi.n	8005c82 <_printf_i+0x32>
 8005c6c:	2f00      	cmp	r7, #0
 8005c6e:	f000 80d1 	beq.w	8005e14 <_printf_i+0x1c4>
 8005c72:	2f58      	cmp	r7, #88	@ 0x58
 8005c74:	f000 80b8 	beq.w	8005de8 <_printf_i+0x198>
 8005c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c80:	e03a      	b.n	8005cf8 <_printf_i+0xa8>
 8005c82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c86:	2b15      	cmp	r3, #21
 8005c88:	d8f6      	bhi.n	8005c78 <_printf_i+0x28>
 8005c8a:	a101      	add	r1, pc, #4	@ (adr r1, 8005c90 <_printf_i+0x40>)
 8005c8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c90:	08005ce9 	.word	0x08005ce9
 8005c94:	08005cfd 	.word	0x08005cfd
 8005c98:	08005c79 	.word	0x08005c79
 8005c9c:	08005c79 	.word	0x08005c79
 8005ca0:	08005c79 	.word	0x08005c79
 8005ca4:	08005c79 	.word	0x08005c79
 8005ca8:	08005cfd 	.word	0x08005cfd
 8005cac:	08005c79 	.word	0x08005c79
 8005cb0:	08005c79 	.word	0x08005c79
 8005cb4:	08005c79 	.word	0x08005c79
 8005cb8:	08005c79 	.word	0x08005c79
 8005cbc:	08005dfb 	.word	0x08005dfb
 8005cc0:	08005d27 	.word	0x08005d27
 8005cc4:	08005db5 	.word	0x08005db5
 8005cc8:	08005c79 	.word	0x08005c79
 8005ccc:	08005c79 	.word	0x08005c79
 8005cd0:	08005e1d 	.word	0x08005e1d
 8005cd4:	08005c79 	.word	0x08005c79
 8005cd8:	08005d27 	.word	0x08005d27
 8005cdc:	08005c79 	.word	0x08005c79
 8005ce0:	08005c79 	.word	0x08005c79
 8005ce4:	08005dbd 	.word	0x08005dbd
 8005ce8:	6833      	ldr	r3, [r6, #0]
 8005cea:	1d1a      	adds	r2, r3, #4
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	6032      	str	r2, [r6, #0]
 8005cf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e09c      	b.n	8005e36 <_printf_i+0x1e6>
 8005cfc:	6833      	ldr	r3, [r6, #0]
 8005cfe:	6820      	ldr	r0, [r4, #0]
 8005d00:	1d19      	adds	r1, r3, #4
 8005d02:	6031      	str	r1, [r6, #0]
 8005d04:	0606      	lsls	r6, r0, #24
 8005d06:	d501      	bpl.n	8005d0c <_printf_i+0xbc>
 8005d08:	681d      	ldr	r5, [r3, #0]
 8005d0a:	e003      	b.n	8005d14 <_printf_i+0xc4>
 8005d0c:	0645      	lsls	r5, r0, #25
 8005d0e:	d5fb      	bpl.n	8005d08 <_printf_i+0xb8>
 8005d10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d14:	2d00      	cmp	r5, #0
 8005d16:	da03      	bge.n	8005d20 <_printf_i+0xd0>
 8005d18:	232d      	movs	r3, #45	@ 0x2d
 8005d1a:	426d      	negs	r5, r5
 8005d1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d20:	4858      	ldr	r0, [pc, #352]	@ (8005e84 <_printf_i+0x234>)
 8005d22:	230a      	movs	r3, #10
 8005d24:	e011      	b.n	8005d4a <_printf_i+0xfa>
 8005d26:	6821      	ldr	r1, [r4, #0]
 8005d28:	6833      	ldr	r3, [r6, #0]
 8005d2a:	0608      	lsls	r0, r1, #24
 8005d2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d30:	d402      	bmi.n	8005d38 <_printf_i+0xe8>
 8005d32:	0649      	lsls	r1, r1, #25
 8005d34:	bf48      	it	mi
 8005d36:	b2ad      	uxthmi	r5, r5
 8005d38:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d3a:	4852      	ldr	r0, [pc, #328]	@ (8005e84 <_printf_i+0x234>)
 8005d3c:	6033      	str	r3, [r6, #0]
 8005d3e:	bf14      	ite	ne
 8005d40:	230a      	movne	r3, #10
 8005d42:	2308      	moveq	r3, #8
 8005d44:	2100      	movs	r1, #0
 8005d46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d4a:	6866      	ldr	r6, [r4, #4]
 8005d4c:	60a6      	str	r6, [r4, #8]
 8005d4e:	2e00      	cmp	r6, #0
 8005d50:	db05      	blt.n	8005d5e <_printf_i+0x10e>
 8005d52:	6821      	ldr	r1, [r4, #0]
 8005d54:	432e      	orrs	r6, r5
 8005d56:	f021 0104 	bic.w	r1, r1, #4
 8005d5a:	6021      	str	r1, [r4, #0]
 8005d5c:	d04b      	beq.n	8005df6 <_printf_i+0x1a6>
 8005d5e:	4616      	mov	r6, r2
 8005d60:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d64:	fb03 5711 	mls	r7, r3, r1, r5
 8005d68:	5dc7      	ldrb	r7, [r0, r7]
 8005d6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d6e:	462f      	mov	r7, r5
 8005d70:	42bb      	cmp	r3, r7
 8005d72:	460d      	mov	r5, r1
 8005d74:	d9f4      	bls.n	8005d60 <_printf_i+0x110>
 8005d76:	2b08      	cmp	r3, #8
 8005d78:	d10b      	bne.n	8005d92 <_printf_i+0x142>
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	07df      	lsls	r7, r3, #31
 8005d7e:	d508      	bpl.n	8005d92 <_printf_i+0x142>
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	6861      	ldr	r1, [r4, #4]
 8005d84:	4299      	cmp	r1, r3
 8005d86:	bfde      	ittt	le
 8005d88:	2330      	movle	r3, #48	@ 0x30
 8005d8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d92:	1b92      	subs	r2, r2, r6
 8005d94:	6122      	str	r2, [r4, #16]
 8005d96:	f8cd a000 	str.w	sl, [sp]
 8005d9a:	464b      	mov	r3, r9
 8005d9c:	aa03      	add	r2, sp, #12
 8005d9e:	4621      	mov	r1, r4
 8005da0:	4640      	mov	r0, r8
 8005da2:	f7ff fee7 	bl	8005b74 <_printf_common>
 8005da6:	3001      	adds	r0, #1
 8005da8:	d14a      	bne.n	8005e40 <_printf_i+0x1f0>
 8005daa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dae:	b004      	add	sp, #16
 8005db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	f043 0320 	orr.w	r3, r3, #32
 8005dba:	6023      	str	r3, [r4, #0]
 8005dbc:	4832      	ldr	r0, [pc, #200]	@ (8005e88 <_printf_i+0x238>)
 8005dbe:	2778      	movs	r7, #120	@ 0x78
 8005dc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dc4:	6823      	ldr	r3, [r4, #0]
 8005dc6:	6831      	ldr	r1, [r6, #0]
 8005dc8:	061f      	lsls	r7, r3, #24
 8005dca:	f851 5b04 	ldr.w	r5, [r1], #4
 8005dce:	d402      	bmi.n	8005dd6 <_printf_i+0x186>
 8005dd0:	065f      	lsls	r7, r3, #25
 8005dd2:	bf48      	it	mi
 8005dd4:	b2ad      	uxthmi	r5, r5
 8005dd6:	6031      	str	r1, [r6, #0]
 8005dd8:	07d9      	lsls	r1, r3, #31
 8005dda:	bf44      	itt	mi
 8005ddc:	f043 0320 	orrmi.w	r3, r3, #32
 8005de0:	6023      	strmi	r3, [r4, #0]
 8005de2:	b11d      	cbz	r5, 8005dec <_printf_i+0x19c>
 8005de4:	2310      	movs	r3, #16
 8005de6:	e7ad      	b.n	8005d44 <_printf_i+0xf4>
 8005de8:	4826      	ldr	r0, [pc, #152]	@ (8005e84 <_printf_i+0x234>)
 8005dea:	e7e9      	b.n	8005dc0 <_printf_i+0x170>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	f023 0320 	bic.w	r3, r3, #32
 8005df2:	6023      	str	r3, [r4, #0]
 8005df4:	e7f6      	b.n	8005de4 <_printf_i+0x194>
 8005df6:	4616      	mov	r6, r2
 8005df8:	e7bd      	b.n	8005d76 <_printf_i+0x126>
 8005dfa:	6833      	ldr	r3, [r6, #0]
 8005dfc:	6825      	ldr	r5, [r4, #0]
 8005dfe:	6961      	ldr	r1, [r4, #20]
 8005e00:	1d18      	adds	r0, r3, #4
 8005e02:	6030      	str	r0, [r6, #0]
 8005e04:	062e      	lsls	r6, r5, #24
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	d501      	bpl.n	8005e0e <_printf_i+0x1be>
 8005e0a:	6019      	str	r1, [r3, #0]
 8005e0c:	e002      	b.n	8005e14 <_printf_i+0x1c4>
 8005e0e:	0668      	lsls	r0, r5, #25
 8005e10:	d5fb      	bpl.n	8005e0a <_printf_i+0x1ba>
 8005e12:	8019      	strh	r1, [r3, #0]
 8005e14:	2300      	movs	r3, #0
 8005e16:	6123      	str	r3, [r4, #16]
 8005e18:	4616      	mov	r6, r2
 8005e1a:	e7bc      	b.n	8005d96 <_printf_i+0x146>
 8005e1c:	6833      	ldr	r3, [r6, #0]
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	6032      	str	r2, [r6, #0]
 8005e22:	681e      	ldr	r6, [r3, #0]
 8005e24:	6862      	ldr	r2, [r4, #4]
 8005e26:	2100      	movs	r1, #0
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f7fa f9d9 	bl	80001e0 <memchr>
 8005e2e:	b108      	cbz	r0, 8005e34 <_printf_i+0x1e4>
 8005e30:	1b80      	subs	r0, r0, r6
 8005e32:	6060      	str	r0, [r4, #4]
 8005e34:	6863      	ldr	r3, [r4, #4]
 8005e36:	6123      	str	r3, [r4, #16]
 8005e38:	2300      	movs	r3, #0
 8005e3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e3e:	e7aa      	b.n	8005d96 <_printf_i+0x146>
 8005e40:	6923      	ldr	r3, [r4, #16]
 8005e42:	4632      	mov	r2, r6
 8005e44:	4649      	mov	r1, r9
 8005e46:	4640      	mov	r0, r8
 8005e48:	47d0      	blx	sl
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	d0ad      	beq.n	8005daa <_printf_i+0x15a>
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	079b      	lsls	r3, r3, #30
 8005e52:	d413      	bmi.n	8005e7c <_printf_i+0x22c>
 8005e54:	68e0      	ldr	r0, [r4, #12]
 8005e56:	9b03      	ldr	r3, [sp, #12]
 8005e58:	4298      	cmp	r0, r3
 8005e5a:	bfb8      	it	lt
 8005e5c:	4618      	movlt	r0, r3
 8005e5e:	e7a6      	b.n	8005dae <_printf_i+0x15e>
 8005e60:	2301      	movs	r3, #1
 8005e62:	4632      	mov	r2, r6
 8005e64:	4649      	mov	r1, r9
 8005e66:	4640      	mov	r0, r8
 8005e68:	47d0      	blx	sl
 8005e6a:	3001      	adds	r0, #1
 8005e6c:	d09d      	beq.n	8005daa <_printf_i+0x15a>
 8005e6e:	3501      	adds	r5, #1
 8005e70:	68e3      	ldr	r3, [r4, #12]
 8005e72:	9903      	ldr	r1, [sp, #12]
 8005e74:	1a5b      	subs	r3, r3, r1
 8005e76:	42ab      	cmp	r3, r5
 8005e78:	dcf2      	bgt.n	8005e60 <_printf_i+0x210>
 8005e7a:	e7eb      	b.n	8005e54 <_printf_i+0x204>
 8005e7c:	2500      	movs	r5, #0
 8005e7e:	f104 0619 	add.w	r6, r4, #25
 8005e82:	e7f5      	b.n	8005e70 <_printf_i+0x220>
 8005e84:	080089c2 	.word	0x080089c2
 8005e88:	080089d3 	.word	0x080089d3

08005e8c <std>:
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	4604      	mov	r4, r0
 8005e92:	e9c0 3300 	strd	r3, r3, [r0]
 8005e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e9a:	6083      	str	r3, [r0, #8]
 8005e9c:	8181      	strh	r1, [r0, #12]
 8005e9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ea0:	81c2      	strh	r2, [r0, #14]
 8005ea2:	6183      	str	r3, [r0, #24]
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	2208      	movs	r2, #8
 8005ea8:	305c      	adds	r0, #92	@ 0x5c
 8005eaa:	f000 f916 	bl	80060da <memset>
 8005eae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <std+0x58>)
 8005eb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee8 <std+0x5c>)
 8005eb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005eec <std+0x60>)
 8005eb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eba:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef0 <std+0x64>)
 8005ebc:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef4 <std+0x68>)
 8005ec0:	6224      	str	r4, [r4, #32]
 8005ec2:	429c      	cmp	r4, r3
 8005ec4:	d006      	beq.n	8005ed4 <std+0x48>
 8005ec6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005eca:	4294      	cmp	r4, r2
 8005ecc:	d002      	beq.n	8005ed4 <std+0x48>
 8005ece:	33d0      	adds	r3, #208	@ 0xd0
 8005ed0:	429c      	cmp	r4, r3
 8005ed2:	d105      	bne.n	8005ee0 <std+0x54>
 8005ed4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005edc:	f000 b97a 	b.w	80061d4 <__retarget_lock_init_recursive>
 8005ee0:	bd10      	pop	{r4, pc}
 8005ee2:	bf00      	nop
 8005ee4:	08006055 	.word	0x08006055
 8005ee8:	08006077 	.word	0x08006077
 8005eec:	080060af 	.word	0x080060af
 8005ef0:	080060d3 	.word	0x080060d3
 8005ef4:	20000344 	.word	0x20000344

08005ef8 <stdio_exit_handler>:
 8005ef8:	4a02      	ldr	r2, [pc, #8]	@ (8005f04 <stdio_exit_handler+0xc>)
 8005efa:	4903      	ldr	r1, [pc, #12]	@ (8005f08 <stdio_exit_handler+0x10>)
 8005efc:	4803      	ldr	r0, [pc, #12]	@ (8005f0c <stdio_exit_handler+0x14>)
 8005efe:	f000 b869 	b.w	8005fd4 <_fwalk_sglue>
 8005f02:	bf00      	nop
 8005f04:	20000014 	.word	0x20000014
 8005f08:	08007b3d 	.word	0x08007b3d
 8005f0c:	20000024 	.word	0x20000024

08005f10 <cleanup_stdio>:
 8005f10:	6841      	ldr	r1, [r0, #4]
 8005f12:	4b0c      	ldr	r3, [pc, #48]	@ (8005f44 <cleanup_stdio+0x34>)
 8005f14:	4299      	cmp	r1, r3
 8005f16:	b510      	push	{r4, lr}
 8005f18:	4604      	mov	r4, r0
 8005f1a:	d001      	beq.n	8005f20 <cleanup_stdio+0x10>
 8005f1c:	f001 fe0e 	bl	8007b3c <_fflush_r>
 8005f20:	68a1      	ldr	r1, [r4, #8]
 8005f22:	4b09      	ldr	r3, [pc, #36]	@ (8005f48 <cleanup_stdio+0x38>)
 8005f24:	4299      	cmp	r1, r3
 8005f26:	d002      	beq.n	8005f2e <cleanup_stdio+0x1e>
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f001 fe07 	bl	8007b3c <_fflush_r>
 8005f2e:	68e1      	ldr	r1, [r4, #12]
 8005f30:	4b06      	ldr	r3, [pc, #24]	@ (8005f4c <cleanup_stdio+0x3c>)
 8005f32:	4299      	cmp	r1, r3
 8005f34:	d004      	beq.n	8005f40 <cleanup_stdio+0x30>
 8005f36:	4620      	mov	r0, r4
 8005f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f3c:	f001 bdfe 	b.w	8007b3c <_fflush_r>
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	bf00      	nop
 8005f44:	20000344 	.word	0x20000344
 8005f48:	200003ac 	.word	0x200003ac
 8005f4c:	20000414 	.word	0x20000414

08005f50 <global_stdio_init.part.0>:
 8005f50:	b510      	push	{r4, lr}
 8005f52:	4b0b      	ldr	r3, [pc, #44]	@ (8005f80 <global_stdio_init.part.0+0x30>)
 8005f54:	4c0b      	ldr	r4, [pc, #44]	@ (8005f84 <global_stdio_init.part.0+0x34>)
 8005f56:	4a0c      	ldr	r2, [pc, #48]	@ (8005f88 <global_stdio_init.part.0+0x38>)
 8005f58:	601a      	str	r2, [r3, #0]
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	2104      	movs	r1, #4
 8005f60:	f7ff ff94 	bl	8005e8c <std>
 8005f64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f68:	2201      	movs	r2, #1
 8005f6a:	2109      	movs	r1, #9
 8005f6c:	f7ff ff8e 	bl	8005e8c <std>
 8005f70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f74:	2202      	movs	r2, #2
 8005f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f7a:	2112      	movs	r1, #18
 8005f7c:	f7ff bf86 	b.w	8005e8c <std>
 8005f80:	2000047c 	.word	0x2000047c
 8005f84:	20000344 	.word	0x20000344
 8005f88:	08005ef9 	.word	0x08005ef9

08005f8c <__sfp_lock_acquire>:
 8005f8c:	4801      	ldr	r0, [pc, #4]	@ (8005f94 <__sfp_lock_acquire+0x8>)
 8005f8e:	f000 b922 	b.w	80061d6 <__retarget_lock_acquire_recursive>
 8005f92:	bf00      	nop
 8005f94:	20000485 	.word	0x20000485

08005f98 <__sfp_lock_release>:
 8005f98:	4801      	ldr	r0, [pc, #4]	@ (8005fa0 <__sfp_lock_release+0x8>)
 8005f9a:	f000 b91d 	b.w	80061d8 <__retarget_lock_release_recursive>
 8005f9e:	bf00      	nop
 8005fa0:	20000485 	.word	0x20000485

08005fa4 <__sinit>:
 8005fa4:	b510      	push	{r4, lr}
 8005fa6:	4604      	mov	r4, r0
 8005fa8:	f7ff fff0 	bl	8005f8c <__sfp_lock_acquire>
 8005fac:	6a23      	ldr	r3, [r4, #32]
 8005fae:	b11b      	cbz	r3, 8005fb8 <__sinit+0x14>
 8005fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fb4:	f7ff bff0 	b.w	8005f98 <__sfp_lock_release>
 8005fb8:	4b04      	ldr	r3, [pc, #16]	@ (8005fcc <__sinit+0x28>)
 8005fba:	6223      	str	r3, [r4, #32]
 8005fbc:	4b04      	ldr	r3, [pc, #16]	@ (8005fd0 <__sinit+0x2c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1f5      	bne.n	8005fb0 <__sinit+0xc>
 8005fc4:	f7ff ffc4 	bl	8005f50 <global_stdio_init.part.0>
 8005fc8:	e7f2      	b.n	8005fb0 <__sinit+0xc>
 8005fca:	bf00      	nop
 8005fcc:	08005f11 	.word	0x08005f11
 8005fd0:	2000047c 	.word	0x2000047c

08005fd4 <_fwalk_sglue>:
 8005fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fd8:	4607      	mov	r7, r0
 8005fda:	4688      	mov	r8, r1
 8005fdc:	4614      	mov	r4, r2
 8005fde:	2600      	movs	r6, #0
 8005fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8005fe8:	d505      	bpl.n	8005ff6 <_fwalk_sglue+0x22>
 8005fea:	6824      	ldr	r4, [r4, #0]
 8005fec:	2c00      	cmp	r4, #0
 8005fee:	d1f7      	bne.n	8005fe0 <_fwalk_sglue+0xc>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ff6:	89ab      	ldrh	r3, [r5, #12]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d907      	bls.n	800600c <_fwalk_sglue+0x38>
 8005ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006000:	3301      	adds	r3, #1
 8006002:	d003      	beq.n	800600c <_fwalk_sglue+0x38>
 8006004:	4629      	mov	r1, r5
 8006006:	4638      	mov	r0, r7
 8006008:	47c0      	blx	r8
 800600a:	4306      	orrs	r6, r0
 800600c:	3568      	adds	r5, #104	@ 0x68
 800600e:	e7e9      	b.n	8005fe4 <_fwalk_sglue+0x10>

08006010 <siprintf>:
 8006010:	b40e      	push	{r1, r2, r3}
 8006012:	b510      	push	{r4, lr}
 8006014:	b09d      	sub	sp, #116	@ 0x74
 8006016:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006018:	9002      	str	r0, [sp, #8]
 800601a:	9006      	str	r0, [sp, #24]
 800601c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006020:	480a      	ldr	r0, [pc, #40]	@ (800604c <siprintf+0x3c>)
 8006022:	9107      	str	r1, [sp, #28]
 8006024:	9104      	str	r1, [sp, #16]
 8006026:	490a      	ldr	r1, [pc, #40]	@ (8006050 <siprintf+0x40>)
 8006028:	f853 2b04 	ldr.w	r2, [r3], #4
 800602c:	9105      	str	r1, [sp, #20]
 800602e:	2400      	movs	r4, #0
 8006030:	a902      	add	r1, sp, #8
 8006032:	6800      	ldr	r0, [r0, #0]
 8006034:	9301      	str	r3, [sp, #4]
 8006036:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006038:	f001 fc00 	bl	800783c <_svfiprintf_r>
 800603c:	9b02      	ldr	r3, [sp, #8]
 800603e:	701c      	strb	r4, [r3, #0]
 8006040:	b01d      	add	sp, #116	@ 0x74
 8006042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006046:	b003      	add	sp, #12
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000020 	.word	0x20000020
 8006050:	ffff0208 	.word	0xffff0208

08006054 <__sread>:
 8006054:	b510      	push	{r4, lr}
 8006056:	460c      	mov	r4, r1
 8006058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800605c:	f000 f86c 	bl	8006138 <_read_r>
 8006060:	2800      	cmp	r0, #0
 8006062:	bfab      	itete	ge
 8006064:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006066:	89a3      	ldrhlt	r3, [r4, #12]
 8006068:	181b      	addge	r3, r3, r0
 800606a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800606e:	bfac      	ite	ge
 8006070:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006072:	81a3      	strhlt	r3, [r4, #12]
 8006074:	bd10      	pop	{r4, pc}

08006076 <__swrite>:
 8006076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800607a:	461f      	mov	r7, r3
 800607c:	898b      	ldrh	r3, [r1, #12]
 800607e:	05db      	lsls	r3, r3, #23
 8006080:	4605      	mov	r5, r0
 8006082:	460c      	mov	r4, r1
 8006084:	4616      	mov	r6, r2
 8006086:	d505      	bpl.n	8006094 <__swrite+0x1e>
 8006088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800608c:	2302      	movs	r3, #2
 800608e:	2200      	movs	r2, #0
 8006090:	f000 f840 	bl	8006114 <_lseek_r>
 8006094:	89a3      	ldrh	r3, [r4, #12]
 8006096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800609a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800609e:	81a3      	strh	r3, [r4, #12]
 80060a0:	4632      	mov	r2, r6
 80060a2:	463b      	mov	r3, r7
 80060a4:	4628      	mov	r0, r5
 80060a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060aa:	f000 b857 	b.w	800615c <_write_r>

080060ae <__sseek>:
 80060ae:	b510      	push	{r4, lr}
 80060b0:	460c      	mov	r4, r1
 80060b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060b6:	f000 f82d 	bl	8006114 <_lseek_r>
 80060ba:	1c43      	adds	r3, r0, #1
 80060bc:	89a3      	ldrh	r3, [r4, #12]
 80060be:	bf15      	itete	ne
 80060c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060ca:	81a3      	strheq	r3, [r4, #12]
 80060cc:	bf18      	it	ne
 80060ce:	81a3      	strhne	r3, [r4, #12]
 80060d0:	bd10      	pop	{r4, pc}

080060d2 <__sclose>:
 80060d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d6:	f000 b80d 	b.w	80060f4 <_close_r>

080060da <memset>:
 80060da:	4402      	add	r2, r0
 80060dc:	4603      	mov	r3, r0
 80060de:	4293      	cmp	r3, r2
 80060e0:	d100      	bne.n	80060e4 <memset+0xa>
 80060e2:	4770      	bx	lr
 80060e4:	f803 1b01 	strb.w	r1, [r3], #1
 80060e8:	e7f9      	b.n	80060de <memset+0x4>
	...

080060ec <_localeconv_r>:
 80060ec:	4800      	ldr	r0, [pc, #0]	@ (80060f0 <_localeconv_r+0x4>)
 80060ee:	4770      	bx	lr
 80060f0:	20000160 	.word	0x20000160

080060f4 <_close_r>:
 80060f4:	b538      	push	{r3, r4, r5, lr}
 80060f6:	4d06      	ldr	r5, [pc, #24]	@ (8006110 <_close_r+0x1c>)
 80060f8:	2300      	movs	r3, #0
 80060fa:	4604      	mov	r4, r0
 80060fc:	4608      	mov	r0, r1
 80060fe:	602b      	str	r3, [r5, #0]
 8006100:	f7fb fffe 	bl	8002100 <_close>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d102      	bne.n	800610e <_close_r+0x1a>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	b103      	cbz	r3, 800610e <_close_r+0x1a>
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	bd38      	pop	{r3, r4, r5, pc}
 8006110:	20000480 	.word	0x20000480

08006114 <_lseek_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	4d07      	ldr	r5, [pc, #28]	@ (8006134 <_lseek_r+0x20>)
 8006118:	4604      	mov	r4, r0
 800611a:	4608      	mov	r0, r1
 800611c:	4611      	mov	r1, r2
 800611e:	2200      	movs	r2, #0
 8006120:	602a      	str	r2, [r5, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	f7fc f813 	bl	800214e <_lseek>
 8006128:	1c43      	adds	r3, r0, #1
 800612a:	d102      	bne.n	8006132 <_lseek_r+0x1e>
 800612c:	682b      	ldr	r3, [r5, #0]
 800612e:	b103      	cbz	r3, 8006132 <_lseek_r+0x1e>
 8006130:	6023      	str	r3, [r4, #0]
 8006132:	bd38      	pop	{r3, r4, r5, pc}
 8006134:	20000480 	.word	0x20000480

08006138 <_read_r>:
 8006138:	b538      	push	{r3, r4, r5, lr}
 800613a:	4d07      	ldr	r5, [pc, #28]	@ (8006158 <_read_r+0x20>)
 800613c:	4604      	mov	r4, r0
 800613e:	4608      	mov	r0, r1
 8006140:	4611      	mov	r1, r2
 8006142:	2200      	movs	r2, #0
 8006144:	602a      	str	r2, [r5, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	f7fb ffa1 	bl	800208e <_read>
 800614c:	1c43      	adds	r3, r0, #1
 800614e:	d102      	bne.n	8006156 <_read_r+0x1e>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	b103      	cbz	r3, 8006156 <_read_r+0x1e>
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	20000480 	.word	0x20000480

0800615c <_write_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	4d07      	ldr	r5, [pc, #28]	@ (800617c <_write_r+0x20>)
 8006160:	4604      	mov	r4, r0
 8006162:	4608      	mov	r0, r1
 8006164:	4611      	mov	r1, r2
 8006166:	2200      	movs	r2, #0
 8006168:	602a      	str	r2, [r5, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	f7fb ffac 	bl	80020c8 <_write>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d102      	bne.n	800617a <_write_r+0x1e>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b103      	cbz	r3, 800617a <_write_r+0x1e>
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	bd38      	pop	{r3, r4, r5, pc}
 800617c:	20000480 	.word	0x20000480

08006180 <__errno>:
 8006180:	4b01      	ldr	r3, [pc, #4]	@ (8006188 <__errno+0x8>)
 8006182:	6818      	ldr	r0, [r3, #0]
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	20000020 	.word	0x20000020

0800618c <__libc_init_array>:
 800618c:	b570      	push	{r4, r5, r6, lr}
 800618e:	4d0d      	ldr	r5, [pc, #52]	@ (80061c4 <__libc_init_array+0x38>)
 8006190:	4c0d      	ldr	r4, [pc, #52]	@ (80061c8 <__libc_init_array+0x3c>)
 8006192:	1b64      	subs	r4, r4, r5
 8006194:	10a4      	asrs	r4, r4, #2
 8006196:	2600      	movs	r6, #0
 8006198:	42a6      	cmp	r6, r4
 800619a:	d109      	bne.n	80061b0 <__libc_init_array+0x24>
 800619c:	4d0b      	ldr	r5, [pc, #44]	@ (80061cc <__libc_init_array+0x40>)
 800619e:	4c0c      	ldr	r4, [pc, #48]	@ (80061d0 <__libc_init_array+0x44>)
 80061a0:	f002 fbd6 	bl	8008950 <_init>
 80061a4:	1b64      	subs	r4, r4, r5
 80061a6:	10a4      	asrs	r4, r4, #2
 80061a8:	2600      	movs	r6, #0
 80061aa:	42a6      	cmp	r6, r4
 80061ac:	d105      	bne.n	80061ba <__libc_init_array+0x2e>
 80061ae:	bd70      	pop	{r4, r5, r6, pc}
 80061b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b4:	4798      	blx	r3
 80061b6:	3601      	adds	r6, #1
 80061b8:	e7ee      	b.n	8006198 <__libc_init_array+0xc>
 80061ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80061be:	4798      	blx	r3
 80061c0:	3601      	adds	r6, #1
 80061c2:	e7f2      	b.n	80061aa <__libc_init_array+0x1e>
 80061c4:	08008db0 	.word	0x08008db0
 80061c8:	08008db0 	.word	0x08008db0
 80061cc:	08008db0 	.word	0x08008db0
 80061d0:	08008db4 	.word	0x08008db4

080061d4 <__retarget_lock_init_recursive>:
 80061d4:	4770      	bx	lr

080061d6 <__retarget_lock_acquire_recursive>:
 80061d6:	4770      	bx	lr

080061d8 <__retarget_lock_release_recursive>:
 80061d8:	4770      	bx	lr

080061da <quorem>:
 80061da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061de:	6903      	ldr	r3, [r0, #16]
 80061e0:	690c      	ldr	r4, [r1, #16]
 80061e2:	42a3      	cmp	r3, r4
 80061e4:	4607      	mov	r7, r0
 80061e6:	db7e      	blt.n	80062e6 <quorem+0x10c>
 80061e8:	3c01      	subs	r4, #1
 80061ea:	f101 0814 	add.w	r8, r1, #20
 80061ee:	00a3      	lsls	r3, r4, #2
 80061f0:	f100 0514 	add.w	r5, r0, #20
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006200:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006204:	3301      	adds	r3, #1
 8006206:	429a      	cmp	r2, r3
 8006208:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800620c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006210:	d32e      	bcc.n	8006270 <quorem+0x96>
 8006212:	f04f 0a00 	mov.w	sl, #0
 8006216:	46c4      	mov	ip, r8
 8006218:	46ae      	mov	lr, r5
 800621a:	46d3      	mov	fp, sl
 800621c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006220:	b298      	uxth	r0, r3
 8006222:	fb06 a000 	mla	r0, r6, r0, sl
 8006226:	0c02      	lsrs	r2, r0, #16
 8006228:	0c1b      	lsrs	r3, r3, #16
 800622a:	fb06 2303 	mla	r3, r6, r3, r2
 800622e:	f8de 2000 	ldr.w	r2, [lr]
 8006232:	b280      	uxth	r0, r0
 8006234:	b292      	uxth	r2, r2
 8006236:	1a12      	subs	r2, r2, r0
 8006238:	445a      	add	r2, fp
 800623a:	f8de 0000 	ldr.w	r0, [lr]
 800623e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006242:	b29b      	uxth	r3, r3
 8006244:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006248:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800624c:	b292      	uxth	r2, r2
 800624e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006252:	45e1      	cmp	r9, ip
 8006254:	f84e 2b04 	str.w	r2, [lr], #4
 8006258:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800625c:	d2de      	bcs.n	800621c <quorem+0x42>
 800625e:	9b00      	ldr	r3, [sp, #0]
 8006260:	58eb      	ldr	r3, [r5, r3]
 8006262:	b92b      	cbnz	r3, 8006270 <quorem+0x96>
 8006264:	9b01      	ldr	r3, [sp, #4]
 8006266:	3b04      	subs	r3, #4
 8006268:	429d      	cmp	r5, r3
 800626a:	461a      	mov	r2, r3
 800626c:	d32f      	bcc.n	80062ce <quorem+0xf4>
 800626e:	613c      	str	r4, [r7, #16]
 8006270:	4638      	mov	r0, r7
 8006272:	f001 f97f 	bl	8007574 <__mcmp>
 8006276:	2800      	cmp	r0, #0
 8006278:	db25      	blt.n	80062c6 <quorem+0xec>
 800627a:	4629      	mov	r1, r5
 800627c:	2000      	movs	r0, #0
 800627e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006282:	f8d1 c000 	ldr.w	ip, [r1]
 8006286:	fa1f fe82 	uxth.w	lr, r2
 800628a:	fa1f f38c 	uxth.w	r3, ip
 800628e:	eba3 030e 	sub.w	r3, r3, lr
 8006292:	4403      	add	r3, r0
 8006294:	0c12      	lsrs	r2, r2, #16
 8006296:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800629a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800629e:	b29b      	uxth	r3, r3
 80062a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062a4:	45c1      	cmp	r9, r8
 80062a6:	f841 3b04 	str.w	r3, [r1], #4
 80062aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80062ae:	d2e6      	bcs.n	800627e <quorem+0xa4>
 80062b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062b8:	b922      	cbnz	r2, 80062c4 <quorem+0xea>
 80062ba:	3b04      	subs	r3, #4
 80062bc:	429d      	cmp	r5, r3
 80062be:	461a      	mov	r2, r3
 80062c0:	d30b      	bcc.n	80062da <quorem+0x100>
 80062c2:	613c      	str	r4, [r7, #16]
 80062c4:	3601      	adds	r6, #1
 80062c6:	4630      	mov	r0, r6
 80062c8:	b003      	add	sp, #12
 80062ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	3b04      	subs	r3, #4
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d1cb      	bne.n	800626e <quorem+0x94>
 80062d6:	3c01      	subs	r4, #1
 80062d8:	e7c6      	b.n	8006268 <quorem+0x8e>
 80062da:	6812      	ldr	r2, [r2, #0]
 80062dc:	3b04      	subs	r3, #4
 80062de:	2a00      	cmp	r2, #0
 80062e0:	d1ef      	bne.n	80062c2 <quorem+0xe8>
 80062e2:	3c01      	subs	r4, #1
 80062e4:	e7ea      	b.n	80062bc <quorem+0xe2>
 80062e6:	2000      	movs	r0, #0
 80062e8:	e7ee      	b.n	80062c8 <quorem+0xee>
 80062ea:	0000      	movs	r0, r0
 80062ec:	0000      	movs	r0, r0
	...

080062f0 <_dtoa_r>:
 80062f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f4:	69c7      	ldr	r7, [r0, #28]
 80062f6:	b097      	sub	sp, #92	@ 0x5c
 80062f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80062fc:	ec55 4b10 	vmov	r4, r5, d0
 8006300:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006302:	9107      	str	r1, [sp, #28]
 8006304:	4681      	mov	r9, r0
 8006306:	920c      	str	r2, [sp, #48]	@ 0x30
 8006308:	9311      	str	r3, [sp, #68]	@ 0x44
 800630a:	b97f      	cbnz	r7, 800632c <_dtoa_r+0x3c>
 800630c:	2010      	movs	r0, #16
 800630e:	f000 fe09 	bl	8006f24 <malloc>
 8006312:	4602      	mov	r2, r0
 8006314:	f8c9 001c 	str.w	r0, [r9, #28]
 8006318:	b920      	cbnz	r0, 8006324 <_dtoa_r+0x34>
 800631a:	4ba9      	ldr	r3, [pc, #676]	@ (80065c0 <_dtoa_r+0x2d0>)
 800631c:	21ef      	movs	r1, #239	@ 0xef
 800631e:	48a9      	ldr	r0, [pc, #676]	@ (80065c4 <_dtoa_r+0x2d4>)
 8006320:	f001 fc6c 	bl	8007bfc <__assert_func>
 8006324:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006328:	6007      	str	r7, [r0, #0]
 800632a:	60c7      	str	r7, [r0, #12]
 800632c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006330:	6819      	ldr	r1, [r3, #0]
 8006332:	b159      	cbz	r1, 800634c <_dtoa_r+0x5c>
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	604a      	str	r2, [r1, #4]
 8006338:	2301      	movs	r3, #1
 800633a:	4093      	lsls	r3, r2
 800633c:	608b      	str	r3, [r1, #8]
 800633e:	4648      	mov	r0, r9
 8006340:	f000 fee6 	bl	8007110 <_Bfree>
 8006344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	1e2b      	subs	r3, r5, #0
 800634e:	bfb9      	ittee	lt
 8006350:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006354:	9305      	strlt	r3, [sp, #20]
 8006356:	2300      	movge	r3, #0
 8006358:	6033      	strge	r3, [r6, #0]
 800635a:	9f05      	ldr	r7, [sp, #20]
 800635c:	4b9a      	ldr	r3, [pc, #616]	@ (80065c8 <_dtoa_r+0x2d8>)
 800635e:	bfbc      	itt	lt
 8006360:	2201      	movlt	r2, #1
 8006362:	6032      	strlt	r2, [r6, #0]
 8006364:	43bb      	bics	r3, r7
 8006366:	d112      	bne.n	800638e <_dtoa_r+0x9e>
 8006368:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800636a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006374:	4323      	orrs	r3, r4
 8006376:	f000 855a 	beq.w	8006e2e <_dtoa_r+0xb3e>
 800637a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800637c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80065dc <_dtoa_r+0x2ec>
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 855c 	beq.w	8006e3e <_dtoa_r+0xb4e>
 8006386:	f10a 0303 	add.w	r3, sl, #3
 800638a:	f000 bd56 	b.w	8006e3a <_dtoa_r+0xb4a>
 800638e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006392:	2200      	movs	r2, #0
 8006394:	ec51 0b17 	vmov	r0, r1, d7
 8006398:	2300      	movs	r3, #0
 800639a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800639e:	f7fa fb9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80063a2:	4680      	mov	r8, r0
 80063a4:	b158      	cbz	r0, 80063be <_dtoa_r+0xce>
 80063a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80063a8:	2301      	movs	r3, #1
 80063aa:	6013      	str	r3, [r2, #0]
 80063ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80063ae:	b113      	cbz	r3, 80063b6 <_dtoa_r+0xc6>
 80063b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80063b2:	4b86      	ldr	r3, [pc, #536]	@ (80065cc <_dtoa_r+0x2dc>)
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80065e0 <_dtoa_r+0x2f0>
 80063ba:	f000 bd40 	b.w	8006e3e <_dtoa_r+0xb4e>
 80063be:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80063c2:	aa14      	add	r2, sp, #80	@ 0x50
 80063c4:	a915      	add	r1, sp, #84	@ 0x54
 80063c6:	4648      	mov	r0, r9
 80063c8:	f001 f984 	bl	80076d4 <__d2b>
 80063cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80063d0:	9002      	str	r0, [sp, #8]
 80063d2:	2e00      	cmp	r6, #0
 80063d4:	d078      	beq.n	80064c8 <_dtoa_r+0x1d8>
 80063d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80063dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80063e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80063ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80063f0:	4619      	mov	r1, r3
 80063f2:	2200      	movs	r2, #0
 80063f4:	4b76      	ldr	r3, [pc, #472]	@ (80065d0 <_dtoa_r+0x2e0>)
 80063f6:	f7f9 ff4f 	bl	8000298 <__aeabi_dsub>
 80063fa:	a36b      	add	r3, pc, #428	@ (adr r3, 80065a8 <_dtoa_r+0x2b8>)
 80063fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006400:	f7fa f902 	bl	8000608 <__aeabi_dmul>
 8006404:	a36a      	add	r3, pc, #424	@ (adr r3, 80065b0 <_dtoa_r+0x2c0>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7f9 ff47 	bl	800029c <__adddf3>
 800640e:	4604      	mov	r4, r0
 8006410:	4630      	mov	r0, r6
 8006412:	460d      	mov	r5, r1
 8006414:	f7fa f88e 	bl	8000534 <__aeabi_i2d>
 8006418:	a367      	add	r3, pc, #412	@ (adr r3, 80065b8 <_dtoa_r+0x2c8>)
 800641a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641e:	f7fa f8f3 	bl	8000608 <__aeabi_dmul>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4620      	mov	r0, r4
 8006428:	4629      	mov	r1, r5
 800642a:	f7f9 ff37 	bl	800029c <__adddf3>
 800642e:	4604      	mov	r4, r0
 8006430:	460d      	mov	r5, r1
 8006432:	f7fa fb99 	bl	8000b68 <__aeabi_d2iz>
 8006436:	2200      	movs	r2, #0
 8006438:	4607      	mov	r7, r0
 800643a:	2300      	movs	r3, #0
 800643c:	4620      	mov	r0, r4
 800643e:	4629      	mov	r1, r5
 8006440:	f7fa fb54 	bl	8000aec <__aeabi_dcmplt>
 8006444:	b140      	cbz	r0, 8006458 <_dtoa_r+0x168>
 8006446:	4638      	mov	r0, r7
 8006448:	f7fa f874 	bl	8000534 <__aeabi_i2d>
 800644c:	4622      	mov	r2, r4
 800644e:	462b      	mov	r3, r5
 8006450:	f7fa fb42 	bl	8000ad8 <__aeabi_dcmpeq>
 8006454:	b900      	cbnz	r0, 8006458 <_dtoa_r+0x168>
 8006456:	3f01      	subs	r7, #1
 8006458:	2f16      	cmp	r7, #22
 800645a:	d852      	bhi.n	8006502 <_dtoa_r+0x212>
 800645c:	4b5d      	ldr	r3, [pc, #372]	@ (80065d4 <_dtoa_r+0x2e4>)
 800645e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006466:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800646a:	f7fa fb3f 	bl	8000aec <__aeabi_dcmplt>
 800646e:	2800      	cmp	r0, #0
 8006470:	d049      	beq.n	8006506 <_dtoa_r+0x216>
 8006472:	3f01      	subs	r7, #1
 8006474:	2300      	movs	r3, #0
 8006476:	9310      	str	r3, [sp, #64]	@ 0x40
 8006478:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800647a:	1b9b      	subs	r3, r3, r6
 800647c:	1e5a      	subs	r2, r3, #1
 800647e:	bf45      	ittet	mi
 8006480:	f1c3 0301 	rsbmi	r3, r3, #1
 8006484:	9300      	strmi	r3, [sp, #0]
 8006486:	2300      	movpl	r3, #0
 8006488:	2300      	movmi	r3, #0
 800648a:	9206      	str	r2, [sp, #24]
 800648c:	bf54      	ite	pl
 800648e:	9300      	strpl	r3, [sp, #0]
 8006490:	9306      	strmi	r3, [sp, #24]
 8006492:	2f00      	cmp	r7, #0
 8006494:	db39      	blt.n	800650a <_dtoa_r+0x21a>
 8006496:	9b06      	ldr	r3, [sp, #24]
 8006498:	970d      	str	r7, [sp, #52]	@ 0x34
 800649a:	443b      	add	r3, r7
 800649c:	9306      	str	r3, [sp, #24]
 800649e:	2300      	movs	r3, #0
 80064a0:	9308      	str	r3, [sp, #32]
 80064a2:	9b07      	ldr	r3, [sp, #28]
 80064a4:	2b09      	cmp	r3, #9
 80064a6:	d863      	bhi.n	8006570 <_dtoa_r+0x280>
 80064a8:	2b05      	cmp	r3, #5
 80064aa:	bfc4      	itt	gt
 80064ac:	3b04      	subgt	r3, #4
 80064ae:	9307      	strgt	r3, [sp, #28]
 80064b0:	9b07      	ldr	r3, [sp, #28]
 80064b2:	f1a3 0302 	sub.w	r3, r3, #2
 80064b6:	bfcc      	ite	gt
 80064b8:	2400      	movgt	r4, #0
 80064ba:	2401      	movle	r4, #1
 80064bc:	2b03      	cmp	r3, #3
 80064be:	d863      	bhi.n	8006588 <_dtoa_r+0x298>
 80064c0:	e8df f003 	tbb	[pc, r3]
 80064c4:	2b375452 	.word	0x2b375452
 80064c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80064cc:	441e      	add	r6, r3
 80064ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80064d2:	2b20      	cmp	r3, #32
 80064d4:	bfc1      	itttt	gt
 80064d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80064da:	409f      	lslgt	r7, r3
 80064dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80064e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80064e4:	bfd6      	itet	le
 80064e6:	f1c3 0320 	rsble	r3, r3, #32
 80064ea:	ea47 0003 	orrgt.w	r0, r7, r3
 80064ee:	fa04 f003 	lslle.w	r0, r4, r3
 80064f2:	f7fa f80f 	bl	8000514 <__aeabi_ui2d>
 80064f6:	2201      	movs	r2, #1
 80064f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80064fc:	3e01      	subs	r6, #1
 80064fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8006500:	e776      	b.n	80063f0 <_dtoa_r+0x100>
 8006502:	2301      	movs	r3, #1
 8006504:	e7b7      	b.n	8006476 <_dtoa_r+0x186>
 8006506:	9010      	str	r0, [sp, #64]	@ 0x40
 8006508:	e7b6      	b.n	8006478 <_dtoa_r+0x188>
 800650a:	9b00      	ldr	r3, [sp, #0]
 800650c:	1bdb      	subs	r3, r3, r7
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	427b      	negs	r3, r7
 8006512:	9308      	str	r3, [sp, #32]
 8006514:	2300      	movs	r3, #0
 8006516:	930d      	str	r3, [sp, #52]	@ 0x34
 8006518:	e7c3      	b.n	80064a2 <_dtoa_r+0x1b2>
 800651a:	2301      	movs	r3, #1
 800651c:	9309      	str	r3, [sp, #36]	@ 0x24
 800651e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006520:	eb07 0b03 	add.w	fp, r7, r3
 8006524:	f10b 0301 	add.w	r3, fp, #1
 8006528:	2b01      	cmp	r3, #1
 800652a:	9303      	str	r3, [sp, #12]
 800652c:	bfb8      	it	lt
 800652e:	2301      	movlt	r3, #1
 8006530:	e006      	b.n	8006540 <_dtoa_r+0x250>
 8006532:	2301      	movs	r3, #1
 8006534:	9309      	str	r3, [sp, #36]	@ 0x24
 8006536:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006538:	2b00      	cmp	r3, #0
 800653a:	dd28      	ble.n	800658e <_dtoa_r+0x29e>
 800653c:	469b      	mov	fp, r3
 800653e:	9303      	str	r3, [sp, #12]
 8006540:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006544:	2100      	movs	r1, #0
 8006546:	2204      	movs	r2, #4
 8006548:	f102 0514 	add.w	r5, r2, #20
 800654c:	429d      	cmp	r5, r3
 800654e:	d926      	bls.n	800659e <_dtoa_r+0x2ae>
 8006550:	6041      	str	r1, [r0, #4]
 8006552:	4648      	mov	r0, r9
 8006554:	f000 fd9c 	bl	8007090 <_Balloc>
 8006558:	4682      	mov	sl, r0
 800655a:	2800      	cmp	r0, #0
 800655c:	d142      	bne.n	80065e4 <_dtoa_r+0x2f4>
 800655e:	4b1e      	ldr	r3, [pc, #120]	@ (80065d8 <_dtoa_r+0x2e8>)
 8006560:	4602      	mov	r2, r0
 8006562:	f240 11af 	movw	r1, #431	@ 0x1af
 8006566:	e6da      	b.n	800631e <_dtoa_r+0x2e>
 8006568:	2300      	movs	r3, #0
 800656a:	e7e3      	b.n	8006534 <_dtoa_r+0x244>
 800656c:	2300      	movs	r3, #0
 800656e:	e7d5      	b.n	800651c <_dtoa_r+0x22c>
 8006570:	2401      	movs	r4, #1
 8006572:	2300      	movs	r3, #0
 8006574:	9307      	str	r3, [sp, #28]
 8006576:	9409      	str	r4, [sp, #36]	@ 0x24
 8006578:	f04f 3bff 	mov.w	fp, #4294967295
 800657c:	2200      	movs	r2, #0
 800657e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006582:	2312      	movs	r3, #18
 8006584:	920c      	str	r2, [sp, #48]	@ 0x30
 8006586:	e7db      	b.n	8006540 <_dtoa_r+0x250>
 8006588:	2301      	movs	r3, #1
 800658a:	9309      	str	r3, [sp, #36]	@ 0x24
 800658c:	e7f4      	b.n	8006578 <_dtoa_r+0x288>
 800658e:	f04f 0b01 	mov.w	fp, #1
 8006592:	f8cd b00c 	str.w	fp, [sp, #12]
 8006596:	465b      	mov	r3, fp
 8006598:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800659c:	e7d0      	b.n	8006540 <_dtoa_r+0x250>
 800659e:	3101      	adds	r1, #1
 80065a0:	0052      	lsls	r2, r2, #1
 80065a2:	e7d1      	b.n	8006548 <_dtoa_r+0x258>
 80065a4:	f3af 8000 	nop.w
 80065a8:	636f4361 	.word	0x636f4361
 80065ac:	3fd287a7 	.word	0x3fd287a7
 80065b0:	8b60c8b3 	.word	0x8b60c8b3
 80065b4:	3fc68a28 	.word	0x3fc68a28
 80065b8:	509f79fb 	.word	0x509f79fb
 80065bc:	3fd34413 	.word	0x3fd34413
 80065c0:	080089f1 	.word	0x080089f1
 80065c4:	08008a08 	.word	0x08008a08
 80065c8:	7ff00000 	.word	0x7ff00000
 80065cc:	080089c1 	.word	0x080089c1
 80065d0:	3ff80000 	.word	0x3ff80000
 80065d4:	08008b58 	.word	0x08008b58
 80065d8:	08008a60 	.word	0x08008a60
 80065dc:	080089ed 	.word	0x080089ed
 80065e0:	080089c0 	.word	0x080089c0
 80065e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065e8:	6018      	str	r0, [r3, #0]
 80065ea:	9b03      	ldr	r3, [sp, #12]
 80065ec:	2b0e      	cmp	r3, #14
 80065ee:	f200 80a1 	bhi.w	8006734 <_dtoa_r+0x444>
 80065f2:	2c00      	cmp	r4, #0
 80065f4:	f000 809e 	beq.w	8006734 <_dtoa_r+0x444>
 80065f8:	2f00      	cmp	r7, #0
 80065fa:	dd33      	ble.n	8006664 <_dtoa_r+0x374>
 80065fc:	4b9c      	ldr	r3, [pc, #624]	@ (8006870 <_dtoa_r+0x580>)
 80065fe:	f007 020f 	and.w	r2, r7, #15
 8006602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006606:	ed93 7b00 	vldr	d7, [r3]
 800660a:	05f8      	lsls	r0, r7, #23
 800660c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006610:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006614:	d516      	bpl.n	8006644 <_dtoa_r+0x354>
 8006616:	4b97      	ldr	r3, [pc, #604]	@ (8006874 <_dtoa_r+0x584>)
 8006618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800661c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006620:	f7fa f91c 	bl	800085c <__aeabi_ddiv>
 8006624:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006628:	f004 040f 	and.w	r4, r4, #15
 800662c:	2603      	movs	r6, #3
 800662e:	4d91      	ldr	r5, [pc, #580]	@ (8006874 <_dtoa_r+0x584>)
 8006630:	b954      	cbnz	r4, 8006648 <_dtoa_r+0x358>
 8006632:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006636:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800663a:	f7fa f90f 	bl	800085c <__aeabi_ddiv>
 800663e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006642:	e028      	b.n	8006696 <_dtoa_r+0x3a6>
 8006644:	2602      	movs	r6, #2
 8006646:	e7f2      	b.n	800662e <_dtoa_r+0x33e>
 8006648:	07e1      	lsls	r1, r4, #31
 800664a:	d508      	bpl.n	800665e <_dtoa_r+0x36e>
 800664c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006650:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006654:	f7f9 ffd8 	bl	8000608 <__aeabi_dmul>
 8006658:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800665c:	3601      	adds	r6, #1
 800665e:	1064      	asrs	r4, r4, #1
 8006660:	3508      	adds	r5, #8
 8006662:	e7e5      	b.n	8006630 <_dtoa_r+0x340>
 8006664:	f000 80af 	beq.w	80067c6 <_dtoa_r+0x4d6>
 8006668:	427c      	negs	r4, r7
 800666a:	4b81      	ldr	r3, [pc, #516]	@ (8006870 <_dtoa_r+0x580>)
 800666c:	4d81      	ldr	r5, [pc, #516]	@ (8006874 <_dtoa_r+0x584>)
 800666e:	f004 020f 	and.w	r2, r4, #15
 8006672:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800667e:	f7f9 ffc3 	bl	8000608 <__aeabi_dmul>
 8006682:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006686:	1124      	asrs	r4, r4, #4
 8006688:	2300      	movs	r3, #0
 800668a:	2602      	movs	r6, #2
 800668c:	2c00      	cmp	r4, #0
 800668e:	f040 808f 	bne.w	80067b0 <_dtoa_r+0x4c0>
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1d3      	bne.n	800663e <_dtoa_r+0x34e>
 8006696:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006698:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	f000 8094 	beq.w	80067ca <_dtoa_r+0x4da>
 80066a2:	4b75      	ldr	r3, [pc, #468]	@ (8006878 <_dtoa_r+0x588>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	4620      	mov	r0, r4
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7fa fa1f 	bl	8000aec <__aeabi_dcmplt>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	f000 808b 	beq.w	80067ca <_dtoa_r+0x4da>
 80066b4:	9b03      	ldr	r3, [sp, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 8087 	beq.w	80067ca <_dtoa_r+0x4da>
 80066bc:	f1bb 0f00 	cmp.w	fp, #0
 80066c0:	dd34      	ble.n	800672c <_dtoa_r+0x43c>
 80066c2:	4620      	mov	r0, r4
 80066c4:	4b6d      	ldr	r3, [pc, #436]	@ (800687c <_dtoa_r+0x58c>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	4629      	mov	r1, r5
 80066ca:	f7f9 ff9d 	bl	8000608 <__aeabi_dmul>
 80066ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066d2:	f107 38ff 	add.w	r8, r7, #4294967295
 80066d6:	3601      	adds	r6, #1
 80066d8:	465c      	mov	r4, fp
 80066da:	4630      	mov	r0, r6
 80066dc:	f7f9 ff2a 	bl	8000534 <__aeabi_i2d>
 80066e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066e4:	f7f9 ff90 	bl	8000608 <__aeabi_dmul>
 80066e8:	4b65      	ldr	r3, [pc, #404]	@ (8006880 <_dtoa_r+0x590>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	f7f9 fdd6 	bl	800029c <__adddf3>
 80066f0:	4605      	mov	r5, r0
 80066f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80066f6:	2c00      	cmp	r4, #0
 80066f8:	d16a      	bne.n	80067d0 <_dtoa_r+0x4e0>
 80066fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066fe:	4b61      	ldr	r3, [pc, #388]	@ (8006884 <_dtoa_r+0x594>)
 8006700:	2200      	movs	r2, #0
 8006702:	f7f9 fdc9 	bl	8000298 <__aeabi_dsub>
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800670e:	462a      	mov	r2, r5
 8006710:	4633      	mov	r3, r6
 8006712:	f7fa fa09 	bl	8000b28 <__aeabi_dcmpgt>
 8006716:	2800      	cmp	r0, #0
 8006718:	f040 8298 	bne.w	8006c4c <_dtoa_r+0x95c>
 800671c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006720:	462a      	mov	r2, r5
 8006722:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006726:	f7fa f9e1 	bl	8000aec <__aeabi_dcmplt>
 800672a:	bb38      	cbnz	r0, 800677c <_dtoa_r+0x48c>
 800672c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006730:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006734:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006736:	2b00      	cmp	r3, #0
 8006738:	f2c0 8157 	blt.w	80069ea <_dtoa_r+0x6fa>
 800673c:	2f0e      	cmp	r7, #14
 800673e:	f300 8154 	bgt.w	80069ea <_dtoa_r+0x6fa>
 8006742:	4b4b      	ldr	r3, [pc, #300]	@ (8006870 <_dtoa_r+0x580>)
 8006744:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006748:	ed93 7b00 	vldr	d7, [r3]
 800674c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800674e:	2b00      	cmp	r3, #0
 8006750:	ed8d 7b00 	vstr	d7, [sp]
 8006754:	f280 80e5 	bge.w	8006922 <_dtoa_r+0x632>
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	f300 80e1 	bgt.w	8006922 <_dtoa_r+0x632>
 8006760:	d10c      	bne.n	800677c <_dtoa_r+0x48c>
 8006762:	4b48      	ldr	r3, [pc, #288]	@ (8006884 <_dtoa_r+0x594>)
 8006764:	2200      	movs	r2, #0
 8006766:	ec51 0b17 	vmov	r0, r1, d7
 800676a:	f7f9 ff4d 	bl	8000608 <__aeabi_dmul>
 800676e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006772:	f7fa f9cf 	bl	8000b14 <__aeabi_dcmpge>
 8006776:	2800      	cmp	r0, #0
 8006778:	f000 8266 	beq.w	8006c48 <_dtoa_r+0x958>
 800677c:	2400      	movs	r4, #0
 800677e:	4625      	mov	r5, r4
 8006780:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006782:	4656      	mov	r6, sl
 8006784:	ea6f 0803 	mvn.w	r8, r3
 8006788:	2700      	movs	r7, #0
 800678a:	4621      	mov	r1, r4
 800678c:	4648      	mov	r0, r9
 800678e:	f000 fcbf 	bl	8007110 <_Bfree>
 8006792:	2d00      	cmp	r5, #0
 8006794:	f000 80bd 	beq.w	8006912 <_dtoa_r+0x622>
 8006798:	b12f      	cbz	r7, 80067a6 <_dtoa_r+0x4b6>
 800679a:	42af      	cmp	r7, r5
 800679c:	d003      	beq.n	80067a6 <_dtoa_r+0x4b6>
 800679e:	4639      	mov	r1, r7
 80067a0:	4648      	mov	r0, r9
 80067a2:	f000 fcb5 	bl	8007110 <_Bfree>
 80067a6:	4629      	mov	r1, r5
 80067a8:	4648      	mov	r0, r9
 80067aa:	f000 fcb1 	bl	8007110 <_Bfree>
 80067ae:	e0b0      	b.n	8006912 <_dtoa_r+0x622>
 80067b0:	07e2      	lsls	r2, r4, #31
 80067b2:	d505      	bpl.n	80067c0 <_dtoa_r+0x4d0>
 80067b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067b8:	f7f9 ff26 	bl	8000608 <__aeabi_dmul>
 80067bc:	3601      	adds	r6, #1
 80067be:	2301      	movs	r3, #1
 80067c0:	1064      	asrs	r4, r4, #1
 80067c2:	3508      	adds	r5, #8
 80067c4:	e762      	b.n	800668c <_dtoa_r+0x39c>
 80067c6:	2602      	movs	r6, #2
 80067c8:	e765      	b.n	8006696 <_dtoa_r+0x3a6>
 80067ca:	9c03      	ldr	r4, [sp, #12]
 80067cc:	46b8      	mov	r8, r7
 80067ce:	e784      	b.n	80066da <_dtoa_r+0x3ea>
 80067d0:	4b27      	ldr	r3, [pc, #156]	@ (8006870 <_dtoa_r+0x580>)
 80067d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80067d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067dc:	4454      	add	r4, sl
 80067de:	2900      	cmp	r1, #0
 80067e0:	d054      	beq.n	800688c <_dtoa_r+0x59c>
 80067e2:	4929      	ldr	r1, [pc, #164]	@ (8006888 <_dtoa_r+0x598>)
 80067e4:	2000      	movs	r0, #0
 80067e6:	f7fa f839 	bl	800085c <__aeabi_ddiv>
 80067ea:	4633      	mov	r3, r6
 80067ec:	462a      	mov	r2, r5
 80067ee:	f7f9 fd53 	bl	8000298 <__aeabi_dsub>
 80067f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067f6:	4656      	mov	r6, sl
 80067f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067fc:	f7fa f9b4 	bl	8000b68 <__aeabi_d2iz>
 8006800:	4605      	mov	r5, r0
 8006802:	f7f9 fe97 	bl	8000534 <__aeabi_i2d>
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800680e:	f7f9 fd43 	bl	8000298 <__aeabi_dsub>
 8006812:	3530      	adds	r5, #48	@ 0x30
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800681c:	f806 5b01 	strb.w	r5, [r6], #1
 8006820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006824:	f7fa f962 	bl	8000aec <__aeabi_dcmplt>
 8006828:	2800      	cmp	r0, #0
 800682a:	d172      	bne.n	8006912 <_dtoa_r+0x622>
 800682c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006830:	4911      	ldr	r1, [pc, #68]	@ (8006878 <_dtoa_r+0x588>)
 8006832:	2000      	movs	r0, #0
 8006834:	f7f9 fd30 	bl	8000298 <__aeabi_dsub>
 8006838:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800683c:	f7fa f956 	bl	8000aec <__aeabi_dcmplt>
 8006840:	2800      	cmp	r0, #0
 8006842:	f040 80b4 	bne.w	80069ae <_dtoa_r+0x6be>
 8006846:	42a6      	cmp	r6, r4
 8006848:	f43f af70 	beq.w	800672c <_dtoa_r+0x43c>
 800684c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006850:	4b0a      	ldr	r3, [pc, #40]	@ (800687c <_dtoa_r+0x58c>)
 8006852:	2200      	movs	r2, #0
 8006854:	f7f9 fed8 	bl	8000608 <__aeabi_dmul>
 8006858:	4b08      	ldr	r3, [pc, #32]	@ (800687c <_dtoa_r+0x58c>)
 800685a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800685e:	2200      	movs	r2, #0
 8006860:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006864:	f7f9 fed0 	bl	8000608 <__aeabi_dmul>
 8006868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800686c:	e7c4      	b.n	80067f8 <_dtoa_r+0x508>
 800686e:	bf00      	nop
 8006870:	08008b58 	.word	0x08008b58
 8006874:	08008b30 	.word	0x08008b30
 8006878:	3ff00000 	.word	0x3ff00000
 800687c:	40240000 	.word	0x40240000
 8006880:	401c0000 	.word	0x401c0000
 8006884:	40140000 	.word	0x40140000
 8006888:	3fe00000 	.word	0x3fe00000
 800688c:	4631      	mov	r1, r6
 800688e:	4628      	mov	r0, r5
 8006890:	f7f9 feba 	bl	8000608 <__aeabi_dmul>
 8006894:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006898:	9413      	str	r4, [sp, #76]	@ 0x4c
 800689a:	4656      	mov	r6, sl
 800689c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068a0:	f7fa f962 	bl	8000b68 <__aeabi_d2iz>
 80068a4:	4605      	mov	r5, r0
 80068a6:	f7f9 fe45 	bl	8000534 <__aeabi_i2d>
 80068aa:	4602      	mov	r2, r0
 80068ac:	460b      	mov	r3, r1
 80068ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068b2:	f7f9 fcf1 	bl	8000298 <__aeabi_dsub>
 80068b6:	3530      	adds	r5, #48	@ 0x30
 80068b8:	f806 5b01 	strb.w	r5, [r6], #1
 80068bc:	4602      	mov	r2, r0
 80068be:	460b      	mov	r3, r1
 80068c0:	42a6      	cmp	r6, r4
 80068c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068c6:	f04f 0200 	mov.w	r2, #0
 80068ca:	d124      	bne.n	8006916 <_dtoa_r+0x626>
 80068cc:	4baf      	ldr	r3, [pc, #700]	@ (8006b8c <_dtoa_r+0x89c>)
 80068ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80068d2:	f7f9 fce3 	bl	800029c <__adddf3>
 80068d6:	4602      	mov	r2, r0
 80068d8:	460b      	mov	r3, r1
 80068da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068de:	f7fa f923 	bl	8000b28 <__aeabi_dcmpgt>
 80068e2:	2800      	cmp	r0, #0
 80068e4:	d163      	bne.n	80069ae <_dtoa_r+0x6be>
 80068e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068ea:	49a8      	ldr	r1, [pc, #672]	@ (8006b8c <_dtoa_r+0x89c>)
 80068ec:	2000      	movs	r0, #0
 80068ee:	f7f9 fcd3 	bl	8000298 <__aeabi_dsub>
 80068f2:	4602      	mov	r2, r0
 80068f4:	460b      	mov	r3, r1
 80068f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068fa:	f7fa f8f7 	bl	8000aec <__aeabi_dcmplt>
 80068fe:	2800      	cmp	r0, #0
 8006900:	f43f af14 	beq.w	800672c <_dtoa_r+0x43c>
 8006904:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006906:	1e73      	subs	r3, r6, #1
 8006908:	9313      	str	r3, [sp, #76]	@ 0x4c
 800690a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800690e:	2b30      	cmp	r3, #48	@ 0x30
 8006910:	d0f8      	beq.n	8006904 <_dtoa_r+0x614>
 8006912:	4647      	mov	r7, r8
 8006914:	e03b      	b.n	800698e <_dtoa_r+0x69e>
 8006916:	4b9e      	ldr	r3, [pc, #632]	@ (8006b90 <_dtoa_r+0x8a0>)
 8006918:	f7f9 fe76 	bl	8000608 <__aeabi_dmul>
 800691c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006920:	e7bc      	b.n	800689c <_dtoa_r+0x5ac>
 8006922:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006926:	4656      	mov	r6, sl
 8006928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800692c:	4620      	mov	r0, r4
 800692e:	4629      	mov	r1, r5
 8006930:	f7f9 ff94 	bl	800085c <__aeabi_ddiv>
 8006934:	f7fa f918 	bl	8000b68 <__aeabi_d2iz>
 8006938:	4680      	mov	r8, r0
 800693a:	f7f9 fdfb 	bl	8000534 <__aeabi_i2d>
 800693e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006942:	f7f9 fe61 	bl	8000608 <__aeabi_dmul>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	4620      	mov	r0, r4
 800694c:	4629      	mov	r1, r5
 800694e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006952:	f7f9 fca1 	bl	8000298 <__aeabi_dsub>
 8006956:	f806 4b01 	strb.w	r4, [r6], #1
 800695a:	9d03      	ldr	r5, [sp, #12]
 800695c:	eba6 040a 	sub.w	r4, r6, sl
 8006960:	42a5      	cmp	r5, r4
 8006962:	4602      	mov	r2, r0
 8006964:	460b      	mov	r3, r1
 8006966:	d133      	bne.n	80069d0 <_dtoa_r+0x6e0>
 8006968:	f7f9 fc98 	bl	800029c <__adddf3>
 800696c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006970:	4604      	mov	r4, r0
 8006972:	460d      	mov	r5, r1
 8006974:	f7fa f8d8 	bl	8000b28 <__aeabi_dcmpgt>
 8006978:	b9c0      	cbnz	r0, 80069ac <_dtoa_r+0x6bc>
 800697a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800697e:	4620      	mov	r0, r4
 8006980:	4629      	mov	r1, r5
 8006982:	f7fa f8a9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006986:	b110      	cbz	r0, 800698e <_dtoa_r+0x69e>
 8006988:	f018 0f01 	tst.w	r8, #1
 800698c:	d10e      	bne.n	80069ac <_dtoa_r+0x6bc>
 800698e:	9902      	ldr	r1, [sp, #8]
 8006990:	4648      	mov	r0, r9
 8006992:	f000 fbbd 	bl	8007110 <_Bfree>
 8006996:	2300      	movs	r3, #0
 8006998:	7033      	strb	r3, [r6, #0]
 800699a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800699c:	3701      	adds	r7, #1
 800699e:	601f      	str	r7, [r3, #0]
 80069a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f000 824b 	beq.w	8006e3e <_dtoa_r+0xb4e>
 80069a8:	601e      	str	r6, [r3, #0]
 80069aa:	e248      	b.n	8006e3e <_dtoa_r+0xb4e>
 80069ac:	46b8      	mov	r8, r7
 80069ae:	4633      	mov	r3, r6
 80069b0:	461e      	mov	r6, r3
 80069b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069b6:	2a39      	cmp	r2, #57	@ 0x39
 80069b8:	d106      	bne.n	80069c8 <_dtoa_r+0x6d8>
 80069ba:	459a      	cmp	sl, r3
 80069bc:	d1f8      	bne.n	80069b0 <_dtoa_r+0x6c0>
 80069be:	2230      	movs	r2, #48	@ 0x30
 80069c0:	f108 0801 	add.w	r8, r8, #1
 80069c4:	f88a 2000 	strb.w	r2, [sl]
 80069c8:	781a      	ldrb	r2, [r3, #0]
 80069ca:	3201      	adds	r2, #1
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	e7a0      	b.n	8006912 <_dtoa_r+0x622>
 80069d0:	4b6f      	ldr	r3, [pc, #444]	@ (8006b90 <_dtoa_r+0x8a0>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	f7f9 fe18 	bl	8000608 <__aeabi_dmul>
 80069d8:	2200      	movs	r2, #0
 80069da:	2300      	movs	r3, #0
 80069dc:	4604      	mov	r4, r0
 80069de:	460d      	mov	r5, r1
 80069e0:	f7fa f87a 	bl	8000ad8 <__aeabi_dcmpeq>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	d09f      	beq.n	8006928 <_dtoa_r+0x638>
 80069e8:	e7d1      	b.n	800698e <_dtoa_r+0x69e>
 80069ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069ec:	2a00      	cmp	r2, #0
 80069ee:	f000 80ea 	beq.w	8006bc6 <_dtoa_r+0x8d6>
 80069f2:	9a07      	ldr	r2, [sp, #28]
 80069f4:	2a01      	cmp	r2, #1
 80069f6:	f300 80cd 	bgt.w	8006b94 <_dtoa_r+0x8a4>
 80069fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80069fc:	2a00      	cmp	r2, #0
 80069fe:	f000 80c1 	beq.w	8006b84 <_dtoa_r+0x894>
 8006a02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006a06:	9c08      	ldr	r4, [sp, #32]
 8006a08:	9e00      	ldr	r6, [sp, #0]
 8006a0a:	9a00      	ldr	r2, [sp, #0]
 8006a0c:	441a      	add	r2, r3
 8006a0e:	9200      	str	r2, [sp, #0]
 8006a10:	9a06      	ldr	r2, [sp, #24]
 8006a12:	2101      	movs	r1, #1
 8006a14:	441a      	add	r2, r3
 8006a16:	4648      	mov	r0, r9
 8006a18:	9206      	str	r2, [sp, #24]
 8006a1a:	f000 fc2d 	bl	8007278 <__i2b>
 8006a1e:	4605      	mov	r5, r0
 8006a20:	b166      	cbz	r6, 8006a3c <_dtoa_r+0x74c>
 8006a22:	9b06      	ldr	r3, [sp, #24]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	dd09      	ble.n	8006a3c <_dtoa_r+0x74c>
 8006a28:	42b3      	cmp	r3, r6
 8006a2a:	9a00      	ldr	r2, [sp, #0]
 8006a2c:	bfa8      	it	ge
 8006a2e:	4633      	movge	r3, r6
 8006a30:	1ad2      	subs	r2, r2, r3
 8006a32:	9200      	str	r2, [sp, #0]
 8006a34:	9a06      	ldr	r2, [sp, #24]
 8006a36:	1af6      	subs	r6, r6, r3
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	9306      	str	r3, [sp, #24]
 8006a3c:	9b08      	ldr	r3, [sp, #32]
 8006a3e:	b30b      	cbz	r3, 8006a84 <_dtoa_r+0x794>
 8006a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 80c6 	beq.w	8006bd4 <_dtoa_r+0x8e4>
 8006a48:	2c00      	cmp	r4, #0
 8006a4a:	f000 80c0 	beq.w	8006bce <_dtoa_r+0x8de>
 8006a4e:	4629      	mov	r1, r5
 8006a50:	4622      	mov	r2, r4
 8006a52:	4648      	mov	r0, r9
 8006a54:	f000 fcc8 	bl	80073e8 <__pow5mult>
 8006a58:	9a02      	ldr	r2, [sp, #8]
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	4605      	mov	r5, r0
 8006a5e:	4648      	mov	r0, r9
 8006a60:	f000 fc20 	bl	80072a4 <__multiply>
 8006a64:	9902      	ldr	r1, [sp, #8]
 8006a66:	4680      	mov	r8, r0
 8006a68:	4648      	mov	r0, r9
 8006a6a:	f000 fb51 	bl	8007110 <_Bfree>
 8006a6e:	9b08      	ldr	r3, [sp, #32]
 8006a70:	1b1b      	subs	r3, r3, r4
 8006a72:	9308      	str	r3, [sp, #32]
 8006a74:	f000 80b1 	beq.w	8006bda <_dtoa_r+0x8ea>
 8006a78:	9a08      	ldr	r2, [sp, #32]
 8006a7a:	4641      	mov	r1, r8
 8006a7c:	4648      	mov	r0, r9
 8006a7e:	f000 fcb3 	bl	80073e8 <__pow5mult>
 8006a82:	9002      	str	r0, [sp, #8]
 8006a84:	2101      	movs	r1, #1
 8006a86:	4648      	mov	r0, r9
 8006a88:	f000 fbf6 	bl	8007278 <__i2b>
 8006a8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a8e:	4604      	mov	r4, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f000 81d8 	beq.w	8006e46 <_dtoa_r+0xb56>
 8006a96:	461a      	mov	r2, r3
 8006a98:	4601      	mov	r1, r0
 8006a9a:	4648      	mov	r0, r9
 8006a9c:	f000 fca4 	bl	80073e8 <__pow5mult>
 8006aa0:	9b07      	ldr	r3, [sp, #28]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	f300 809f 	bgt.w	8006be8 <_dtoa_r+0x8f8>
 8006aaa:	9b04      	ldr	r3, [sp, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f040 8097 	bne.w	8006be0 <_dtoa_r+0x8f0>
 8006ab2:	9b05      	ldr	r3, [sp, #20]
 8006ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f040 8093 	bne.w	8006be4 <_dtoa_r+0x8f4>
 8006abe:	9b05      	ldr	r3, [sp, #20]
 8006ac0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ac4:	0d1b      	lsrs	r3, r3, #20
 8006ac6:	051b      	lsls	r3, r3, #20
 8006ac8:	b133      	cbz	r3, 8006ad8 <_dtoa_r+0x7e8>
 8006aca:	9b00      	ldr	r3, [sp, #0]
 8006acc:	3301      	adds	r3, #1
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	9b06      	ldr	r3, [sp, #24]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	9306      	str	r3, [sp, #24]
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	9308      	str	r3, [sp, #32]
 8006ada:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	f000 81b8 	beq.w	8006e52 <_dtoa_r+0xb62>
 8006ae2:	6923      	ldr	r3, [r4, #16]
 8006ae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ae8:	6918      	ldr	r0, [r3, #16]
 8006aea:	f000 fb79 	bl	80071e0 <__hi0bits>
 8006aee:	f1c0 0020 	rsb	r0, r0, #32
 8006af2:	9b06      	ldr	r3, [sp, #24]
 8006af4:	4418      	add	r0, r3
 8006af6:	f010 001f 	ands.w	r0, r0, #31
 8006afa:	f000 8082 	beq.w	8006c02 <_dtoa_r+0x912>
 8006afe:	f1c0 0320 	rsb	r3, r0, #32
 8006b02:	2b04      	cmp	r3, #4
 8006b04:	dd73      	ble.n	8006bee <_dtoa_r+0x8fe>
 8006b06:	9b00      	ldr	r3, [sp, #0]
 8006b08:	f1c0 001c 	rsb	r0, r0, #28
 8006b0c:	4403      	add	r3, r0
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	9b06      	ldr	r3, [sp, #24]
 8006b12:	4403      	add	r3, r0
 8006b14:	4406      	add	r6, r0
 8006b16:	9306      	str	r3, [sp, #24]
 8006b18:	9b00      	ldr	r3, [sp, #0]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	dd05      	ble.n	8006b2a <_dtoa_r+0x83a>
 8006b1e:	9902      	ldr	r1, [sp, #8]
 8006b20:	461a      	mov	r2, r3
 8006b22:	4648      	mov	r0, r9
 8006b24:	f000 fcba 	bl	800749c <__lshift>
 8006b28:	9002      	str	r0, [sp, #8]
 8006b2a:	9b06      	ldr	r3, [sp, #24]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	dd05      	ble.n	8006b3c <_dtoa_r+0x84c>
 8006b30:	4621      	mov	r1, r4
 8006b32:	461a      	mov	r2, r3
 8006b34:	4648      	mov	r0, r9
 8006b36:	f000 fcb1 	bl	800749c <__lshift>
 8006b3a:	4604      	mov	r4, r0
 8006b3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d061      	beq.n	8006c06 <_dtoa_r+0x916>
 8006b42:	9802      	ldr	r0, [sp, #8]
 8006b44:	4621      	mov	r1, r4
 8006b46:	f000 fd15 	bl	8007574 <__mcmp>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	da5b      	bge.n	8006c06 <_dtoa_r+0x916>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	9902      	ldr	r1, [sp, #8]
 8006b52:	220a      	movs	r2, #10
 8006b54:	4648      	mov	r0, r9
 8006b56:	f000 fafd 	bl	8007154 <__multadd>
 8006b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b5c:	9002      	str	r0, [sp, #8]
 8006b5e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f000 8177 	beq.w	8006e56 <_dtoa_r+0xb66>
 8006b68:	4629      	mov	r1, r5
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4648      	mov	r0, r9
 8006b70:	f000 faf0 	bl	8007154 <__multadd>
 8006b74:	f1bb 0f00 	cmp.w	fp, #0
 8006b78:	4605      	mov	r5, r0
 8006b7a:	dc6f      	bgt.n	8006c5c <_dtoa_r+0x96c>
 8006b7c:	9b07      	ldr	r3, [sp, #28]
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	dc49      	bgt.n	8006c16 <_dtoa_r+0x926>
 8006b82:	e06b      	b.n	8006c5c <_dtoa_r+0x96c>
 8006b84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006b8a:	e73c      	b.n	8006a06 <_dtoa_r+0x716>
 8006b8c:	3fe00000 	.word	0x3fe00000
 8006b90:	40240000 	.word	0x40240000
 8006b94:	9b03      	ldr	r3, [sp, #12]
 8006b96:	1e5c      	subs	r4, r3, #1
 8006b98:	9b08      	ldr	r3, [sp, #32]
 8006b9a:	42a3      	cmp	r3, r4
 8006b9c:	db09      	blt.n	8006bb2 <_dtoa_r+0x8c2>
 8006b9e:	1b1c      	subs	r4, r3, r4
 8006ba0:	9b03      	ldr	r3, [sp, #12]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f6bf af30 	bge.w	8006a08 <_dtoa_r+0x718>
 8006ba8:	9b00      	ldr	r3, [sp, #0]
 8006baa:	9a03      	ldr	r2, [sp, #12]
 8006bac:	1a9e      	subs	r6, r3, r2
 8006bae:	2300      	movs	r3, #0
 8006bb0:	e72b      	b.n	8006a0a <_dtoa_r+0x71a>
 8006bb2:	9b08      	ldr	r3, [sp, #32]
 8006bb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006bb6:	9408      	str	r4, [sp, #32]
 8006bb8:	1ae3      	subs	r3, r4, r3
 8006bba:	441a      	add	r2, r3
 8006bbc:	9e00      	ldr	r6, [sp, #0]
 8006bbe:	9b03      	ldr	r3, [sp, #12]
 8006bc0:	920d      	str	r2, [sp, #52]	@ 0x34
 8006bc2:	2400      	movs	r4, #0
 8006bc4:	e721      	b.n	8006a0a <_dtoa_r+0x71a>
 8006bc6:	9c08      	ldr	r4, [sp, #32]
 8006bc8:	9e00      	ldr	r6, [sp, #0]
 8006bca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006bcc:	e728      	b.n	8006a20 <_dtoa_r+0x730>
 8006bce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006bd2:	e751      	b.n	8006a78 <_dtoa_r+0x788>
 8006bd4:	9a08      	ldr	r2, [sp, #32]
 8006bd6:	9902      	ldr	r1, [sp, #8]
 8006bd8:	e750      	b.n	8006a7c <_dtoa_r+0x78c>
 8006bda:	f8cd 8008 	str.w	r8, [sp, #8]
 8006bde:	e751      	b.n	8006a84 <_dtoa_r+0x794>
 8006be0:	2300      	movs	r3, #0
 8006be2:	e779      	b.n	8006ad8 <_dtoa_r+0x7e8>
 8006be4:	9b04      	ldr	r3, [sp, #16]
 8006be6:	e777      	b.n	8006ad8 <_dtoa_r+0x7e8>
 8006be8:	2300      	movs	r3, #0
 8006bea:	9308      	str	r3, [sp, #32]
 8006bec:	e779      	b.n	8006ae2 <_dtoa_r+0x7f2>
 8006bee:	d093      	beq.n	8006b18 <_dtoa_r+0x828>
 8006bf0:	9a00      	ldr	r2, [sp, #0]
 8006bf2:	331c      	adds	r3, #28
 8006bf4:	441a      	add	r2, r3
 8006bf6:	9200      	str	r2, [sp, #0]
 8006bf8:	9a06      	ldr	r2, [sp, #24]
 8006bfa:	441a      	add	r2, r3
 8006bfc:	441e      	add	r6, r3
 8006bfe:	9206      	str	r2, [sp, #24]
 8006c00:	e78a      	b.n	8006b18 <_dtoa_r+0x828>
 8006c02:	4603      	mov	r3, r0
 8006c04:	e7f4      	b.n	8006bf0 <_dtoa_r+0x900>
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	46b8      	mov	r8, r7
 8006c0c:	dc20      	bgt.n	8006c50 <_dtoa_r+0x960>
 8006c0e:	469b      	mov	fp, r3
 8006c10:	9b07      	ldr	r3, [sp, #28]
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	dd1e      	ble.n	8006c54 <_dtoa_r+0x964>
 8006c16:	f1bb 0f00 	cmp.w	fp, #0
 8006c1a:	f47f adb1 	bne.w	8006780 <_dtoa_r+0x490>
 8006c1e:	4621      	mov	r1, r4
 8006c20:	465b      	mov	r3, fp
 8006c22:	2205      	movs	r2, #5
 8006c24:	4648      	mov	r0, r9
 8006c26:	f000 fa95 	bl	8007154 <__multadd>
 8006c2a:	4601      	mov	r1, r0
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	9802      	ldr	r0, [sp, #8]
 8006c30:	f000 fca0 	bl	8007574 <__mcmp>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	f77f ada3 	ble.w	8006780 <_dtoa_r+0x490>
 8006c3a:	4656      	mov	r6, sl
 8006c3c:	2331      	movs	r3, #49	@ 0x31
 8006c3e:	f806 3b01 	strb.w	r3, [r6], #1
 8006c42:	f108 0801 	add.w	r8, r8, #1
 8006c46:	e59f      	b.n	8006788 <_dtoa_r+0x498>
 8006c48:	9c03      	ldr	r4, [sp, #12]
 8006c4a:	46b8      	mov	r8, r7
 8006c4c:	4625      	mov	r5, r4
 8006c4e:	e7f4      	b.n	8006c3a <_dtoa_r+0x94a>
 8006c50:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f000 8101 	beq.w	8006e5e <_dtoa_r+0xb6e>
 8006c5c:	2e00      	cmp	r6, #0
 8006c5e:	dd05      	ble.n	8006c6c <_dtoa_r+0x97c>
 8006c60:	4629      	mov	r1, r5
 8006c62:	4632      	mov	r2, r6
 8006c64:	4648      	mov	r0, r9
 8006c66:	f000 fc19 	bl	800749c <__lshift>
 8006c6a:	4605      	mov	r5, r0
 8006c6c:	9b08      	ldr	r3, [sp, #32]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d05c      	beq.n	8006d2c <_dtoa_r+0xa3c>
 8006c72:	6869      	ldr	r1, [r5, #4]
 8006c74:	4648      	mov	r0, r9
 8006c76:	f000 fa0b 	bl	8007090 <_Balloc>
 8006c7a:	4606      	mov	r6, r0
 8006c7c:	b928      	cbnz	r0, 8006c8a <_dtoa_r+0x99a>
 8006c7e:	4b82      	ldr	r3, [pc, #520]	@ (8006e88 <_dtoa_r+0xb98>)
 8006c80:	4602      	mov	r2, r0
 8006c82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006c86:	f7ff bb4a 	b.w	800631e <_dtoa_r+0x2e>
 8006c8a:	692a      	ldr	r2, [r5, #16]
 8006c8c:	3202      	adds	r2, #2
 8006c8e:	0092      	lsls	r2, r2, #2
 8006c90:	f105 010c 	add.w	r1, r5, #12
 8006c94:	300c      	adds	r0, #12
 8006c96:	f000 ffa3 	bl	8007be0 <memcpy>
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	4631      	mov	r1, r6
 8006c9e:	4648      	mov	r0, r9
 8006ca0:	f000 fbfc 	bl	800749c <__lshift>
 8006ca4:	f10a 0301 	add.w	r3, sl, #1
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	eb0a 030b 	add.w	r3, sl, fp
 8006cae:	9308      	str	r3, [sp, #32]
 8006cb0:	9b04      	ldr	r3, [sp, #16]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	462f      	mov	r7, r5
 8006cb8:	9306      	str	r3, [sp, #24]
 8006cba:	4605      	mov	r5, r0
 8006cbc:	9b00      	ldr	r3, [sp, #0]
 8006cbe:	9802      	ldr	r0, [sp, #8]
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006cc6:	f7ff fa88 	bl	80061da <quorem>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	3330      	adds	r3, #48	@ 0x30
 8006cce:	9003      	str	r0, [sp, #12]
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	9802      	ldr	r0, [sp, #8]
 8006cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd6:	f000 fc4d 	bl	8007574 <__mcmp>
 8006cda:	462a      	mov	r2, r5
 8006cdc:	9004      	str	r0, [sp, #16]
 8006cde:	4621      	mov	r1, r4
 8006ce0:	4648      	mov	r0, r9
 8006ce2:	f000 fc63 	bl	80075ac <__mdiff>
 8006ce6:	68c2      	ldr	r2, [r0, #12]
 8006ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cea:	4606      	mov	r6, r0
 8006cec:	bb02      	cbnz	r2, 8006d30 <_dtoa_r+0xa40>
 8006cee:	4601      	mov	r1, r0
 8006cf0:	9802      	ldr	r0, [sp, #8]
 8006cf2:	f000 fc3f 	bl	8007574 <__mcmp>
 8006cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	4631      	mov	r1, r6
 8006cfc:	4648      	mov	r0, r9
 8006cfe:	920c      	str	r2, [sp, #48]	@ 0x30
 8006d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d02:	f000 fa05 	bl	8007110 <_Bfree>
 8006d06:	9b07      	ldr	r3, [sp, #28]
 8006d08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d0a:	9e00      	ldr	r6, [sp, #0]
 8006d0c:	ea42 0103 	orr.w	r1, r2, r3
 8006d10:	9b06      	ldr	r3, [sp, #24]
 8006d12:	4319      	orrs	r1, r3
 8006d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d16:	d10d      	bne.n	8006d34 <_dtoa_r+0xa44>
 8006d18:	2b39      	cmp	r3, #57	@ 0x39
 8006d1a:	d027      	beq.n	8006d6c <_dtoa_r+0xa7c>
 8006d1c:	9a04      	ldr	r2, [sp, #16]
 8006d1e:	2a00      	cmp	r2, #0
 8006d20:	dd01      	ble.n	8006d26 <_dtoa_r+0xa36>
 8006d22:	9b03      	ldr	r3, [sp, #12]
 8006d24:	3331      	adds	r3, #49	@ 0x31
 8006d26:	f88b 3000 	strb.w	r3, [fp]
 8006d2a:	e52e      	b.n	800678a <_dtoa_r+0x49a>
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	e7b9      	b.n	8006ca4 <_dtoa_r+0x9b4>
 8006d30:	2201      	movs	r2, #1
 8006d32:	e7e2      	b.n	8006cfa <_dtoa_r+0xa0a>
 8006d34:	9904      	ldr	r1, [sp, #16]
 8006d36:	2900      	cmp	r1, #0
 8006d38:	db04      	blt.n	8006d44 <_dtoa_r+0xa54>
 8006d3a:	9807      	ldr	r0, [sp, #28]
 8006d3c:	4301      	orrs	r1, r0
 8006d3e:	9806      	ldr	r0, [sp, #24]
 8006d40:	4301      	orrs	r1, r0
 8006d42:	d120      	bne.n	8006d86 <_dtoa_r+0xa96>
 8006d44:	2a00      	cmp	r2, #0
 8006d46:	ddee      	ble.n	8006d26 <_dtoa_r+0xa36>
 8006d48:	9902      	ldr	r1, [sp, #8]
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	4648      	mov	r0, r9
 8006d50:	f000 fba4 	bl	800749c <__lshift>
 8006d54:	4621      	mov	r1, r4
 8006d56:	9002      	str	r0, [sp, #8]
 8006d58:	f000 fc0c 	bl	8007574 <__mcmp>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	9b00      	ldr	r3, [sp, #0]
 8006d60:	dc02      	bgt.n	8006d68 <_dtoa_r+0xa78>
 8006d62:	d1e0      	bne.n	8006d26 <_dtoa_r+0xa36>
 8006d64:	07da      	lsls	r2, r3, #31
 8006d66:	d5de      	bpl.n	8006d26 <_dtoa_r+0xa36>
 8006d68:	2b39      	cmp	r3, #57	@ 0x39
 8006d6a:	d1da      	bne.n	8006d22 <_dtoa_r+0xa32>
 8006d6c:	2339      	movs	r3, #57	@ 0x39
 8006d6e:	f88b 3000 	strb.w	r3, [fp]
 8006d72:	4633      	mov	r3, r6
 8006d74:	461e      	mov	r6, r3
 8006d76:	3b01      	subs	r3, #1
 8006d78:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d7c:	2a39      	cmp	r2, #57	@ 0x39
 8006d7e:	d04e      	beq.n	8006e1e <_dtoa_r+0xb2e>
 8006d80:	3201      	adds	r2, #1
 8006d82:	701a      	strb	r2, [r3, #0]
 8006d84:	e501      	b.n	800678a <_dtoa_r+0x49a>
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	dd03      	ble.n	8006d92 <_dtoa_r+0xaa2>
 8006d8a:	2b39      	cmp	r3, #57	@ 0x39
 8006d8c:	d0ee      	beq.n	8006d6c <_dtoa_r+0xa7c>
 8006d8e:	3301      	adds	r3, #1
 8006d90:	e7c9      	b.n	8006d26 <_dtoa_r+0xa36>
 8006d92:	9a00      	ldr	r2, [sp, #0]
 8006d94:	9908      	ldr	r1, [sp, #32]
 8006d96:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d9a:	428a      	cmp	r2, r1
 8006d9c:	d028      	beq.n	8006df0 <_dtoa_r+0xb00>
 8006d9e:	9902      	ldr	r1, [sp, #8]
 8006da0:	2300      	movs	r3, #0
 8006da2:	220a      	movs	r2, #10
 8006da4:	4648      	mov	r0, r9
 8006da6:	f000 f9d5 	bl	8007154 <__multadd>
 8006daa:	42af      	cmp	r7, r5
 8006dac:	9002      	str	r0, [sp, #8]
 8006dae:	f04f 0300 	mov.w	r3, #0
 8006db2:	f04f 020a 	mov.w	r2, #10
 8006db6:	4639      	mov	r1, r7
 8006db8:	4648      	mov	r0, r9
 8006dba:	d107      	bne.n	8006dcc <_dtoa_r+0xadc>
 8006dbc:	f000 f9ca 	bl	8007154 <__multadd>
 8006dc0:	4607      	mov	r7, r0
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	9b00      	ldr	r3, [sp, #0]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	e777      	b.n	8006cbc <_dtoa_r+0x9cc>
 8006dcc:	f000 f9c2 	bl	8007154 <__multadd>
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4607      	mov	r7, r0
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	220a      	movs	r2, #10
 8006dd8:	4648      	mov	r0, r9
 8006dda:	f000 f9bb 	bl	8007154 <__multadd>
 8006dde:	4605      	mov	r5, r0
 8006de0:	e7f0      	b.n	8006dc4 <_dtoa_r+0xad4>
 8006de2:	f1bb 0f00 	cmp.w	fp, #0
 8006de6:	bfcc      	ite	gt
 8006de8:	465e      	movgt	r6, fp
 8006dea:	2601      	movle	r6, #1
 8006dec:	4456      	add	r6, sl
 8006dee:	2700      	movs	r7, #0
 8006df0:	9902      	ldr	r1, [sp, #8]
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	2201      	movs	r2, #1
 8006df6:	4648      	mov	r0, r9
 8006df8:	f000 fb50 	bl	800749c <__lshift>
 8006dfc:	4621      	mov	r1, r4
 8006dfe:	9002      	str	r0, [sp, #8]
 8006e00:	f000 fbb8 	bl	8007574 <__mcmp>
 8006e04:	2800      	cmp	r0, #0
 8006e06:	dcb4      	bgt.n	8006d72 <_dtoa_r+0xa82>
 8006e08:	d102      	bne.n	8006e10 <_dtoa_r+0xb20>
 8006e0a:	9b00      	ldr	r3, [sp, #0]
 8006e0c:	07db      	lsls	r3, r3, #31
 8006e0e:	d4b0      	bmi.n	8006d72 <_dtoa_r+0xa82>
 8006e10:	4633      	mov	r3, r6
 8006e12:	461e      	mov	r6, r3
 8006e14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e18:	2a30      	cmp	r2, #48	@ 0x30
 8006e1a:	d0fa      	beq.n	8006e12 <_dtoa_r+0xb22>
 8006e1c:	e4b5      	b.n	800678a <_dtoa_r+0x49a>
 8006e1e:	459a      	cmp	sl, r3
 8006e20:	d1a8      	bne.n	8006d74 <_dtoa_r+0xa84>
 8006e22:	2331      	movs	r3, #49	@ 0x31
 8006e24:	f108 0801 	add.w	r8, r8, #1
 8006e28:	f88a 3000 	strb.w	r3, [sl]
 8006e2c:	e4ad      	b.n	800678a <_dtoa_r+0x49a>
 8006e2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006e8c <_dtoa_r+0xb9c>
 8006e34:	b11b      	cbz	r3, 8006e3e <_dtoa_r+0xb4e>
 8006e36:	f10a 0308 	add.w	r3, sl, #8
 8006e3a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006e3c:	6013      	str	r3, [r2, #0]
 8006e3e:	4650      	mov	r0, sl
 8006e40:	b017      	add	sp, #92	@ 0x5c
 8006e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e46:	9b07      	ldr	r3, [sp, #28]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	f77f ae2e 	ble.w	8006aaa <_dtoa_r+0x7ba>
 8006e4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e50:	9308      	str	r3, [sp, #32]
 8006e52:	2001      	movs	r0, #1
 8006e54:	e64d      	b.n	8006af2 <_dtoa_r+0x802>
 8006e56:	f1bb 0f00 	cmp.w	fp, #0
 8006e5a:	f77f aed9 	ble.w	8006c10 <_dtoa_r+0x920>
 8006e5e:	4656      	mov	r6, sl
 8006e60:	9802      	ldr	r0, [sp, #8]
 8006e62:	4621      	mov	r1, r4
 8006e64:	f7ff f9b9 	bl	80061da <quorem>
 8006e68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006e6c:	f806 3b01 	strb.w	r3, [r6], #1
 8006e70:	eba6 020a 	sub.w	r2, r6, sl
 8006e74:	4593      	cmp	fp, r2
 8006e76:	ddb4      	ble.n	8006de2 <_dtoa_r+0xaf2>
 8006e78:	9902      	ldr	r1, [sp, #8]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	220a      	movs	r2, #10
 8006e7e:	4648      	mov	r0, r9
 8006e80:	f000 f968 	bl	8007154 <__multadd>
 8006e84:	9002      	str	r0, [sp, #8]
 8006e86:	e7eb      	b.n	8006e60 <_dtoa_r+0xb70>
 8006e88:	08008a60 	.word	0x08008a60
 8006e8c:	080089e4 	.word	0x080089e4

08006e90 <_free_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	2900      	cmp	r1, #0
 8006e96:	d041      	beq.n	8006f1c <_free_r+0x8c>
 8006e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e9c:	1f0c      	subs	r4, r1, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	bfb8      	it	lt
 8006ea2:	18e4      	addlt	r4, r4, r3
 8006ea4:	f000 f8e8 	bl	8007078 <__malloc_lock>
 8006ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f20 <_free_r+0x90>)
 8006eaa:	6813      	ldr	r3, [r2, #0]
 8006eac:	b933      	cbnz	r3, 8006ebc <_free_r+0x2c>
 8006eae:	6063      	str	r3, [r4, #4]
 8006eb0:	6014      	str	r4, [r2, #0]
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eb8:	f000 b8e4 	b.w	8007084 <__malloc_unlock>
 8006ebc:	42a3      	cmp	r3, r4
 8006ebe:	d908      	bls.n	8006ed2 <_free_r+0x42>
 8006ec0:	6820      	ldr	r0, [r4, #0]
 8006ec2:	1821      	adds	r1, r4, r0
 8006ec4:	428b      	cmp	r3, r1
 8006ec6:	bf01      	itttt	eq
 8006ec8:	6819      	ldreq	r1, [r3, #0]
 8006eca:	685b      	ldreq	r3, [r3, #4]
 8006ecc:	1809      	addeq	r1, r1, r0
 8006ece:	6021      	streq	r1, [r4, #0]
 8006ed0:	e7ed      	b.n	8006eae <_free_r+0x1e>
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	b10b      	cbz	r3, 8006edc <_free_r+0x4c>
 8006ed8:	42a3      	cmp	r3, r4
 8006eda:	d9fa      	bls.n	8006ed2 <_free_r+0x42>
 8006edc:	6811      	ldr	r1, [r2, #0]
 8006ede:	1850      	adds	r0, r2, r1
 8006ee0:	42a0      	cmp	r0, r4
 8006ee2:	d10b      	bne.n	8006efc <_free_r+0x6c>
 8006ee4:	6820      	ldr	r0, [r4, #0]
 8006ee6:	4401      	add	r1, r0
 8006ee8:	1850      	adds	r0, r2, r1
 8006eea:	4283      	cmp	r3, r0
 8006eec:	6011      	str	r1, [r2, #0]
 8006eee:	d1e0      	bne.n	8006eb2 <_free_r+0x22>
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	6053      	str	r3, [r2, #4]
 8006ef6:	4408      	add	r0, r1
 8006ef8:	6010      	str	r0, [r2, #0]
 8006efa:	e7da      	b.n	8006eb2 <_free_r+0x22>
 8006efc:	d902      	bls.n	8006f04 <_free_r+0x74>
 8006efe:	230c      	movs	r3, #12
 8006f00:	602b      	str	r3, [r5, #0]
 8006f02:	e7d6      	b.n	8006eb2 <_free_r+0x22>
 8006f04:	6820      	ldr	r0, [r4, #0]
 8006f06:	1821      	adds	r1, r4, r0
 8006f08:	428b      	cmp	r3, r1
 8006f0a:	bf04      	itt	eq
 8006f0c:	6819      	ldreq	r1, [r3, #0]
 8006f0e:	685b      	ldreq	r3, [r3, #4]
 8006f10:	6063      	str	r3, [r4, #4]
 8006f12:	bf04      	itt	eq
 8006f14:	1809      	addeq	r1, r1, r0
 8006f16:	6021      	streq	r1, [r4, #0]
 8006f18:	6054      	str	r4, [r2, #4]
 8006f1a:	e7ca      	b.n	8006eb2 <_free_r+0x22>
 8006f1c:	bd38      	pop	{r3, r4, r5, pc}
 8006f1e:	bf00      	nop
 8006f20:	2000048c 	.word	0x2000048c

08006f24 <malloc>:
 8006f24:	4b02      	ldr	r3, [pc, #8]	@ (8006f30 <malloc+0xc>)
 8006f26:	4601      	mov	r1, r0
 8006f28:	6818      	ldr	r0, [r3, #0]
 8006f2a:	f000 b825 	b.w	8006f78 <_malloc_r>
 8006f2e:	bf00      	nop
 8006f30:	20000020 	.word	0x20000020

08006f34 <sbrk_aligned>:
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	4e0f      	ldr	r6, [pc, #60]	@ (8006f74 <sbrk_aligned+0x40>)
 8006f38:	460c      	mov	r4, r1
 8006f3a:	6831      	ldr	r1, [r6, #0]
 8006f3c:	4605      	mov	r5, r0
 8006f3e:	b911      	cbnz	r1, 8006f46 <sbrk_aligned+0x12>
 8006f40:	f000 fe3e 	bl	8007bc0 <_sbrk_r>
 8006f44:	6030      	str	r0, [r6, #0]
 8006f46:	4621      	mov	r1, r4
 8006f48:	4628      	mov	r0, r5
 8006f4a:	f000 fe39 	bl	8007bc0 <_sbrk_r>
 8006f4e:	1c43      	adds	r3, r0, #1
 8006f50:	d103      	bne.n	8006f5a <sbrk_aligned+0x26>
 8006f52:	f04f 34ff 	mov.w	r4, #4294967295
 8006f56:	4620      	mov	r0, r4
 8006f58:	bd70      	pop	{r4, r5, r6, pc}
 8006f5a:	1cc4      	adds	r4, r0, #3
 8006f5c:	f024 0403 	bic.w	r4, r4, #3
 8006f60:	42a0      	cmp	r0, r4
 8006f62:	d0f8      	beq.n	8006f56 <sbrk_aligned+0x22>
 8006f64:	1a21      	subs	r1, r4, r0
 8006f66:	4628      	mov	r0, r5
 8006f68:	f000 fe2a 	bl	8007bc0 <_sbrk_r>
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d1f2      	bne.n	8006f56 <sbrk_aligned+0x22>
 8006f70:	e7ef      	b.n	8006f52 <sbrk_aligned+0x1e>
 8006f72:	bf00      	nop
 8006f74:	20000488 	.word	0x20000488

08006f78 <_malloc_r>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	1ccd      	adds	r5, r1, #3
 8006f7e:	f025 0503 	bic.w	r5, r5, #3
 8006f82:	3508      	adds	r5, #8
 8006f84:	2d0c      	cmp	r5, #12
 8006f86:	bf38      	it	cc
 8006f88:	250c      	movcc	r5, #12
 8006f8a:	2d00      	cmp	r5, #0
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	db01      	blt.n	8006f94 <_malloc_r+0x1c>
 8006f90:	42a9      	cmp	r1, r5
 8006f92:	d904      	bls.n	8006f9e <_malloc_r+0x26>
 8006f94:	230c      	movs	r3, #12
 8006f96:	6033      	str	r3, [r6, #0]
 8006f98:	2000      	movs	r0, #0
 8006f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007074 <_malloc_r+0xfc>
 8006fa2:	f000 f869 	bl	8007078 <__malloc_lock>
 8006fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8006faa:	461c      	mov	r4, r3
 8006fac:	bb44      	cbnz	r4, 8007000 <_malloc_r+0x88>
 8006fae:	4629      	mov	r1, r5
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f7ff ffbf 	bl	8006f34 <sbrk_aligned>
 8006fb6:	1c43      	adds	r3, r0, #1
 8006fb8:	4604      	mov	r4, r0
 8006fba:	d158      	bne.n	800706e <_malloc_r+0xf6>
 8006fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8006fc0:	4627      	mov	r7, r4
 8006fc2:	2f00      	cmp	r7, #0
 8006fc4:	d143      	bne.n	800704e <_malloc_r+0xd6>
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	d04b      	beq.n	8007062 <_malloc_r+0xea>
 8006fca:	6823      	ldr	r3, [r4, #0]
 8006fcc:	4639      	mov	r1, r7
 8006fce:	4630      	mov	r0, r6
 8006fd0:	eb04 0903 	add.w	r9, r4, r3
 8006fd4:	f000 fdf4 	bl	8007bc0 <_sbrk_r>
 8006fd8:	4581      	cmp	r9, r0
 8006fda:	d142      	bne.n	8007062 <_malloc_r+0xea>
 8006fdc:	6821      	ldr	r1, [r4, #0]
 8006fde:	1a6d      	subs	r5, r5, r1
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7ff ffa6 	bl	8006f34 <sbrk_aligned>
 8006fe8:	3001      	adds	r0, #1
 8006fea:	d03a      	beq.n	8007062 <_malloc_r+0xea>
 8006fec:	6823      	ldr	r3, [r4, #0]
 8006fee:	442b      	add	r3, r5
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	bb62      	cbnz	r2, 8007054 <_malloc_r+0xdc>
 8006ffa:	f8c8 7000 	str.w	r7, [r8]
 8006ffe:	e00f      	b.n	8007020 <_malloc_r+0xa8>
 8007000:	6822      	ldr	r2, [r4, #0]
 8007002:	1b52      	subs	r2, r2, r5
 8007004:	d420      	bmi.n	8007048 <_malloc_r+0xd0>
 8007006:	2a0b      	cmp	r2, #11
 8007008:	d917      	bls.n	800703a <_malloc_r+0xc2>
 800700a:	1961      	adds	r1, r4, r5
 800700c:	42a3      	cmp	r3, r4
 800700e:	6025      	str	r5, [r4, #0]
 8007010:	bf18      	it	ne
 8007012:	6059      	strne	r1, [r3, #4]
 8007014:	6863      	ldr	r3, [r4, #4]
 8007016:	bf08      	it	eq
 8007018:	f8c8 1000 	streq.w	r1, [r8]
 800701c:	5162      	str	r2, [r4, r5]
 800701e:	604b      	str	r3, [r1, #4]
 8007020:	4630      	mov	r0, r6
 8007022:	f000 f82f 	bl	8007084 <__malloc_unlock>
 8007026:	f104 000b 	add.w	r0, r4, #11
 800702a:	1d23      	adds	r3, r4, #4
 800702c:	f020 0007 	bic.w	r0, r0, #7
 8007030:	1ac2      	subs	r2, r0, r3
 8007032:	bf1c      	itt	ne
 8007034:	1a1b      	subne	r3, r3, r0
 8007036:	50a3      	strne	r3, [r4, r2]
 8007038:	e7af      	b.n	8006f9a <_malloc_r+0x22>
 800703a:	6862      	ldr	r2, [r4, #4]
 800703c:	42a3      	cmp	r3, r4
 800703e:	bf0c      	ite	eq
 8007040:	f8c8 2000 	streq.w	r2, [r8]
 8007044:	605a      	strne	r2, [r3, #4]
 8007046:	e7eb      	b.n	8007020 <_malloc_r+0xa8>
 8007048:	4623      	mov	r3, r4
 800704a:	6864      	ldr	r4, [r4, #4]
 800704c:	e7ae      	b.n	8006fac <_malloc_r+0x34>
 800704e:	463c      	mov	r4, r7
 8007050:	687f      	ldr	r7, [r7, #4]
 8007052:	e7b6      	b.n	8006fc2 <_malloc_r+0x4a>
 8007054:	461a      	mov	r2, r3
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	42a3      	cmp	r3, r4
 800705a:	d1fb      	bne.n	8007054 <_malloc_r+0xdc>
 800705c:	2300      	movs	r3, #0
 800705e:	6053      	str	r3, [r2, #4]
 8007060:	e7de      	b.n	8007020 <_malloc_r+0xa8>
 8007062:	230c      	movs	r3, #12
 8007064:	6033      	str	r3, [r6, #0]
 8007066:	4630      	mov	r0, r6
 8007068:	f000 f80c 	bl	8007084 <__malloc_unlock>
 800706c:	e794      	b.n	8006f98 <_malloc_r+0x20>
 800706e:	6005      	str	r5, [r0, #0]
 8007070:	e7d6      	b.n	8007020 <_malloc_r+0xa8>
 8007072:	bf00      	nop
 8007074:	2000048c 	.word	0x2000048c

08007078 <__malloc_lock>:
 8007078:	4801      	ldr	r0, [pc, #4]	@ (8007080 <__malloc_lock+0x8>)
 800707a:	f7ff b8ac 	b.w	80061d6 <__retarget_lock_acquire_recursive>
 800707e:	bf00      	nop
 8007080:	20000484 	.word	0x20000484

08007084 <__malloc_unlock>:
 8007084:	4801      	ldr	r0, [pc, #4]	@ (800708c <__malloc_unlock+0x8>)
 8007086:	f7ff b8a7 	b.w	80061d8 <__retarget_lock_release_recursive>
 800708a:	bf00      	nop
 800708c:	20000484 	.word	0x20000484

08007090 <_Balloc>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	69c6      	ldr	r6, [r0, #28]
 8007094:	4604      	mov	r4, r0
 8007096:	460d      	mov	r5, r1
 8007098:	b976      	cbnz	r6, 80070b8 <_Balloc+0x28>
 800709a:	2010      	movs	r0, #16
 800709c:	f7ff ff42 	bl	8006f24 <malloc>
 80070a0:	4602      	mov	r2, r0
 80070a2:	61e0      	str	r0, [r4, #28]
 80070a4:	b920      	cbnz	r0, 80070b0 <_Balloc+0x20>
 80070a6:	4b18      	ldr	r3, [pc, #96]	@ (8007108 <_Balloc+0x78>)
 80070a8:	4818      	ldr	r0, [pc, #96]	@ (800710c <_Balloc+0x7c>)
 80070aa:	216b      	movs	r1, #107	@ 0x6b
 80070ac:	f000 fda6 	bl	8007bfc <__assert_func>
 80070b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070b4:	6006      	str	r6, [r0, #0]
 80070b6:	60c6      	str	r6, [r0, #12]
 80070b8:	69e6      	ldr	r6, [r4, #28]
 80070ba:	68f3      	ldr	r3, [r6, #12]
 80070bc:	b183      	cbz	r3, 80070e0 <_Balloc+0x50>
 80070be:	69e3      	ldr	r3, [r4, #28]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070c6:	b9b8      	cbnz	r0, 80070f8 <_Balloc+0x68>
 80070c8:	2101      	movs	r1, #1
 80070ca:	fa01 f605 	lsl.w	r6, r1, r5
 80070ce:	1d72      	adds	r2, r6, #5
 80070d0:	0092      	lsls	r2, r2, #2
 80070d2:	4620      	mov	r0, r4
 80070d4:	f000 fdb0 	bl	8007c38 <_calloc_r>
 80070d8:	b160      	cbz	r0, 80070f4 <_Balloc+0x64>
 80070da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070de:	e00e      	b.n	80070fe <_Balloc+0x6e>
 80070e0:	2221      	movs	r2, #33	@ 0x21
 80070e2:	2104      	movs	r1, #4
 80070e4:	4620      	mov	r0, r4
 80070e6:	f000 fda7 	bl	8007c38 <_calloc_r>
 80070ea:	69e3      	ldr	r3, [r4, #28]
 80070ec:	60f0      	str	r0, [r6, #12]
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1e4      	bne.n	80070be <_Balloc+0x2e>
 80070f4:	2000      	movs	r0, #0
 80070f6:	bd70      	pop	{r4, r5, r6, pc}
 80070f8:	6802      	ldr	r2, [r0, #0]
 80070fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070fe:	2300      	movs	r3, #0
 8007100:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007104:	e7f7      	b.n	80070f6 <_Balloc+0x66>
 8007106:	bf00      	nop
 8007108:	080089f1 	.word	0x080089f1
 800710c:	08008a71 	.word	0x08008a71

08007110 <_Bfree>:
 8007110:	b570      	push	{r4, r5, r6, lr}
 8007112:	69c6      	ldr	r6, [r0, #28]
 8007114:	4605      	mov	r5, r0
 8007116:	460c      	mov	r4, r1
 8007118:	b976      	cbnz	r6, 8007138 <_Bfree+0x28>
 800711a:	2010      	movs	r0, #16
 800711c:	f7ff ff02 	bl	8006f24 <malloc>
 8007120:	4602      	mov	r2, r0
 8007122:	61e8      	str	r0, [r5, #28]
 8007124:	b920      	cbnz	r0, 8007130 <_Bfree+0x20>
 8007126:	4b09      	ldr	r3, [pc, #36]	@ (800714c <_Bfree+0x3c>)
 8007128:	4809      	ldr	r0, [pc, #36]	@ (8007150 <_Bfree+0x40>)
 800712a:	218f      	movs	r1, #143	@ 0x8f
 800712c:	f000 fd66 	bl	8007bfc <__assert_func>
 8007130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007134:	6006      	str	r6, [r0, #0]
 8007136:	60c6      	str	r6, [r0, #12]
 8007138:	b13c      	cbz	r4, 800714a <_Bfree+0x3a>
 800713a:	69eb      	ldr	r3, [r5, #28]
 800713c:	6862      	ldr	r2, [r4, #4]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007144:	6021      	str	r1, [r4, #0]
 8007146:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800714a:	bd70      	pop	{r4, r5, r6, pc}
 800714c:	080089f1 	.word	0x080089f1
 8007150:	08008a71 	.word	0x08008a71

08007154 <__multadd>:
 8007154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007158:	690d      	ldr	r5, [r1, #16]
 800715a:	4607      	mov	r7, r0
 800715c:	460c      	mov	r4, r1
 800715e:	461e      	mov	r6, r3
 8007160:	f101 0c14 	add.w	ip, r1, #20
 8007164:	2000      	movs	r0, #0
 8007166:	f8dc 3000 	ldr.w	r3, [ip]
 800716a:	b299      	uxth	r1, r3
 800716c:	fb02 6101 	mla	r1, r2, r1, r6
 8007170:	0c1e      	lsrs	r6, r3, #16
 8007172:	0c0b      	lsrs	r3, r1, #16
 8007174:	fb02 3306 	mla	r3, r2, r6, r3
 8007178:	b289      	uxth	r1, r1
 800717a:	3001      	adds	r0, #1
 800717c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007180:	4285      	cmp	r5, r0
 8007182:	f84c 1b04 	str.w	r1, [ip], #4
 8007186:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800718a:	dcec      	bgt.n	8007166 <__multadd+0x12>
 800718c:	b30e      	cbz	r6, 80071d2 <__multadd+0x7e>
 800718e:	68a3      	ldr	r3, [r4, #8]
 8007190:	42ab      	cmp	r3, r5
 8007192:	dc19      	bgt.n	80071c8 <__multadd+0x74>
 8007194:	6861      	ldr	r1, [r4, #4]
 8007196:	4638      	mov	r0, r7
 8007198:	3101      	adds	r1, #1
 800719a:	f7ff ff79 	bl	8007090 <_Balloc>
 800719e:	4680      	mov	r8, r0
 80071a0:	b928      	cbnz	r0, 80071ae <__multadd+0x5a>
 80071a2:	4602      	mov	r2, r0
 80071a4:	4b0c      	ldr	r3, [pc, #48]	@ (80071d8 <__multadd+0x84>)
 80071a6:	480d      	ldr	r0, [pc, #52]	@ (80071dc <__multadd+0x88>)
 80071a8:	21ba      	movs	r1, #186	@ 0xba
 80071aa:	f000 fd27 	bl	8007bfc <__assert_func>
 80071ae:	6922      	ldr	r2, [r4, #16]
 80071b0:	3202      	adds	r2, #2
 80071b2:	f104 010c 	add.w	r1, r4, #12
 80071b6:	0092      	lsls	r2, r2, #2
 80071b8:	300c      	adds	r0, #12
 80071ba:	f000 fd11 	bl	8007be0 <memcpy>
 80071be:	4621      	mov	r1, r4
 80071c0:	4638      	mov	r0, r7
 80071c2:	f7ff ffa5 	bl	8007110 <_Bfree>
 80071c6:	4644      	mov	r4, r8
 80071c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071cc:	3501      	adds	r5, #1
 80071ce:	615e      	str	r6, [r3, #20]
 80071d0:	6125      	str	r5, [r4, #16]
 80071d2:	4620      	mov	r0, r4
 80071d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071d8:	08008a60 	.word	0x08008a60
 80071dc:	08008a71 	.word	0x08008a71

080071e0 <__hi0bits>:
 80071e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80071e4:	4603      	mov	r3, r0
 80071e6:	bf36      	itet	cc
 80071e8:	0403      	lslcc	r3, r0, #16
 80071ea:	2000      	movcs	r0, #0
 80071ec:	2010      	movcc	r0, #16
 80071ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071f2:	bf3c      	itt	cc
 80071f4:	021b      	lslcc	r3, r3, #8
 80071f6:	3008      	addcc	r0, #8
 80071f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071fc:	bf3c      	itt	cc
 80071fe:	011b      	lslcc	r3, r3, #4
 8007200:	3004      	addcc	r0, #4
 8007202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007206:	bf3c      	itt	cc
 8007208:	009b      	lslcc	r3, r3, #2
 800720a:	3002      	addcc	r0, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	db05      	blt.n	800721c <__hi0bits+0x3c>
 8007210:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007214:	f100 0001 	add.w	r0, r0, #1
 8007218:	bf08      	it	eq
 800721a:	2020      	moveq	r0, #32
 800721c:	4770      	bx	lr

0800721e <__lo0bits>:
 800721e:	6803      	ldr	r3, [r0, #0]
 8007220:	4602      	mov	r2, r0
 8007222:	f013 0007 	ands.w	r0, r3, #7
 8007226:	d00b      	beq.n	8007240 <__lo0bits+0x22>
 8007228:	07d9      	lsls	r1, r3, #31
 800722a:	d421      	bmi.n	8007270 <__lo0bits+0x52>
 800722c:	0798      	lsls	r0, r3, #30
 800722e:	bf49      	itett	mi
 8007230:	085b      	lsrmi	r3, r3, #1
 8007232:	089b      	lsrpl	r3, r3, #2
 8007234:	2001      	movmi	r0, #1
 8007236:	6013      	strmi	r3, [r2, #0]
 8007238:	bf5c      	itt	pl
 800723a:	6013      	strpl	r3, [r2, #0]
 800723c:	2002      	movpl	r0, #2
 800723e:	4770      	bx	lr
 8007240:	b299      	uxth	r1, r3
 8007242:	b909      	cbnz	r1, 8007248 <__lo0bits+0x2a>
 8007244:	0c1b      	lsrs	r3, r3, #16
 8007246:	2010      	movs	r0, #16
 8007248:	b2d9      	uxtb	r1, r3
 800724a:	b909      	cbnz	r1, 8007250 <__lo0bits+0x32>
 800724c:	3008      	adds	r0, #8
 800724e:	0a1b      	lsrs	r3, r3, #8
 8007250:	0719      	lsls	r1, r3, #28
 8007252:	bf04      	itt	eq
 8007254:	091b      	lsreq	r3, r3, #4
 8007256:	3004      	addeq	r0, #4
 8007258:	0799      	lsls	r1, r3, #30
 800725a:	bf04      	itt	eq
 800725c:	089b      	lsreq	r3, r3, #2
 800725e:	3002      	addeq	r0, #2
 8007260:	07d9      	lsls	r1, r3, #31
 8007262:	d403      	bmi.n	800726c <__lo0bits+0x4e>
 8007264:	085b      	lsrs	r3, r3, #1
 8007266:	f100 0001 	add.w	r0, r0, #1
 800726a:	d003      	beq.n	8007274 <__lo0bits+0x56>
 800726c:	6013      	str	r3, [r2, #0]
 800726e:	4770      	bx	lr
 8007270:	2000      	movs	r0, #0
 8007272:	4770      	bx	lr
 8007274:	2020      	movs	r0, #32
 8007276:	4770      	bx	lr

08007278 <__i2b>:
 8007278:	b510      	push	{r4, lr}
 800727a:	460c      	mov	r4, r1
 800727c:	2101      	movs	r1, #1
 800727e:	f7ff ff07 	bl	8007090 <_Balloc>
 8007282:	4602      	mov	r2, r0
 8007284:	b928      	cbnz	r0, 8007292 <__i2b+0x1a>
 8007286:	4b05      	ldr	r3, [pc, #20]	@ (800729c <__i2b+0x24>)
 8007288:	4805      	ldr	r0, [pc, #20]	@ (80072a0 <__i2b+0x28>)
 800728a:	f240 1145 	movw	r1, #325	@ 0x145
 800728e:	f000 fcb5 	bl	8007bfc <__assert_func>
 8007292:	2301      	movs	r3, #1
 8007294:	6144      	str	r4, [r0, #20]
 8007296:	6103      	str	r3, [r0, #16]
 8007298:	bd10      	pop	{r4, pc}
 800729a:	bf00      	nop
 800729c:	08008a60 	.word	0x08008a60
 80072a0:	08008a71 	.word	0x08008a71

080072a4 <__multiply>:
 80072a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a8:	4617      	mov	r7, r2
 80072aa:	690a      	ldr	r2, [r1, #16]
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	bfa8      	it	ge
 80072b2:	463b      	movge	r3, r7
 80072b4:	4689      	mov	r9, r1
 80072b6:	bfa4      	itt	ge
 80072b8:	460f      	movge	r7, r1
 80072ba:	4699      	movge	r9, r3
 80072bc:	693d      	ldr	r5, [r7, #16]
 80072be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	6879      	ldr	r1, [r7, #4]
 80072c6:	eb05 060a 	add.w	r6, r5, sl
 80072ca:	42b3      	cmp	r3, r6
 80072cc:	b085      	sub	sp, #20
 80072ce:	bfb8      	it	lt
 80072d0:	3101      	addlt	r1, #1
 80072d2:	f7ff fedd 	bl	8007090 <_Balloc>
 80072d6:	b930      	cbnz	r0, 80072e6 <__multiply+0x42>
 80072d8:	4602      	mov	r2, r0
 80072da:	4b41      	ldr	r3, [pc, #260]	@ (80073e0 <__multiply+0x13c>)
 80072dc:	4841      	ldr	r0, [pc, #260]	@ (80073e4 <__multiply+0x140>)
 80072de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80072e2:	f000 fc8b 	bl	8007bfc <__assert_func>
 80072e6:	f100 0414 	add.w	r4, r0, #20
 80072ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80072ee:	4623      	mov	r3, r4
 80072f0:	2200      	movs	r2, #0
 80072f2:	4573      	cmp	r3, lr
 80072f4:	d320      	bcc.n	8007338 <__multiply+0x94>
 80072f6:	f107 0814 	add.w	r8, r7, #20
 80072fa:	f109 0114 	add.w	r1, r9, #20
 80072fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007302:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007306:	9302      	str	r3, [sp, #8]
 8007308:	1beb      	subs	r3, r5, r7
 800730a:	3b15      	subs	r3, #21
 800730c:	f023 0303 	bic.w	r3, r3, #3
 8007310:	3304      	adds	r3, #4
 8007312:	3715      	adds	r7, #21
 8007314:	42bd      	cmp	r5, r7
 8007316:	bf38      	it	cc
 8007318:	2304      	movcc	r3, #4
 800731a:	9301      	str	r3, [sp, #4]
 800731c:	9b02      	ldr	r3, [sp, #8]
 800731e:	9103      	str	r1, [sp, #12]
 8007320:	428b      	cmp	r3, r1
 8007322:	d80c      	bhi.n	800733e <__multiply+0x9a>
 8007324:	2e00      	cmp	r6, #0
 8007326:	dd03      	ble.n	8007330 <__multiply+0x8c>
 8007328:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800732c:	2b00      	cmp	r3, #0
 800732e:	d055      	beq.n	80073dc <__multiply+0x138>
 8007330:	6106      	str	r6, [r0, #16]
 8007332:	b005      	add	sp, #20
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	f843 2b04 	str.w	r2, [r3], #4
 800733c:	e7d9      	b.n	80072f2 <__multiply+0x4e>
 800733e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007342:	f1ba 0f00 	cmp.w	sl, #0
 8007346:	d01f      	beq.n	8007388 <__multiply+0xe4>
 8007348:	46c4      	mov	ip, r8
 800734a:	46a1      	mov	r9, r4
 800734c:	2700      	movs	r7, #0
 800734e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007352:	f8d9 3000 	ldr.w	r3, [r9]
 8007356:	fa1f fb82 	uxth.w	fp, r2
 800735a:	b29b      	uxth	r3, r3
 800735c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007360:	443b      	add	r3, r7
 8007362:	f8d9 7000 	ldr.w	r7, [r9]
 8007366:	0c12      	lsrs	r2, r2, #16
 8007368:	0c3f      	lsrs	r7, r7, #16
 800736a:	fb0a 7202 	mla	r2, sl, r2, r7
 800736e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007372:	b29b      	uxth	r3, r3
 8007374:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007378:	4565      	cmp	r5, ip
 800737a:	f849 3b04 	str.w	r3, [r9], #4
 800737e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007382:	d8e4      	bhi.n	800734e <__multiply+0xaa>
 8007384:	9b01      	ldr	r3, [sp, #4]
 8007386:	50e7      	str	r7, [r4, r3]
 8007388:	9b03      	ldr	r3, [sp, #12]
 800738a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800738e:	3104      	adds	r1, #4
 8007390:	f1b9 0f00 	cmp.w	r9, #0
 8007394:	d020      	beq.n	80073d8 <__multiply+0x134>
 8007396:	6823      	ldr	r3, [r4, #0]
 8007398:	4647      	mov	r7, r8
 800739a:	46a4      	mov	ip, r4
 800739c:	f04f 0a00 	mov.w	sl, #0
 80073a0:	f8b7 b000 	ldrh.w	fp, [r7]
 80073a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80073a8:	fb09 220b 	mla	r2, r9, fp, r2
 80073ac:	4452      	add	r2, sl
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073b4:	f84c 3b04 	str.w	r3, [ip], #4
 80073b8:	f857 3b04 	ldr.w	r3, [r7], #4
 80073bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073c0:	f8bc 3000 	ldrh.w	r3, [ip]
 80073c4:	fb09 330a 	mla	r3, r9, sl, r3
 80073c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80073cc:	42bd      	cmp	r5, r7
 80073ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073d2:	d8e5      	bhi.n	80073a0 <__multiply+0xfc>
 80073d4:	9a01      	ldr	r2, [sp, #4]
 80073d6:	50a3      	str	r3, [r4, r2]
 80073d8:	3404      	adds	r4, #4
 80073da:	e79f      	b.n	800731c <__multiply+0x78>
 80073dc:	3e01      	subs	r6, #1
 80073de:	e7a1      	b.n	8007324 <__multiply+0x80>
 80073e0:	08008a60 	.word	0x08008a60
 80073e4:	08008a71 	.word	0x08008a71

080073e8 <__pow5mult>:
 80073e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073ec:	4615      	mov	r5, r2
 80073ee:	f012 0203 	ands.w	r2, r2, #3
 80073f2:	4607      	mov	r7, r0
 80073f4:	460e      	mov	r6, r1
 80073f6:	d007      	beq.n	8007408 <__pow5mult+0x20>
 80073f8:	4c25      	ldr	r4, [pc, #148]	@ (8007490 <__pow5mult+0xa8>)
 80073fa:	3a01      	subs	r2, #1
 80073fc:	2300      	movs	r3, #0
 80073fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007402:	f7ff fea7 	bl	8007154 <__multadd>
 8007406:	4606      	mov	r6, r0
 8007408:	10ad      	asrs	r5, r5, #2
 800740a:	d03d      	beq.n	8007488 <__pow5mult+0xa0>
 800740c:	69fc      	ldr	r4, [r7, #28]
 800740e:	b97c      	cbnz	r4, 8007430 <__pow5mult+0x48>
 8007410:	2010      	movs	r0, #16
 8007412:	f7ff fd87 	bl	8006f24 <malloc>
 8007416:	4602      	mov	r2, r0
 8007418:	61f8      	str	r0, [r7, #28]
 800741a:	b928      	cbnz	r0, 8007428 <__pow5mult+0x40>
 800741c:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <__pow5mult+0xac>)
 800741e:	481e      	ldr	r0, [pc, #120]	@ (8007498 <__pow5mult+0xb0>)
 8007420:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007424:	f000 fbea 	bl	8007bfc <__assert_func>
 8007428:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800742c:	6004      	str	r4, [r0, #0]
 800742e:	60c4      	str	r4, [r0, #12]
 8007430:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007438:	b94c      	cbnz	r4, 800744e <__pow5mult+0x66>
 800743a:	f240 2171 	movw	r1, #625	@ 0x271
 800743e:	4638      	mov	r0, r7
 8007440:	f7ff ff1a 	bl	8007278 <__i2b>
 8007444:	2300      	movs	r3, #0
 8007446:	f8c8 0008 	str.w	r0, [r8, #8]
 800744a:	4604      	mov	r4, r0
 800744c:	6003      	str	r3, [r0, #0]
 800744e:	f04f 0900 	mov.w	r9, #0
 8007452:	07eb      	lsls	r3, r5, #31
 8007454:	d50a      	bpl.n	800746c <__pow5mult+0x84>
 8007456:	4631      	mov	r1, r6
 8007458:	4622      	mov	r2, r4
 800745a:	4638      	mov	r0, r7
 800745c:	f7ff ff22 	bl	80072a4 <__multiply>
 8007460:	4631      	mov	r1, r6
 8007462:	4680      	mov	r8, r0
 8007464:	4638      	mov	r0, r7
 8007466:	f7ff fe53 	bl	8007110 <_Bfree>
 800746a:	4646      	mov	r6, r8
 800746c:	106d      	asrs	r5, r5, #1
 800746e:	d00b      	beq.n	8007488 <__pow5mult+0xa0>
 8007470:	6820      	ldr	r0, [r4, #0]
 8007472:	b938      	cbnz	r0, 8007484 <__pow5mult+0x9c>
 8007474:	4622      	mov	r2, r4
 8007476:	4621      	mov	r1, r4
 8007478:	4638      	mov	r0, r7
 800747a:	f7ff ff13 	bl	80072a4 <__multiply>
 800747e:	6020      	str	r0, [r4, #0]
 8007480:	f8c0 9000 	str.w	r9, [r0]
 8007484:	4604      	mov	r4, r0
 8007486:	e7e4      	b.n	8007452 <__pow5mult+0x6a>
 8007488:	4630      	mov	r0, r6
 800748a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800748e:	bf00      	nop
 8007490:	08008b24 	.word	0x08008b24
 8007494:	080089f1 	.word	0x080089f1
 8007498:	08008a71 	.word	0x08008a71

0800749c <__lshift>:
 800749c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a0:	460c      	mov	r4, r1
 80074a2:	6849      	ldr	r1, [r1, #4]
 80074a4:	6923      	ldr	r3, [r4, #16]
 80074a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074aa:	68a3      	ldr	r3, [r4, #8]
 80074ac:	4607      	mov	r7, r0
 80074ae:	4691      	mov	r9, r2
 80074b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074b4:	f108 0601 	add.w	r6, r8, #1
 80074b8:	42b3      	cmp	r3, r6
 80074ba:	db0b      	blt.n	80074d4 <__lshift+0x38>
 80074bc:	4638      	mov	r0, r7
 80074be:	f7ff fde7 	bl	8007090 <_Balloc>
 80074c2:	4605      	mov	r5, r0
 80074c4:	b948      	cbnz	r0, 80074da <__lshift+0x3e>
 80074c6:	4602      	mov	r2, r0
 80074c8:	4b28      	ldr	r3, [pc, #160]	@ (800756c <__lshift+0xd0>)
 80074ca:	4829      	ldr	r0, [pc, #164]	@ (8007570 <__lshift+0xd4>)
 80074cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80074d0:	f000 fb94 	bl	8007bfc <__assert_func>
 80074d4:	3101      	adds	r1, #1
 80074d6:	005b      	lsls	r3, r3, #1
 80074d8:	e7ee      	b.n	80074b8 <__lshift+0x1c>
 80074da:	2300      	movs	r3, #0
 80074dc:	f100 0114 	add.w	r1, r0, #20
 80074e0:	f100 0210 	add.w	r2, r0, #16
 80074e4:	4618      	mov	r0, r3
 80074e6:	4553      	cmp	r3, sl
 80074e8:	db33      	blt.n	8007552 <__lshift+0xb6>
 80074ea:	6920      	ldr	r0, [r4, #16]
 80074ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074f0:	f104 0314 	add.w	r3, r4, #20
 80074f4:	f019 091f 	ands.w	r9, r9, #31
 80074f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007500:	d02b      	beq.n	800755a <__lshift+0xbe>
 8007502:	f1c9 0e20 	rsb	lr, r9, #32
 8007506:	468a      	mov	sl, r1
 8007508:	2200      	movs	r2, #0
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	fa00 f009 	lsl.w	r0, r0, r9
 8007510:	4310      	orrs	r0, r2
 8007512:	f84a 0b04 	str.w	r0, [sl], #4
 8007516:	f853 2b04 	ldr.w	r2, [r3], #4
 800751a:	459c      	cmp	ip, r3
 800751c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007520:	d8f3      	bhi.n	800750a <__lshift+0x6e>
 8007522:	ebac 0304 	sub.w	r3, ip, r4
 8007526:	3b15      	subs	r3, #21
 8007528:	f023 0303 	bic.w	r3, r3, #3
 800752c:	3304      	adds	r3, #4
 800752e:	f104 0015 	add.w	r0, r4, #21
 8007532:	4560      	cmp	r0, ip
 8007534:	bf88      	it	hi
 8007536:	2304      	movhi	r3, #4
 8007538:	50ca      	str	r2, [r1, r3]
 800753a:	b10a      	cbz	r2, 8007540 <__lshift+0xa4>
 800753c:	f108 0602 	add.w	r6, r8, #2
 8007540:	3e01      	subs	r6, #1
 8007542:	4638      	mov	r0, r7
 8007544:	612e      	str	r6, [r5, #16]
 8007546:	4621      	mov	r1, r4
 8007548:	f7ff fde2 	bl	8007110 <_Bfree>
 800754c:	4628      	mov	r0, r5
 800754e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007552:	f842 0f04 	str.w	r0, [r2, #4]!
 8007556:	3301      	adds	r3, #1
 8007558:	e7c5      	b.n	80074e6 <__lshift+0x4a>
 800755a:	3904      	subs	r1, #4
 800755c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007560:	f841 2f04 	str.w	r2, [r1, #4]!
 8007564:	459c      	cmp	ip, r3
 8007566:	d8f9      	bhi.n	800755c <__lshift+0xc0>
 8007568:	e7ea      	b.n	8007540 <__lshift+0xa4>
 800756a:	bf00      	nop
 800756c:	08008a60 	.word	0x08008a60
 8007570:	08008a71 	.word	0x08008a71

08007574 <__mcmp>:
 8007574:	690a      	ldr	r2, [r1, #16]
 8007576:	4603      	mov	r3, r0
 8007578:	6900      	ldr	r0, [r0, #16]
 800757a:	1a80      	subs	r0, r0, r2
 800757c:	b530      	push	{r4, r5, lr}
 800757e:	d10e      	bne.n	800759e <__mcmp+0x2a>
 8007580:	3314      	adds	r3, #20
 8007582:	3114      	adds	r1, #20
 8007584:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007588:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800758c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007590:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007594:	4295      	cmp	r5, r2
 8007596:	d003      	beq.n	80075a0 <__mcmp+0x2c>
 8007598:	d205      	bcs.n	80075a6 <__mcmp+0x32>
 800759a:	f04f 30ff 	mov.w	r0, #4294967295
 800759e:	bd30      	pop	{r4, r5, pc}
 80075a0:	42a3      	cmp	r3, r4
 80075a2:	d3f3      	bcc.n	800758c <__mcmp+0x18>
 80075a4:	e7fb      	b.n	800759e <__mcmp+0x2a>
 80075a6:	2001      	movs	r0, #1
 80075a8:	e7f9      	b.n	800759e <__mcmp+0x2a>
	...

080075ac <__mdiff>:
 80075ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b0:	4689      	mov	r9, r1
 80075b2:	4606      	mov	r6, r0
 80075b4:	4611      	mov	r1, r2
 80075b6:	4648      	mov	r0, r9
 80075b8:	4614      	mov	r4, r2
 80075ba:	f7ff ffdb 	bl	8007574 <__mcmp>
 80075be:	1e05      	subs	r5, r0, #0
 80075c0:	d112      	bne.n	80075e8 <__mdiff+0x3c>
 80075c2:	4629      	mov	r1, r5
 80075c4:	4630      	mov	r0, r6
 80075c6:	f7ff fd63 	bl	8007090 <_Balloc>
 80075ca:	4602      	mov	r2, r0
 80075cc:	b928      	cbnz	r0, 80075da <__mdiff+0x2e>
 80075ce:	4b3f      	ldr	r3, [pc, #252]	@ (80076cc <__mdiff+0x120>)
 80075d0:	f240 2137 	movw	r1, #567	@ 0x237
 80075d4:	483e      	ldr	r0, [pc, #248]	@ (80076d0 <__mdiff+0x124>)
 80075d6:	f000 fb11 	bl	8007bfc <__assert_func>
 80075da:	2301      	movs	r3, #1
 80075dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075e0:	4610      	mov	r0, r2
 80075e2:	b003      	add	sp, #12
 80075e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e8:	bfbc      	itt	lt
 80075ea:	464b      	movlt	r3, r9
 80075ec:	46a1      	movlt	r9, r4
 80075ee:	4630      	mov	r0, r6
 80075f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80075f4:	bfba      	itte	lt
 80075f6:	461c      	movlt	r4, r3
 80075f8:	2501      	movlt	r5, #1
 80075fa:	2500      	movge	r5, #0
 80075fc:	f7ff fd48 	bl	8007090 <_Balloc>
 8007600:	4602      	mov	r2, r0
 8007602:	b918      	cbnz	r0, 800760c <__mdiff+0x60>
 8007604:	4b31      	ldr	r3, [pc, #196]	@ (80076cc <__mdiff+0x120>)
 8007606:	f240 2145 	movw	r1, #581	@ 0x245
 800760a:	e7e3      	b.n	80075d4 <__mdiff+0x28>
 800760c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007610:	6926      	ldr	r6, [r4, #16]
 8007612:	60c5      	str	r5, [r0, #12]
 8007614:	f109 0310 	add.w	r3, r9, #16
 8007618:	f109 0514 	add.w	r5, r9, #20
 800761c:	f104 0e14 	add.w	lr, r4, #20
 8007620:	f100 0b14 	add.w	fp, r0, #20
 8007624:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007628:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800762c:	9301      	str	r3, [sp, #4]
 800762e:	46d9      	mov	r9, fp
 8007630:	f04f 0c00 	mov.w	ip, #0
 8007634:	9b01      	ldr	r3, [sp, #4]
 8007636:	f85e 0b04 	ldr.w	r0, [lr], #4
 800763a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800763e:	9301      	str	r3, [sp, #4]
 8007640:	fa1f f38a 	uxth.w	r3, sl
 8007644:	4619      	mov	r1, r3
 8007646:	b283      	uxth	r3, r0
 8007648:	1acb      	subs	r3, r1, r3
 800764a:	0c00      	lsrs	r0, r0, #16
 800764c:	4463      	add	r3, ip
 800764e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007652:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007656:	b29b      	uxth	r3, r3
 8007658:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800765c:	4576      	cmp	r6, lr
 800765e:	f849 3b04 	str.w	r3, [r9], #4
 8007662:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007666:	d8e5      	bhi.n	8007634 <__mdiff+0x88>
 8007668:	1b33      	subs	r3, r6, r4
 800766a:	3b15      	subs	r3, #21
 800766c:	f023 0303 	bic.w	r3, r3, #3
 8007670:	3415      	adds	r4, #21
 8007672:	3304      	adds	r3, #4
 8007674:	42a6      	cmp	r6, r4
 8007676:	bf38      	it	cc
 8007678:	2304      	movcc	r3, #4
 800767a:	441d      	add	r5, r3
 800767c:	445b      	add	r3, fp
 800767e:	461e      	mov	r6, r3
 8007680:	462c      	mov	r4, r5
 8007682:	4544      	cmp	r4, r8
 8007684:	d30e      	bcc.n	80076a4 <__mdiff+0xf8>
 8007686:	f108 0103 	add.w	r1, r8, #3
 800768a:	1b49      	subs	r1, r1, r5
 800768c:	f021 0103 	bic.w	r1, r1, #3
 8007690:	3d03      	subs	r5, #3
 8007692:	45a8      	cmp	r8, r5
 8007694:	bf38      	it	cc
 8007696:	2100      	movcc	r1, #0
 8007698:	440b      	add	r3, r1
 800769a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800769e:	b191      	cbz	r1, 80076c6 <__mdiff+0x11a>
 80076a0:	6117      	str	r7, [r2, #16]
 80076a2:	e79d      	b.n	80075e0 <__mdiff+0x34>
 80076a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80076a8:	46e6      	mov	lr, ip
 80076aa:	0c08      	lsrs	r0, r1, #16
 80076ac:	fa1c fc81 	uxtah	ip, ip, r1
 80076b0:	4471      	add	r1, lr
 80076b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80076b6:	b289      	uxth	r1, r1
 80076b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80076bc:	f846 1b04 	str.w	r1, [r6], #4
 80076c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076c4:	e7dd      	b.n	8007682 <__mdiff+0xd6>
 80076c6:	3f01      	subs	r7, #1
 80076c8:	e7e7      	b.n	800769a <__mdiff+0xee>
 80076ca:	bf00      	nop
 80076cc:	08008a60 	.word	0x08008a60
 80076d0:	08008a71 	.word	0x08008a71

080076d4 <__d2b>:
 80076d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80076d8:	460f      	mov	r7, r1
 80076da:	2101      	movs	r1, #1
 80076dc:	ec59 8b10 	vmov	r8, r9, d0
 80076e0:	4616      	mov	r6, r2
 80076e2:	f7ff fcd5 	bl	8007090 <_Balloc>
 80076e6:	4604      	mov	r4, r0
 80076e8:	b930      	cbnz	r0, 80076f8 <__d2b+0x24>
 80076ea:	4602      	mov	r2, r0
 80076ec:	4b23      	ldr	r3, [pc, #140]	@ (800777c <__d2b+0xa8>)
 80076ee:	4824      	ldr	r0, [pc, #144]	@ (8007780 <__d2b+0xac>)
 80076f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80076f4:	f000 fa82 	bl	8007bfc <__assert_func>
 80076f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80076fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007700:	b10d      	cbz	r5, 8007706 <__d2b+0x32>
 8007702:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007706:	9301      	str	r3, [sp, #4]
 8007708:	f1b8 0300 	subs.w	r3, r8, #0
 800770c:	d023      	beq.n	8007756 <__d2b+0x82>
 800770e:	4668      	mov	r0, sp
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	f7ff fd84 	bl	800721e <__lo0bits>
 8007716:	e9dd 1200 	ldrd	r1, r2, [sp]
 800771a:	b1d0      	cbz	r0, 8007752 <__d2b+0x7e>
 800771c:	f1c0 0320 	rsb	r3, r0, #32
 8007720:	fa02 f303 	lsl.w	r3, r2, r3
 8007724:	430b      	orrs	r3, r1
 8007726:	40c2      	lsrs	r2, r0
 8007728:	6163      	str	r3, [r4, #20]
 800772a:	9201      	str	r2, [sp, #4]
 800772c:	9b01      	ldr	r3, [sp, #4]
 800772e:	61a3      	str	r3, [r4, #24]
 8007730:	2b00      	cmp	r3, #0
 8007732:	bf0c      	ite	eq
 8007734:	2201      	moveq	r2, #1
 8007736:	2202      	movne	r2, #2
 8007738:	6122      	str	r2, [r4, #16]
 800773a:	b1a5      	cbz	r5, 8007766 <__d2b+0x92>
 800773c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007740:	4405      	add	r5, r0
 8007742:	603d      	str	r5, [r7, #0]
 8007744:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007748:	6030      	str	r0, [r6, #0]
 800774a:	4620      	mov	r0, r4
 800774c:	b003      	add	sp, #12
 800774e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007752:	6161      	str	r1, [r4, #20]
 8007754:	e7ea      	b.n	800772c <__d2b+0x58>
 8007756:	a801      	add	r0, sp, #4
 8007758:	f7ff fd61 	bl	800721e <__lo0bits>
 800775c:	9b01      	ldr	r3, [sp, #4]
 800775e:	6163      	str	r3, [r4, #20]
 8007760:	3020      	adds	r0, #32
 8007762:	2201      	movs	r2, #1
 8007764:	e7e8      	b.n	8007738 <__d2b+0x64>
 8007766:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800776a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800776e:	6038      	str	r0, [r7, #0]
 8007770:	6918      	ldr	r0, [r3, #16]
 8007772:	f7ff fd35 	bl	80071e0 <__hi0bits>
 8007776:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800777a:	e7e5      	b.n	8007748 <__d2b+0x74>
 800777c:	08008a60 	.word	0x08008a60
 8007780:	08008a71 	.word	0x08008a71

08007784 <__ssputs_r>:
 8007784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007788:	688e      	ldr	r6, [r1, #8]
 800778a:	461f      	mov	r7, r3
 800778c:	42be      	cmp	r6, r7
 800778e:	680b      	ldr	r3, [r1, #0]
 8007790:	4682      	mov	sl, r0
 8007792:	460c      	mov	r4, r1
 8007794:	4690      	mov	r8, r2
 8007796:	d82d      	bhi.n	80077f4 <__ssputs_r+0x70>
 8007798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800779c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80077a0:	d026      	beq.n	80077f0 <__ssputs_r+0x6c>
 80077a2:	6965      	ldr	r5, [r4, #20]
 80077a4:	6909      	ldr	r1, [r1, #16]
 80077a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077aa:	eba3 0901 	sub.w	r9, r3, r1
 80077ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077b2:	1c7b      	adds	r3, r7, #1
 80077b4:	444b      	add	r3, r9
 80077b6:	106d      	asrs	r5, r5, #1
 80077b8:	429d      	cmp	r5, r3
 80077ba:	bf38      	it	cc
 80077bc:	461d      	movcc	r5, r3
 80077be:	0553      	lsls	r3, r2, #21
 80077c0:	d527      	bpl.n	8007812 <__ssputs_r+0x8e>
 80077c2:	4629      	mov	r1, r5
 80077c4:	f7ff fbd8 	bl	8006f78 <_malloc_r>
 80077c8:	4606      	mov	r6, r0
 80077ca:	b360      	cbz	r0, 8007826 <__ssputs_r+0xa2>
 80077cc:	6921      	ldr	r1, [r4, #16]
 80077ce:	464a      	mov	r2, r9
 80077d0:	f000 fa06 	bl	8007be0 <memcpy>
 80077d4:	89a3      	ldrh	r3, [r4, #12]
 80077d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077de:	81a3      	strh	r3, [r4, #12]
 80077e0:	6126      	str	r6, [r4, #16]
 80077e2:	6165      	str	r5, [r4, #20]
 80077e4:	444e      	add	r6, r9
 80077e6:	eba5 0509 	sub.w	r5, r5, r9
 80077ea:	6026      	str	r6, [r4, #0]
 80077ec:	60a5      	str	r5, [r4, #8]
 80077ee:	463e      	mov	r6, r7
 80077f0:	42be      	cmp	r6, r7
 80077f2:	d900      	bls.n	80077f6 <__ssputs_r+0x72>
 80077f4:	463e      	mov	r6, r7
 80077f6:	6820      	ldr	r0, [r4, #0]
 80077f8:	4632      	mov	r2, r6
 80077fa:	4641      	mov	r1, r8
 80077fc:	f000 f9c6 	bl	8007b8c <memmove>
 8007800:	68a3      	ldr	r3, [r4, #8]
 8007802:	1b9b      	subs	r3, r3, r6
 8007804:	60a3      	str	r3, [r4, #8]
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	4433      	add	r3, r6
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	2000      	movs	r0, #0
 800780e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007812:	462a      	mov	r2, r5
 8007814:	f000 fa36 	bl	8007c84 <_realloc_r>
 8007818:	4606      	mov	r6, r0
 800781a:	2800      	cmp	r0, #0
 800781c:	d1e0      	bne.n	80077e0 <__ssputs_r+0x5c>
 800781e:	6921      	ldr	r1, [r4, #16]
 8007820:	4650      	mov	r0, sl
 8007822:	f7ff fb35 	bl	8006e90 <_free_r>
 8007826:	230c      	movs	r3, #12
 8007828:	f8ca 3000 	str.w	r3, [sl]
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007832:	81a3      	strh	r3, [r4, #12]
 8007834:	f04f 30ff 	mov.w	r0, #4294967295
 8007838:	e7e9      	b.n	800780e <__ssputs_r+0x8a>
	...

0800783c <_svfiprintf_r>:
 800783c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007840:	4698      	mov	r8, r3
 8007842:	898b      	ldrh	r3, [r1, #12]
 8007844:	061b      	lsls	r3, r3, #24
 8007846:	b09d      	sub	sp, #116	@ 0x74
 8007848:	4607      	mov	r7, r0
 800784a:	460d      	mov	r5, r1
 800784c:	4614      	mov	r4, r2
 800784e:	d510      	bpl.n	8007872 <_svfiprintf_r+0x36>
 8007850:	690b      	ldr	r3, [r1, #16]
 8007852:	b973      	cbnz	r3, 8007872 <_svfiprintf_r+0x36>
 8007854:	2140      	movs	r1, #64	@ 0x40
 8007856:	f7ff fb8f 	bl	8006f78 <_malloc_r>
 800785a:	6028      	str	r0, [r5, #0]
 800785c:	6128      	str	r0, [r5, #16]
 800785e:	b930      	cbnz	r0, 800786e <_svfiprintf_r+0x32>
 8007860:	230c      	movs	r3, #12
 8007862:	603b      	str	r3, [r7, #0]
 8007864:	f04f 30ff 	mov.w	r0, #4294967295
 8007868:	b01d      	add	sp, #116	@ 0x74
 800786a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800786e:	2340      	movs	r3, #64	@ 0x40
 8007870:	616b      	str	r3, [r5, #20]
 8007872:	2300      	movs	r3, #0
 8007874:	9309      	str	r3, [sp, #36]	@ 0x24
 8007876:	2320      	movs	r3, #32
 8007878:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800787c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007880:	2330      	movs	r3, #48	@ 0x30
 8007882:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007a20 <_svfiprintf_r+0x1e4>
 8007886:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800788a:	f04f 0901 	mov.w	r9, #1
 800788e:	4623      	mov	r3, r4
 8007890:	469a      	mov	sl, r3
 8007892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007896:	b10a      	cbz	r2, 800789c <_svfiprintf_r+0x60>
 8007898:	2a25      	cmp	r2, #37	@ 0x25
 800789a:	d1f9      	bne.n	8007890 <_svfiprintf_r+0x54>
 800789c:	ebba 0b04 	subs.w	fp, sl, r4
 80078a0:	d00b      	beq.n	80078ba <_svfiprintf_r+0x7e>
 80078a2:	465b      	mov	r3, fp
 80078a4:	4622      	mov	r2, r4
 80078a6:	4629      	mov	r1, r5
 80078a8:	4638      	mov	r0, r7
 80078aa:	f7ff ff6b 	bl	8007784 <__ssputs_r>
 80078ae:	3001      	adds	r0, #1
 80078b0:	f000 80a7 	beq.w	8007a02 <_svfiprintf_r+0x1c6>
 80078b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078b6:	445a      	add	r2, fp
 80078b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80078ba:	f89a 3000 	ldrb.w	r3, [sl]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 809f 	beq.w	8007a02 <_svfiprintf_r+0x1c6>
 80078c4:	2300      	movs	r3, #0
 80078c6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078ce:	f10a 0a01 	add.w	sl, sl, #1
 80078d2:	9304      	str	r3, [sp, #16]
 80078d4:	9307      	str	r3, [sp, #28]
 80078d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078da:	931a      	str	r3, [sp, #104]	@ 0x68
 80078dc:	4654      	mov	r4, sl
 80078de:	2205      	movs	r2, #5
 80078e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078e4:	484e      	ldr	r0, [pc, #312]	@ (8007a20 <_svfiprintf_r+0x1e4>)
 80078e6:	f7f8 fc7b 	bl	80001e0 <memchr>
 80078ea:	9a04      	ldr	r2, [sp, #16]
 80078ec:	b9d8      	cbnz	r0, 8007926 <_svfiprintf_r+0xea>
 80078ee:	06d0      	lsls	r0, r2, #27
 80078f0:	bf44      	itt	mi
 80078f2:	2320      	movmi	r3, #32
 80078f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078f8:	0711      	lsls	r1, r2, #28
 80078fa:	bf44      	itt	mi
 80078fc:	232b      	movmi	r3, #43	@ 0x2b
 80078fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007902:	f89a 3000 	ldrb.w	r3, [sl]
 8007906:	2b2a      	cmp	r3, #42	@ 0x2a
 8007908:	d015      	beq.n	8007936 <_svfiprintf_r+0xfa>
 800790a:	9a07      	ldr	r2, [sp, #28]
 800790c:	4654      	mov	r4, sl
 800790e:	2000      	movs	r0, #0
 8007910:	f04f 0c0a 	mov.w	ip, #10
 8007914:	4621      	mov	r1, r4
 8007916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800791a:	3b30      	subs	r3, #48	@ 0x30
 800791c:	2b09      	cmp	r3, #9
 800791e:	d94b      	bls.n	80079b8 <_svfiprintf_r+0x17c>
 8007920:	b1b0      	cbz	r0, 8007950 <_svfiprintf_r+0x114>
 8007922:	9207      	str	r2, [sp, #28]
 8007924:	e014      	b.n	8007950 <_svfiprintf_r+0x114>
 8007926:	eba0 0308 	sub.w	r3, r0, r8
 800792a:	fa09 f303 	lsl.w	r3, r9, r3
 800792e:	4313      	orrs	r3, r2
 8007930:	9304      	str	r3, [sp, #16]
 8007932:	46a2      	mov	sl, r4
 8007934:	e7d2      	b.n	80078dc <_svfiprintf_r+0xa0>
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	1d19      	adds	r1, r3, #4
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	9103      	str	r1, [sp, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	bfbb      	ittet	lt
 8007942:	425b      	neglt	r3, r3
 8007944:	f042 0202 	orrlt.w	r2, r2, #2
 8007948:	9307      	strge	r3, [sp, #28]
 800794a:	9307      	strlt	r3, [sp, #28]
 800794c:	bfb8      	it	lt
 800794e:	9204      	strlt	r2, [sp, #16]
 8007950:	7823      	ldrb	r3, [r4, #0]
 8007952:	2b2e      	cmp	r3, #46	@ 0x2e
 8007954:	d10a      	bne.n	800796c <_svfiprintf_r+0x130>
 8007956:	7863      	ldrb	r3, [r4, #1]
 8007958:	2b2a      	cmp	r3, #42	@ 0x2a
 800795a:	d132      	bne.n	80079c2 <_svfiprintf_r+0x186>
 800795c:	9b03      	ldr	r3, [sp, #12]
 800795e:	1d1a      	adds	r2, r3, #4
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	9203      	str	r2, [sp, #12]
 8007964:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007968:	3402      	adds	r4, #2
 800796a:	9305      	str	r3, [sp, #20]
 800796c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007a30 <_svfiprintf_r+0x1f4>
 8007970:	7821      	ldrb	r1, [r4, #0]
 8007972:	2203      	movs	r2, #3
 8007974:	4650      	mov	r0, sl
 8007976:	f7f8 fc33 	bl	80001e0 <memchr>
 800797a:	b138      	cbz	r0, 800798c <_svfiprintf_r+0x150>
 800797c:	9b04      	ldr	r3, [sp, #16]
 800797e:	eba0 000a 	sub.w	r0, r0, sl
 8007982:	2240      	movs	r2, #64	@ 0x40
 8007984:	4082      	lsls	r2, r0
 8007986:	4313      	orrs	r3, r2
 8007988:	3401      	adds	r4, #1
 800798a:	9304      	str	r3, [sp, #16]
 800798c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007990:	4824      	ldr	r0, [pc, #144]	@ (8007a24 <_svfiprintf_r+0x1e8>)
 8007992:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007996:	2206      	movs	r2, #6
 8007998:	f7f8 fc22 	bl	80001e0 <memchr>
 800799c:	2800      	cmp	r0, #0
 800799e:	d036      	beq.n	8007a0e <_svfiprintf_r+0x1d2>
 80079a0:	4b21      	ldr	r3, [pc, #132]	@ (8007a28 <_svfiprintf_r+0x1ec>)
 80079a2:	bb1b      	cbnz	r3, 80079ec <_svfiprintf_r+0x1b0>
 80079a4:	9b03      	ldr	r3, [sp, #12]
 80079a6:	3307      	adds	r3, #7
 80079a8:	f023 0307 	bic.w	r3, r3, #7
 80079ac:	3308      	adds	r3, #8
 80079ae:	9303      	str	r3, [sp, #12]
 80079b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b2:	4433      	add	r3, r6
 80079b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b6:	e76a      	b.n	800788e <_svfiprintf_r+0x52>
 80079b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80079bc:	460c      	mov	r4, r1
 80079be:	2001      	movs	r0, #1
 80079c0:	e7a8      	b.n	8007914 <_svfiprintf_r+0xd8>
 80079c2:	2300      	movs	r3, #0
 80079c4:	3401      	adds	r4, #1
 80079c6:	9305      	str	r3, [sp, #20]
 80079c8:	4619      	mov	r1, r3
 80079ca:	f04f 0c0a 	mov.w	ip, #10
 80079ce:	4620      	mov	r0, r4
 80079d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079d4:	3a30      	subs	r2, #48	@ 0x30
 80079d6:	2a09      	cmp	r2, #9
 80079d8:	d903      	bls.n	80079e2 <_svfiprintf_r+0x1a6>
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d0c6      	beq.n	800796c <_svfiprintf_r+0x130>
 80079de:	9105      	str	r1, [sp, #20]
 80079e0:	e7c4      	b.n	800796c <_svfiprintf_r+0x130>
 80079e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80079e6:	4604      	mov	r4, r0
 80079e8:	2301      	movs	r3, #1
 80079ea:	e7f0      	b.n	80079ce <_svfiprintf_r+0x192>
 80079ec:	ab03      	add	r3, sp, #12
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	462a      	mov	r2, r5
 80079f2:	4b0e      	ldr	r3, [pc, #56]	@ (8007a2c <_svfiprintf_r+0x1f0>)
 80079f4:	a904      	add	r1, sp, #16
 80079f6:	4638      	mov	r0, r7
 80079f8:	f7fd fe92 	bl	8005720 <_printf_float>
 80079fc:	1c42      	adds	r2, r0, #1
 80079fe:	4606      	mov	r6, r0
 8007a00:	d1d6      	bne.n	80079b0 <_svfiprintf_r+0x174>
 8007a02:	89ab      	ldrh	r3, [r5, #12]
 8007a04:	065b      	lsls	r3, r3, #25
 8007a06:	f53f af2d 	bmi.w	8007864 <_svfiprintf_r+0x28>
 8007a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a0c:	e72c      	b.n	8007868 <_svfiprintf_r+0x2c>
 8007a0e:	ab03      	add	r3, sp, #12
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	462a      	mov	r2, r5
 8007a14:	4b05      	ldr	r3, [pc, #20]	@ (8007a2c <_svfiprintf_r+0x1f0>)
 8007a16:	a904      	add	r1, sp, #16
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f7fe f919 	bl	8005c50 <_printf_i>
 8007a1e:	e7ed      	b.n	80079fc <_svfiprintf_r+0x1c0>
 8007a20:	08008aca 	.word	0x08008aca
 8007a24:	08008ad4 	.word	0x08008ad4
 8007a28:	08005721 	.word	0x08005721
 8007a2c:	08007785 	.word	0x08007785
 8007a30:	08008ad0 	.word	0x08008ad0

08007a34 <__sflush_r>:
 8007a34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3c:	0716      	lsls	r6, r2, #28
 8007a3e:	4605      	mov	r5, r0
 8007a40:	460c      	mov	r4, r1
 8007a42:	d454      	bmi.n	8007aee <__sflush_r+0xba>
 8007a44:	684b      	ldr	r3, [r1, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	dc02      	bgt.n	8007a50 <__sflush_r+0x1c>
 8007a4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	dd48      	ble.n	8007ae2 <__sflush_r+0xae>
 8007a50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a52:	2e00      	cmp	r6, #0
 8007a54:	d045      	beq.n	8007ae2 <__sflush_r+0xae>
 8007a56:	2300      	movs	r3, #0
 8007a58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a5c:	682f      	ldr	r7, [r5, #0]
 8007a5e:	6a21      	ldr	r1, [r4, #32]
 8007a60:	602b      	str	r3, [r5, #0]
 8007a62:	d030      	beq.n	8007ac6 <__sflush_r+0x92>
 8007a64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	0759      	lsls	r1, r3, #29
 8007a6a:	d505      	bpl.n	8007a78 <__sflush_r+0x44>
 8007a6c:	6863      	ldr	r3, [r4, #4]
 8007a6e:	1ad2      	subs	r2, r2, r3
 8007a70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a72:	b10b      	cbz	r3, 8007a78 <__sflush_r+0x44>
 8007a74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a76:	1ad2      	subs	r2, r2, r3
 8007a78:	2300      	movs	r3, #0
 8007a7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a7c:	6a21      	ldr	r1, [r4, #32]
 8007a7e:	4628      	mov	r0, r5
 8007a80:	47b0      	blx	r6
 8007a82:	1c43      	adds	r3, r0, #1
 8007a84:	89a3      	ldrh	r3, [r4, #12]
 8007a86:	d106      	bne.n	8007a96 <__sflush_r+0x62>
 8007a88:	6829      	ldr	r1, [r5, #0]
 8007a8a:	291d      	cmp	r1, #29
 8007a8c:	d82b      	bhi.n	8007ae6 <__sflush_r+0xb2>
 8007a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8007b38 <__sflush_r+0x104>)
 8007a90:	40ca      	lsrs	r2, r1
 8007a92:	07d6      	lsls	r6, r2, #31
 8007a94:	d527      	bpl.n	8007ae6 <__sflush_r+0xb2>
 8007a96:	2200      	movs	r2, #0
 8007a98:	6062      	str	r2, [r4, #4]
 8007a9a:	04d9      	lsls	r1, r3, #19
 8007a9c:	6922      	ldr	r2, [r4, #16]
 8007a9e:	6022      	str	r2, [r4, #0]
 8007aa0:	d504      	bpl.n	8007aac <__sflush_r+0x78>
 8007aa2:	1c42      	adds	r2, r0, #1
 8007aa4:	d101      	bne.n	8007aaa <__sflush_r+0x76>
 8007aa6:	682b      	ldr	r3, [r5, #0]
 8007aa8:	b903      	cbnz	r3, 8007aac <__sflush_r+0x78>
 8007aaa:	6560      	str	r0, [r4, #84]	@ 0x54
 8007aac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aae:	602f      	str	r7, [r5, #0]
 8007ab0:	b1b9      	cbz	r1, 8007ae2 <__sflush_r+0xae>
 8007ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ab6:	4299      	cmp	r1, r3
 8007ab8:	d002      	beq.n	8007ac0 <__sflush_r+0x8c>
 8007aba:	4628      	mov	r0, r5
 8007abc:	f7ff f9e8 	bl	8006e90 <_free_r>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ac4:	e00d      	b.n	8007ae2 <__sflush_r+0xae>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b0      	blx	r6
 8007acc:	4602      	mov	r2, r0
 8007ace:	1c50      	adds	r0, r2, #1
 8007ad0:	d1c9      	bne.n	8007a66 <__sflush_r+0x32>
 8007ad2:	682b      	ldr	r3, [r5, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0c6      	beq.n	8007a66 <__sflush_r+0x32>
 8007ad8:	2b1d      	cmp	r3, #29
 8007ada:	d001      	beq.n	8007ae0 <__sflush_r+0xac>
 8007adc:	2b16      	cmp	r3, #22
 8007ade:	d11e      	bne.n	8007b1e <__sflush_r+0xea>
 8007ae0:	602f      	str	r7, [r5, #0]
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	e022      	b.n	8007b2c <__sflush_r+0xf8>
 8007ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aea:	b21b      	sxth	r3, r3
 8007aec:	e01b      	b.n	8007b26 <__sflush_r+0xf2>
 8007aee:	690f      	ldr	r7, [r1, #16]
 8007af0:	2f00      	cmp	r7, #0
 8007af2:	d0f6      	beq.n	8007ae2 <__sflush_r+0xae>
 8007af4:	0793      	lsls	r3, r2, #30
 8007af6:	680e      	ldr	r6, [r1, #0]
 8007af8:	bf08      	it	eq
 8007afa:	694b      	ldreq	r3, [r1, #20]
 8007afc:	600f      	str	r7, [r1, #0]
 8007afe:	bf18      	it	ne
 8007b00:	2300      	movne	r3, #0
 8007b02:	eba6 0807 	sub.w	r8, r6, r7
 8007b06:	608b      	str	r3, [r1, #8]
 8007b08:	f1b8 0f00 	cmp.w	r8, #0
 8007b0c:	dde9      	ble.n	8007ae2 <__sflush_r+0xae>
 8007b0e:	6a21      	ldr	r1, [r4, #32]
 8007b10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b12:	4643      	mov	r3, r8
 8007b14:	463a      	mov	r2, r7
 8007b16:	4628      	mov	r0, r5
 8007b18:	47b0      	blx	r6
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	dc08      	bgt.n	8007b30 <__sflush_r+0xfc>
 8007b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b26:	81a3      	strh	r3, [r4, #12]
 8007b28:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b30:	4407      	add	r7, r0
 8007b32:	eba8 0800 	sub.w	r8, r8, r0
 8007b36:	e7e7      	b.n	8007b08 <__sflush_r+0xd4>
 8007b38:	20400001 	.word	0x20400001

08007b3c <_fflush_r>:
 8007b3c:	b538      	push	{r3, r4, r5, lr}
 8007b3e:	690b      	ldr	r3, [r1, #16]
 8007b40:	4605      	mov	r5, r0
 8007b42:	460c      	mov	r4, r1
 8007b44:	b913      	cbnz	r3, 8007b4c <_fflush_r+0x10>
 8007b46:	2500      	movs	r5, #0
 8007b48:	4628      	mov	r0, r5
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	b118      	cbz	r0, 8007b56 <_fflush_r+0x1a>
 8007b4e:	6a03      	ldr	r3, [r0, #32]
 8007b50:	b90b      	cbnz	r3, 8007b56 <_fflush_r+0x1a>
 8007b52:	f7fe fa27 	bl	8005fa4 <__sinit>
 8007b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0f3      	beq.n	8007b46 <_fflush_r+0xa>
 8007b5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b60:	07d0      	lsls	r0, r2, #31
 8007b62:	d404      	bmi.n	8007b6e <_fflush_r+0x32>
 8007b64:	0599      	lsls	r1, r3, #22
 8007b66:	d402      	bmi.n	8007b6e <_fflush_r+0x32>
 8007b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b6a:	f7fe fb34 	bl	80061d6 <__retarget_lock_acquire_recursive>
 8007b6e:	4628      	mov	r0, r5
 8007b70:	4621      	mov	r1, r4
 8007b72:	f7ff ff5f 	bl	8007a34 <__sflush_r>
 8007b76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b78:	07da      	lsls	r2, r3, #31
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	d4e4      	bmi.n	8007b48 <_fflush_r+0xc>
 8007b7e:	89a3      	ldrh	r3, [r4, #12]
 8007b80:	059b      	lsls	r3, r3, #22
 8007b82:	d4e1      	bmi.n	8007b48 <_fflush_r+0xc>
 8007b84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b86:	f7fe fb27 	bl	80061d8 <__retarget_lock_release_recursive>
 8007b8a:	e7dd      	b.n	8007b48 <_fflush_r+0xc>

08007b8c <memmove>:
 8007b8c:	4288      	cmp	r0, r1
 8007b8e:	b510      	push	{r4, lr}
 8007b90:	eb01 0402 	add.w	r4, r1, r2
 8007b94:	d902      	bls.n	8007b9c <memmove+0x10>
 8007b96:	4284      	cmp	r4, r0
 8007b98:	4623      	mov	r3, r4
 8007b9a:	d807      	bhi.n	8007bac <memmove+0x20>
 8007b9c:	1e43      	subs	r3, r0, #1
 8007b9e:	42a1      	cmp	r1, r4
 8007ba0:	d008      	beq.n	8007bb4 <memmove+0x28>
 8007ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007baa:	e7f8      	b.n	8007b9e <memmove+0x12>
 8007bac:	4402      	add	r2, r0
 8007bae:	4601      	mov	r1, r0
 8007bb0:	428a      	cmp	r2, r1
 8007bb2:	d100      	bne.n	8007bb6 <memmove+0x2a>
 8007bb4:	bd10      	pop	{r4, pc}
 8007bb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bbe:	e7f7      	b.n	8007bb0 <memmove+0x24>

08007bc0 <_sbrk_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4d06      	ldr	r5, [pc, #24]	@ (8007bdc <_sbrk_r+0x1c>)
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4608      	mov	r0, r1
 8007bca:	602b      	str	r3, [r5, #0]
 8007bcc:	f7fa facc 	bl	8002168 <_sbrk>
 8007bd0:	1c43      	adds	r3, r0, #1
 8007bd2:	d102      	bne.n	8007bda <_sbrk_r+0x1a>
 8007bd4:	682b      	ldr	r3, [r5, #0]
 8007bd6:	b103      	cbz	r3, 8007bda <_sbrk_r+0x1a>
 8007bd8:	6023      	str	r3, [r4, #0]
 8007bda:	bd38      	pop	{r3, r4, r5, pc}
 8007bdc:	20000480 	.word	0x20000480

08007be0 <memcpy>:
 8007be0:	440a      	add	r2, r1
 8007be2:	4291      	cmp	r1, r2
 8007be4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007be8:	d100      	bne.n	8007bec <memcpy+0xc>
 8007bea:	4770      	bx	lr
 8007bec:	b510      	push	{r4, lr}
 8007bee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bf6:	4291      	cmp	r1, r2
 8007bf8:	d1f9      	bne.n	8007bee <memcpy+0xe>
 8007bfa:	bd10      	pop	{r4, pc}

08007bfc <__assert_func>:
 8007bfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007bfe:	4614      	mov	r4, r2
 8007c00:	461a      	mov	r2, r3
 8007c02:	4b09      	ldr	r3, [pc, #36]	@ (8007c28 <__assert_func+0x2c>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4605      	mov	r5, r0
 8007c08:	68d8      	ldr	r0, [r3, #12]
 8007c0a:	b14c      	cbz	r4, 8007c20 <__assert_func+0x24>
 8007c0c:	4b07      	ldr	r3, [pc, #28]	@ (8007c2c <__assert_func+0x30>)
 8007c0e:	9100      	str	r1, [sp, #0]
 8007c10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c14:	4906      	ldr	r1, [pc, #24]	@ (8007c30 <__assert_func+0x34>)
 8007c16:	462b      	mov	r3, r5
 8007c18:	f000 f870 	bl	8007cfc <fiprintf>
 8007c1c:	f000 f880 	bl	8007d20 <abort>
 8007c20:	4b04      	ldr	r3, [pc, #16]	@ (8007c34 <__assert_func+0x38>)
 8007c22:	461c      	mov	r4, r3
 8007c24:	e7f3      	b.n	8007c0e <__assert_func+0x12>
 8007c26:	bf00      	nop
 8007c28:	20000020 	.word	0x20000020
 8007c2c:	08008ae5 	.word	0x08008ae5
 8007c30:	08008af2 	.word	0x08008af2
 8007c34:	08008b20 	.word	0x08008b20

08007c38 <_calloc_r>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	fba1 5402 	umull	r5, r4, r1, r2
 8007c3e:	b934      	cbnz	r4, 8007c4e <_calloc_r+0x16>
 8007c40:	4629      	mov	r1, r5
 8007c42:	f7ff f999 	bl	8006f78 <_malloc_r>
 8007c46:	4606      	mov	r6, r0
 8007c48:	b928      	cbnz	r0, 8007c56 <_calloc_r+0x1e>
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	bd70      	pop	{r4, r5, r6, pc}
 8007c4e:	220c      	movs	r2, #12
 8007c50:	6002      	str	r2, [r0, #0]
 8007c52:	2600      	movs	r6, #0
 8007c54:	e7f9      	b.n	8007c4a <_calloc_r+0x12>
 8007c56:	462a      	mov	r2, r5
 8007c58:	4621      	mov	r1, r4
 8007c5a:	f7fe fa3e 	bl	80060da <memset>
 8007c5e:	e7f4      	b.n	8007c4a <_calloc_r+0x12>

08007c60 <__ascii_mbtowc>:
 8007c60:	b082      	sub	sp, #8
 8007c62:	b901      	cbnz	r1, 8007c66 <__ascii_mbtowc+0x6>
 8007c64:	a901      	add	r1, sp, #4
 8007c66:	b142      	cbz	r2, 8007c7a <__ascii_mbtowc+0x1a>
 8007c68:	b14b      	cbz	r3, 8007c7e <__ascii_mbtowc+0x1e>
 8007c6a:	7813      	ldrb	r3, [r2, #0]
 8007c6c:	600b      	str	r3, [r1, #0]
 8007c6e:	7812      	ldrb	r2, [r2, #0]
 8007c70:	1e10      	subs	r0, r2, #0
 8007c72:	bf18      	it	ne
 8007c74:	2001      	movne	r0, #1
 8007c76:	b002      	add	sp, #8
 8007c78:	4770      	bx	lr
 8007c7a:	4610      	mov	r0, r2
 8007c7c:	e7fb      	b.n	8007c76 <__ascii_mbtowc+0x16>
 8007c7e:	f06f 0001 	mvn.w	r0, #1
 8007c82:	e7f8      	b.n	8007c76 <__ascii_mbtowc+0x16>

08007c84 <_realloc_r>:
 8007c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c88:	4607      	mov	r7, r0
 8007c8a:	4614      	mov	r4, r2
 8007c8c:	460d      	mov	r5, r1
 8007c8e:	b921      	cbnz	r1, 8007c9a <_realloc_r+0x16>
 8007c90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c94:	4611      	mov	r1, r2
 8007c96:	f7ff b96f 	b.w	8006f78 <_malloc_r>
 8007c9a:	b92a      	cbnz	r2, 8007ca8 <_realloc_r+0x24>
 8007c9c:	f7ff f8f8 	bl	8006e90 <_free_r>
 8007ca0:	4625      	mov	r5, r4
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca8:	f000 f841 	bl	8007d2e <_malloc_usable_size_r>
 8007cac:	4284      	cmp	r4, r0
 8007cae:	4606      	mov	r6, r0
 8007cb0:	d802      	bhi.n	8007cb8 <_realloc_r+0x34>
 8007cb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cb6:	d8f4      	bhi.n	8007ca2 <_realloc_r+0x1e>
 8007cb8:	4621      	mov	r1, r4
 8007cba:	4638      	mov	r0, r7
 8007cbc:	f7ff f95c 	bl	8006f78 <_malloc_r>
 8007cc0:	4680      	mov	r8, r0
 8007cc2:	b908      	cbnz	r0, 8007cc8 <_realloc_r+0x44>
 8007cc4:	4645      	mov	r5, r8
 8007cc6:	e7ec      	b.n	8007ca2 <_realloc_r+0x1e>
 8007cc8:	42b4      	cmp	r4, r6
 8007cca:	4622      	mov	r2, r4
 8007ccc:	4629      	mov	r1, r5
 8007cce:	bf28      	it	cs
 8007cd0:	4632      	movcs	r2, r6
 8007cd2:	f7ff ff85 	bl	8007be0 <memcpy>
 8007cd6:	4629      	mov	r1, r5
 8007cd8:	4638      	mov	r0, r7
 8007cda:	f7ff f8d9 	bl	8006e90 <_free_r>
 8007cde:	e7f1      	b.n	8007cc4 <_realloc_r+0x40>

08007ce0 <__ascii_wctomb>:
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	b141      	cbz	r1, 8007cf8 <__ascii_wctomb+0x18>
 8007ce6:	2aff      	cmp	r2, #255	@ 0xff
 8007ce8:	d904      	bls.n	8007cf4 <__ascii_wctomb+0x14>
 8007cea:	228a      	movs	r2, #138	@ 0x8a
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf2:	4770      	bx	lr
 8007cf4:	700a      	strb	r2, [r1, #0]
 8007cf6:	2001      	movs	r0, #1
 8007cf8:	4770      	bx	lr
	...

08007cfc <fiprintf>:
 8007cfc:	b40e      	push	{r1, r2, r3}
 8007cfe:	b503      	push	{r0, r1, lr}
 8007d00:	4601      	mov	r1, r0
 8007d02:	ab03      	add	r3, sp, #12
 8007d04:	4805      	ldr	r0, [pc, #20]	@ (8007d1c <fiprintf+0x20>)
 8007d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d0a:	6800      	ldr	r0, [r0, #0]
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	f000 f83f 	bl	8007d90 <_vfiprintf_r>
 8007d12:	b002      	add	sp, #8
 8007d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d18:	b003      	add	sp, #12
 8007d1a:	4770      	bx	lr
 8007d1c:	20000020 	.word	0x20000020

08007d20 <abort>:
 8007d20:	b508      	push	{r3, lr}
 8007d22:	2006      	movs	r0, #6
 8007d24:	f000 fa08 	bl	8008138 <raise>
 8007d28:	2001      	movs	r0, #1
 8007d2a:	f7fa f9a5 	bl	8002078 <_exit>

08007d2e <_malloc_usable_size_r>:
 8007d2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d32:	1f18      	subs	r0, r3, #4
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	bfbc      	itt	lt
 8007d38:	580b      	ldrlt	r3, [r1, r0]
 8007d3a:	18c0      	addlt	r0, r0, r3
 8007d3c:	4770      	bx	lr

08007d3e <__sfputc_r>:
 8007d3e:	6893      	ldr	r3, [r2, #8]
 8007d40:	3b01      	subs	r3, #1
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	b410      	push	{r4}
 8007d46:	6093      	str	r3, [r2, #8]
 8007d48:	da08      	bge.n	8007d5c <__sfputc_r+0x1e>
 8007d4a:	6994      	ldr	r4, [r2, #24]
 8007d4c:	42a3      	cmp	r3, r4
 8007d4e:	db01      	blt.n	8007d54 <__sfputc_r+0x16>
 8007d50:	290a      	cmp	r1, #10
 8007d52:	d103      	bne.n	8007d5c <__sfputc_r+0x1e>
 8007d54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d58:	f000 b932 	b.w	8007fc0 <__swbuf_r>
 8007d5c:	6813      	ldr	r3, [r2, #0]
 8007d5e:	1c58      	adds	r0, r3, #1
 8007d60:	6010      	str	r0, [r2, #0]
 8007d62:	7019      	strb	r1, [r3, #0]
 8007d64:	4608      	mov	r0, r1
 8007d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <__sfputs_r>:
 8007d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6e:	4606      	mov	r6, r0
 8007d70:	460f      	mov	r7, r1
 8007d72:	4614      	mov	r4, r2
 8007d74:	18d5      	adds	r5, r2, r3
 8007d76:	42ac      	cmp	r4, r5
 8007d78:	d101      	bne.n	8007d7e <__sfputs_r+0x12>
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	e007      	b.n	8007d8e <__sfputs_r+0x22>
 8007d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d82:	463a      	mov	r2, r7
 8007d84:	4630      	mov	r0, r6
 8007d86:	f7ff ffda 	bl	8007d3e <__sfputc_r>
 8007d8a:	1c43      	adds	r3, r0, #1
 8007d8c:	d1f3      	bne.n	8007d76 <__sfputs_r+0xa>
 8007d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d90 <_vfiprintf_r>:
 8007d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d94:	460d      	mov	r5, r1
 8007d96:	b09d      	sub	sp, #116	@ 0x74
 8007d98:	4614      	mov	r4, r2
 8007d9a:	4698      	mov	r8, r3
 8007d9c:	4606      	mov	r6, r0
 8007d9e:	b118      	cbz	r0, 8007da8 <_vfiprintf_r+0x18>
 8007da0:	6a03      	ldr	r3, [r0, #32]
 8007da2:	b90b      	cbnz	r3, 8007da8 <_vfiprintf_r+0x18>
 8007da4:	f7fe f8fe 	bl	8005fa4 <__sinit>
 8007da8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007daa:	07d9      	lsls	r1, r3, #31
 8007dac:	d405      	bmi.n	8007dba <_vfiprintf_r+0x2a>
 8007dae:	89ab      	ldrh	r3, [r5, #12]
 8007db0:	059a      	lsls	r2, r3, #22
 8007db2:	d402      	bmi.n	8007dba <_vfiprintf_r+0x2a>
 8007db4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007db6:	f7fe fa0e 	bl	80061d6 <__retarget_lock_acquire_recursive>
 8007dba:	89ab      	ldrh	r3, [r5, #12]
 8007dbc:	071b      	lsls	r3, r3, #28
 8007dbe:	d501      	bpl.n	8007dc4 <_vfiprintf_r+0x34>
 8007dc0:	692b      	ldr	r3, [r5, #16]
 8007dc2:	b99b      	cbnz	r3, 8007dec <_vfiprintf_r+0x5c>
 8007dc4:	4629      	mov	r1, r5
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	f000 f938 	bl	800803c <__swsetup_r>
 8007dcc:	b170      	cbz	r0, 8007dec <_vfiprintf_r+0x5c>
 8007dce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007dd0:	07dc      	lsls	r4, r3, #31
 8007dd2:	d504      	bpl.n	8007dde <_vfiprintf_r+0x4e>
 8007dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd8:	b01d      	add	sp, #116	@ 0x74
 8007dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dde:	89ab      	ldrh	r3, [r5, #12]
 8007de0:	0598      	lsls	r0, r3, #22
 8007de2:	d4f7      	bmi.n	8007dd4 <_vfiprintf_r+0x44>
 8007de4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007de6:	f7fe f9f7 	bl	80061d8 <__retarget_lock_release_recursive>
 8007dea:	e7f3      	b.n	8007dd4 <_vfiprintf_r+0x44>
 8007dec:	2300      	movs	r3, #0
 8007dee:	9309      	str	r3, [sp, #36]	@ 0x24
 8007df0:	2320      	movs	r3, #32
 8007df2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007df6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dfa:	2330      	movs	r3, #48	@ 0x30
 8007dfc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007fac <_vfiprintf_r+0x21c>
 8007e00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e04:	f04f 0901 	mov.w	r9, #1
 8007e08:	4623      	mov	r3, r4
 8007e0a:	469a      	mov	sl, r3
 8007e0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e10:	b10a      	cbz	r2, 8007e16 <_vfiprintf_r+0x86>
 8007e12:	2a25      	cmp	r2, #37	@ 0x25
 8007e14:	d1f9      	bne.n	8007e0a <_vfiprintf_r+0x7a>
 8007e16:	ebba 0b04 	subs.w	fp, sl, r4
 8007e1a:	d00b      	beq.n	8007e34 <_vfiprintf_r+0xa4>
 8007e1c:	465b      	mov	r3, fp
 8007e1e:	4622      	mov	r2, r4
 8007e20:	4629      	mov	r1, r5
 8007e22:	4630      	mov	r0, r6
 8007e24:	f7ff ffa2 	bl	8007d6c <__sfputs_r>
 8007e28:	3001      	adds	r0, #1
 8007e2a:	f000 80a7 	beq.w	8007f7c <_vfiprintf_r+0x1ec>
 8007e2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e30:	445a      	add	r2, fp
 8007e32:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e34:	f89a 3000 	ldrb.w	r3, [sl]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 809f 	beq.w	8007f7c <_vfiprintf_r+0x1ec>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	f04f 32ff 	mov.w	r2, #4294967295
 8007e44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e48:	f10a 0a01 	add.w	sl, sl, #1
 8007e4c:	9304      	str	r3, [sp, #16]
 8007e4e:	9307      	str	r3, [sp, #28]
 8007e50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e54:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e56:	4654      	mov	r4, sl
 8007e58:	2205      	movs	r2, #5
 8007e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e5e:	4853      	ldr	r0, [pc, #332]	@ (8007fac <_vfiprintf_r+0x21c>)
 8007e60:	f7f8 f9be 	bl	80001e0 <memchr>
 8007e64:	9a04      	ldr	r2, [sp, #16]
 8007e66:	b9d8      	cbnz	r0, 8007ea0 <_vfiprintf_r+0x110>
 8007e68:	06d1      	lsls	r1, r2, #27
 8007e6a:	bf44      	itt	mi
 8007e6c:	2320      	movmi	r3, #32
 8007e6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e72:	0713      	lsls	r3, r2, #28
 8007e74:	bf44      	itt	mi
 8007e76:	232b      	movmi	r3, #43	@ 0x2b
 8007e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8007e80:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e82:	d015      	beq.n	8007eb0 <_vfiprintf_r+0x120>
 8007e84:	9a07      	ldr	r2, [sp, #28]
 8007e86:	4654      	mov	r4, sl
 8007e88:	2000      	movs	r0, #0
 8007e8a:	f04f 0c0a 	mov.w	ip, #10
 8007e8e:	4621      	mov	r1, r4
 8007e90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e94:	3b30      	subs	r3, #48	@ 0x30
 8007e96:	2b09      	cmp	r3, #9
 8007e98:	d94b      	bls.n	8007f32 <_vfiprintf_r+0x1a2>
 8007e9a:	b1b0      	cbz	r0, 8007eca <_vfiprintf_r+0x13a>
 8007e9c:	9207      	str	r2, [sp, #28]
 8007e9e:	e014      	b.n	8007eca <_vfiprintf_r+0x13a>
 8007ea0:	eba0 0308 	sub.w	r3, r0, r8
 8007ea4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	9304      	str	r3, [sp, #16]
 8007eac:	46a2      	mov	sl, r4
 8007eae:	e7d2      	b.n	8007e56 <_vfiprintf_r+0xc6>
 8007eb0:	9b03      	ldr	r3, [sp, #12]
 8007eb2:	1d19      	adds	r1, r3, #4
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	9103      	str	r1, [sp, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	bfbb      	ittet	lt
 8007ebc:	425b      	neglt	r3, r3
 8007ebe:	f042 0202 	orrlt.w	r2, r2, #2
 8007ec2:	9307      	strge	r3, [sp, #28]
 8007ec4:	9307      	strlt	r3, [sp, #28]
 8007ec6:	bfb8      	it	lt
 8007ec8:	9204      	strlt	r2, [sp, #16]
 8007eca:	7823      	ldrb	r3, [r4, #0]
 8007ecc:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ece:	d10a      	bne.n	8007ee6 <_vfiprintf_r+0x156>
 8007ed0:	7863      	ldrb	r3, [r4, #1]
 8007ed2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed4:	d132      	bne.n	8007f3c <_vfiprintf_r+0x1ac>
 8007ed6:	9b03      	ldr	r3, [sp, #12]
 8007ed8:	1d1a      	adds	r2, r3, #4
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	9203      	str	r2, [sp, #12]
 8007ede:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ee2:	3402      	adds	r4, #2
 8007ee4:	9305      	str	r3, [sp, #20]
 8007ee6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007fbc <_vfiprintf_r+0x22c>
 8007eea:	7821      	ldrb	r1, [r4, #0]
 8007eec:	2203      	movs	r2, #3
 8007eee:	4650      	mov	r0, sl
 8007ef0:	f7f8 f976 	bl	80001e0 <memchr>
 8007ef4:	b138      	cbz	r0, 8007f06 <_vfiprintf_r+0x176>
 8007ef6:	9b04      	ldr	r3, [sp, #16]
 8007ef8:	eba0 000a 	sub.w	r0, r0, sl
 8007efc:	2240      	movs	r2, #64	@ 0x40
 8007efe:	4082      	lsls	r2, r0
 8007f00:	4313      	orrs	r3, r2
 8007f02:	3401      	adds	r4, #1
 8007f04:	9304      	str	r3, [sp, #16]
 8007f06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f0a:	4829      	ldr	r0, [pc, #164]	@ (8007fb0 <_vfiprintf_r+0x220>)
 8007f0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f10:	2206      	movs	r2, #6
 8007f12:	f7f8 f965 	bl	80001e0 <memchr>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	d03f      	beq.n	8007f9a <_vfiprintf_r+0x20a>
 8007f1a:	4b26      	ldr	r3, [pc, #152]	@ (8007fb4 <_vfiprintf_r+0x224>)
 8007f1c:	bb1b      	cbnz	r3, 8007f66 <_vfiprintf_r+0x1d6>
 8007f1e:	9b03      	ldr	r3, [sp, #12]
 8007f20:	3307      	adds	r3, #7
 8007f22:	f023 0307 	bic.w	r3, r3, #7
 8007f26:	3308      	adds	r3, #8
 8007f28:	9303      	str	r3, [sp, #12]
 8007f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f2c:	443b      	add	r3, r7
 8007f2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f30:	e76a      	b.n	8007e08 <_vfiprintf_r+0x78>
 8007f32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f36:	460c      	mov	r4, r1
 8007f38:	2001      	movs	r0, #1
 8007f3a:	e7a8      	b.n	8007e8e <_vfiprintf_r+0xfe>
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	3401      	adds	r4, #1
 8007f40:	9305      	str	r3, [sp, #20]
 8007f42:	4619      	mov	r1, r3
 8007f44:	f04f 0c0a 	mov.w	ip, #10
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f4e:	3a30      	subs	r2, #48	@ 0x30
 8007f50:	2a09      	cmp	r2, #9
 8007f52:	d903      	bls.n	8007f5c <_vfiprintf_r+0x1cc>
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d0c6      	beq.n	8007ee6 <_vfiprintf_r+0x156>
 8007f58:	9105      	str	r1, [sp, #20]
 8007f5a:	e7c4      	b.n	8007ee6 <_vfiprintf_r+0x156>
 8007f5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f60:	4604      	mov	r4, r0
 8007f62:	2301      	movs	r3, #1
 8007f64:	e7f0      	b.n	8007f48 <_vfiprintf_r+0x1b8>
 8007f66:	ab03      	add	r3, sp, #12
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	462a      	mov	r2, r5
 8007f6c:	4b12      	ldr	r3, [pc, #72]	@ (8007fb8 <_vfiprintf_r+0x228>)
 8007f6e:	a904      	add	r1, sp, #16
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7fd fbd5 	bl	8005720 <_printf_float>
 8007f76:	4607      	mov	r7, r0
 8007f78:	1c78      	adds	r0, r7, #1
 8007f7a:	d1d6      	bne.n	8007f2a <_vfiprintf_r+0x19a>
 8007f7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f7e:	07d9      	lsls	r1, r3, #31
 8007f80:	d405      	bmi.n	8007f8e <_vfiprintf_r+0x1fe>
 8007f82:	89ab      	ldrh	r3, [r5, #12]
 8007f84:	059a      	lsls	r2, r3, #22
 8007f86:	d402      	bmi.n	8007f8e <_vfiprintf_r+0x1fe>
 8007f88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f8a:	f7fe f925 	bl	80061d8 <__retarget_lock_release_recursive>
 8007f8e:	89ab      	ldrh	r3, [r5, #12]
 8007f90:	065b      	lsls	r3, r3, #25
 8007f92:	f53f af1f 	bmi.w	8007dd4 <_vfiprintf_r+0x44>
 8007f96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f98:	e71e      	b.n	8007dd8 <_vfiprintf_r+0x48>
 8007f9a:	ab03      	add	r3, sp, #12
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	462a      	mov	r2, r5
 8007fa0:	4b05      	ldr	r3, [pc, #20]	@ (8007fb8 <_vfiprintf_r+0x228>)
 8007fa2:	a904      	add	r1, sp, #16
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	f7fd fe53 	bl	8005c50 <_printf_i>
 8007faa:	e7e4      	b.n	8007f76 <_vfiprintf_r+0x1e6>
 8007fac:	08008aca 	.word	0x08008aca
 8007fb0:	08008ad4 	.word	0x08008ad4
 8007fb4:	08005721 	.word	0x08005721
 8007fb8:	08007d6d 	.word	0x08007d6d
 8007fbc:	08008ad0 	.word	0x08008ad0

08007fc0 <__swbuf_r>:
 8007fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc2:	460e      	mov	r6, r1
 8007fc4:	4614      	mov	r4, r2
 8007fc6:	4605      	mov	r5, r0
 8007fc8:	b118      	cbz	r0, 8007fd2 <__swbuf_r+0x12>
 8007fca:	6a03      	ldr	r3, [r0, #32]
 8007fcc:	b90b      	cbnz	r3, 8007fd2 <__swbuf_r+0x12>
 8007fce:	f7fd ffe9 	bl	8005fa4 <__sinit>
 8007fd2:	69a3      	ldr	r3, [r4, #24]
 8007fd4:	60a3      	str	r3, [r4, #8]
 8007fd6:	89a3      	ldrh	r3, [r4, #12]
 8007fd8:	071a      	lsls	r2, r3, #28
 8007fda:	d501      	bpl.n	8007fe0 <__swbuf_r+0x20>
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	b943      	cbnz	r3, 8007ff2 <__swbuf_r+0x32>
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	f000 f82a 	bl	800803c <__swsetup_r>
 8007fe8:	b118      	cbz	r0, 8007ff2 <__swbuf_r+0x32>
 8007fea:	f04f 37ff 	mov.w	r7, #4294967295
 8007fee:	4638      	mov	r0, r7
 8007ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	6922      	ldr	r2, [r4, #16]
 8007ff6:	1a98      	subs	r0, r3, r2
 8007ff8:	6963      	ldr	r3, [r4, #20]
 8007ffa:	b2f6      	uxtb	r6, r6
 8007ffc:	4283      	cmp	r3, r0
 8007ffe:	4637      	mov	r7, r6
 8008000:	dc05      	bgt.n	800800e <__swbuf_r+0x4e>
 8008002:	4621      	mov	r1, r4
 8008004:	4628      	mov	r0, r5
 8008006:	f7ff fd99 	bl	8007b3c <_fflush_r>
 800800a:	2800      	cmp	r0, #0
 800800c:	d1ed      	bne.n	8007fea <__swbuf_r+0x2a>
 800800e:	68a3      	ldr	r3, [r4, #8]
 8008010:	3b01      	subs	r3, #1
 8008012:	60a3      	str	r3, [r4, #8]
 8008014:	6823      	ldr	r3, [r4, #0]
 8008016:	1c5a      	adds	r2, r3, #1
 8008018:	6022      	str	r2, [r4, #0]
 800801a:	701e      	strb	r6, [r3, #0]
 800801c:	6962      	ldr	r2, [r4, #20]
 800801e:	1c43      	adds	r3, r0, #1
 8008020:	429a      	cmp	r2, r3
 8008022:	d004      	beq.n	800802e <__swbuf_r+0x6e>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	07db      	lsls	r3, r3, #31
 8008028:	d5e1      	bpl.n	8007fee <__swbuf_r+0x2e>
 800802a:	2e0a      	cmp	r6, #10
 800802c:	d1df      	bne.n	8007fee <__swbuf_r+0x2e>
 800802e:	4621      	mov	r1, r4
 8008030:	4628      	mov	r0, r5
 8008032:	f7ff fd83 	bl	8007b3c <_fflush_r>
 8008036:	2800      	cmp	r0, #0
 8008038:	d0d9      	beq.n	8007fee <__swbuf_r+0x2e>
 800803a:	e7d6      	b.n	8007fea <__swbuf_r+0x2a>

0800803c <__swsetup_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4b29      	ldr	r3, [pc, #164]	@ (80080e4 <__swsetup_r+0xa8>)
 8008040:	4605      	mov	r5, r0
 8008042:	6818      	ldr	r0, [r3, #0]
 8008044:	460c      	mov	r4, r1
 8008046:	b118      	cbz	r0, 8008050 <__swsetup_r+0x14>
 8008048:	6a03      	ldr	r3, [r0, #32]
 800804a:	b90b      	cbnz	r3, 8008050 <__swsetup_r+0x14>
 800804c:	f7fd ffaa 	bl	8005fa4 <__sinit>
 8008050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008054:	0719      	lsls	r1, r3, #28
 8008056:	d422      	bmi.n	800809e <__swsetup_r+0x62>
 8008058:	06da      	lsls	r2, r3, #27
 800805a:	d407      	bmi.n	800806c <__swsetup_r+0x30>
 800805c:	2209      	movs	r2, #9
 800805e:	602a      	str	r2, [r5, #0]
 8008060:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008064:	81a3      	strh	r3, [r4, #12]
 8008066:	f04f 30ff 	mov.w	r0, #4294967295
 800806a:	e033      	b.n	80080d4 <__swsetup_r+0x98>
 800806c:	0758      	lsls	r0, r3, #29
 800806e:	d512      	bpl.n	8008096 <__swsetup_r+0x5a>
 8008070:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008072:	b141      	cbz	r1, 8008086 <__swsetup_r+0x4a>
 8008074:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008078:	4299      	cmp	r1, r3
 800807a:	d002      	beq.n	8008082 <__swsetup_r+0x46>
 800807c:	4628      	mov	r0, r5
 800807e:	f7fe ff07 	bl	8006e90 <_free_r>
 8008082:	2300      	movs	r3, #0
 8008084:	6363      	str	r3, [r4, #52]	@ 0x34
 8008086:	89a3      	ldrh	r3, [r4, #12]
 8008088:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800808c:	81a3      	strh	r3, [r4, #12]
 800808e:	2300      	movs	r3, #0
 8008090:	6063      	str	r3, [r4, #4]
 8008092:	6923      	ldr	r3, [r4, #16]
 8008094:	6023      	str	r3, [r4, #0]
 8008096:	89a3      	ldrh	r3, [r4, #12]
 8008098:	f043 0308 	orr.w	r3, r3, #8
 800809c:	81a3      	strh	r3, [r4, #12]
 800809e:	6923      	ldr	r3, [r4, #16]
 80080a0:	b94b      	cbnz	r3, 80080b6 <__swsetup_r+0x7a>
 80080a2:	89a3      	ldrh	r3, [r4, #12]
 80080a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ac:	d003      	beq.n	80080b6 <__swsetup_r+0x7a>
 80080ae:	4621      	mov	r1, r4
 80080b0:	4628      	mov	r0, r5
 80080b2:	f000 f883 	bl	80081bc <__smakebuf_r>
 80080b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080ba:	f013 0201 	ands.w	r2, r3, #1
 80080be:	d00a      	beq.n	80080d6 <__swsetup_r+0x9a>
 80080c0:	2200      	movs	r2, #0
 80080c2:	60a2      	str	r2, [r4, #8]
 80080c4:	6962      	ldr	r2, [r4, #20]
 80080c6:	4252      	negs	r2, r2
 80080c8:	61a2      	str	r2, [r4, #24]
 80080ca:	6922      	ldr	r2, [r4, #16]
 80080cc:	b942      	cbnz	r2, 80080e0 <__swsetup_r+0xa4>
 80080ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080d2:	d1c5      	bne.n	8008060 <__swsetup_r+0x24>
 80080d4:	bd38      	pop	{r3, r4, r5, pc}
 80080d6:	0799      	lsls	r1, r3, #30
 80080d8:	bf58      	it	pl
 80080da:	6962      	ldrpl	r2, [r4, #20]
 80080dc:	60a2      	str	r2, [r4, #8]
 80080de:	e7f4      	b.n	80080ca <__swsetup_r+0x8e>
 80080e0:	2000      	movs	r0, #0
 80080e2:	e7f7      	b.n	80080d4 <__swsetup_r+0x98>
 80080e4:	20000020 	.word	0x20000020

080080e8 <_raise_r>:
 80080e8:	291f      	cmp	r1, #31
 80080ea:	b538      	push	{r3, r4, r5, lr}
 80080ec:	4605      	mov	r5, r0
 80080ee:	460c      	mov	r4, r1
 80080f0:	d904      	bls.n	80080fc <_raise_r+0x14>
 80080f2:	2316      	movs	r3, #22
 80080f4:	6003      	str	r3, [r0, #0]
 80080f6:	f04f 30ff 	mov.w	r0, #4294967295
 80080fa:	bd38      	pop	{r3, r4, r5, pc}
 80080fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80080fe:	b112      	cbz	r2, 8008106 <_raise_r+0x1e>
 8008100:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008104:	b94b      	cbnz	r3, 800811a <_raise_r+0x32>
 8008106:	4628      	mov	r0, r5
 8008108:	f000 f830 	bl	800816c <_getpid_r>
 800810c:	4622      	mov	r2, r4
 800810e:	4601      	mov	r1, r0
 8008110:	4628      	mov	r0, r5
 8008112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008116:	f000 b817 	b.w	8008148 <_kill_r>
 800811a:	2b01      	cmp	r3, #1
 800811c:	d00a      	beq.n	8008134 <_raise_r+0x4c>
 800811e:	1c59      	adds	r1, r3, #1
 8008120:	d103      	bne.n	800812a <_raise_r+0x42>
 8008122:	2316      	movs	r3, #22
 8008124:	6003      	str	r3, [r0, #0]
 8008126:	2001      	movs	r0, #1
 8008128:	e7e7      	b.n	80080fa <_raise_r+0x12>
 800812a:	2100      	movs	r1, #0
 800812c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008130:	4620      	mov	r0, r4
 8008132:	4798      	blx	r3
 8008134:	2000      	movs	r0, #0
 8008136:	e7e0      	b.n	80080fa <_raise_r+0x12>

08008138 <raise>:
 8008138:	4b02      	ldr	r3, [pc, #8]	@ (8008144 <raise+0xc>)
 800813a:	4601      	mov	r1, r0
 800813c:	6818      	ldr	r0, [r3, #0]
 800813e:	f7ff bfd3 	b.w	80080e8 <_raise_r>
 8008142:	bf00      	nop
 8008144:	20000020 	.word	0x20000020

08008148 <_kill_r>:
 8008148:	b538      	push	{r3, r4, r5, lr}
 800814a:	4d07      	ldr	r5, [pc, #28]	@ (8008168 <_kill_r+0x20>)
 800814c:	2300      	movs	r3, #0
 800814e:	4604      	mov	r4, r0
 8008150:	4608      	mov	r0, r1
 8008152:	4611      	mov	r1, r2
 8008154:	602b      	str	r3, [r5, #0]
 8008156:	f7f9 ff7f 	bl	8002058 <_kill>
 800815a:	1c43      	adds	r3, r0, #1
 800815c:	d102      	bne.n	8008164 <_kill_r+0x1c>
 800815e:	682b      	ldr	r3, [r5, #0]
 8008160:	b103      	cbz	r3, 8008164 <_kill_r+0x1c>
 8008162:	6023      	str	r3, [r4, #0]
 8008164:	bd38      	pop	{r3, r4, r5, pc}
 8008166:	bf00      	nop
 8008168:	20000480 	.word	0x20000480

0800816c <_getpid_r>:
 800816c:	f7f9 bf6c 	b.w	8002048 <_getpid>

08008170 <__swhatbuf_r>:
 8008170:	b570      	push	{r4, r5, r6, lr}
 8008172:	460c      	mov	r4, r1
 8008174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008178:	2900      	cmp	r1, #0
 800817a:	b096      	sub	sp, #88	@ 0x58
 800817c:	4615      	mov	r5, r2
 800817e:	461e      	mov	r6, r3
 8008180:	da0d      	bge.n	800819e <__swhatbuf_r+0x2e>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008188:	f04f 0100 	mov.w	r1, #0
 800818c:	bf14      	ite	ne
 800818e:	2340      	movne	r3, #64	@ 0x40
 8008190:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008194:	2000      	movs	r0, #0
 8008196:	6031      	str	r1, [r6, #0]
 8008198:	602b      	str	r3, [r5, #0]
 800819a:	b016      	add	sp, #88	@ 0x58
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	466a      	mov	r2, sp
 80081a0:	f000 f848 	bl	8008234 <_fstat_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	dbec      	blt.n	8008182 <__swhatbuf_r+0x12>
 80081a8:	9901      	ldr	r1, [sp, #4]
 80081aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80081ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80081b2:	4259      	negs	r1, r3
 80081b4:	4159      	adcs	r1, r3
 80081b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081ba:	e7eb      	b.n	8008194 <__swhatbuf_r+0x24>

080081bc <__smakebuf_r>:
 80081bc:	898b      	ldrh	r3, [r1, #12]
 80081be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081c0:	079d      	lsls	r5, r3, #30
 80081c2:	4606      	mov	r6, r0
 80081c4:	460c      	mov	r4, r1
 80081c6:	d507      	bpl.n	80081d8 <__smakebuf_r+0x1c>
 80081c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80081cc:	6023      	str	r3, [r4, #0]
 80081ce:	6123      	str	r3, [r4, #16]
 80081d0:	2301      	movs	r3, #1
 80081d2:	6163      	str	r3, [r4, #20]
 80081d4:	b003      	add	sp, #12
 80081d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081d8:	ab01      	add	r3, sp, #4
 80081da:	466a      	mov	r2, sp
 80081dc:	f7ff ffc8 	bl	8008170 <__swhatbuf_r>
 80081e0:	9f00      	ldr	r7, [sp, #0]
 80081e2:	4605      	mov	r5, r0
 80081e4:	4639      	mov	r1, r7
 80081e6:	4630      	mov	r0, r6
 80081e8:	f7fe fec6 	bl	8006f78 <_malloc_r>
 80081ec:	b948      	cbnz	r0, 8008202 <__smakebuf_r+0x46>
 80081ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081f2:	059a      	lsls	r2, r3, #22
 80081f4:	d4ee      	bmi.n	80081d4 <__smakebuf_r+0x18>
 80081f6:	f023 0303 	bic.w	r3, r3, #3
 80081fa:	f043 0302 	orr.w	r3, r3, #2
 80081fe:	81a3      	strh	r3, [r4, #12]
 8008200:	e7e2      	b.n	80081c8 <__smakebuf_r+0xc>
 8008202:	89a3      	ldrh	r3, [r4, #12]
 8008204:	6020      	str	r0, [r4, #0]
 8008206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800820a:	81a3      	strh	r3, [r4, #12]
 800820c:	9b01      	ldr	r3, [sp, #4]
 800820e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008212:	b15b      	cbz	r3, 800822c <__smakebuf_r+0x70>
 8008214:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008218:	4630      	mov	r0, r6
 800821a:	f000 f81d 	bl	8008258 <_isatty_r>
 800821e:	b128      	cbz	r0, 800822c <__smakebuf_r+0x70>
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	f023 0303 	bic.w	r3, r3, #3
 8008226:	f043 0301 	orr.w	r3, r3, #1
 800822a:	81a3      	strh	r3, [r4, #12]
 800822c:	89a3      	ldrh	r3, [r4, #12]
 800822e:	431d      	orrs	r5, r3
 8008230:	81a5      	strh	r5, [r4, #12]
 8008232:	e7cf      	b.n	80081d4 <__smakebuf_r+0x18>

08008234 <_fstat_r>:
 8008234:	b538      	push	{r3, r4, r5, lr}
 8008236:	4d07      	ldr	r5, [pc, #28]	@ (8008254 <_fstat_r+0x20>)
 8008238:	2300      	movs	r3, #0
 800823a:	4604      	mov	r4, r0
 800823c:	4608      	mov	r0, r1
 800823e:	4611      	mov	r1, r2
 8008240:	602b      	str	r3, [r5, #0]
 8008242:	f7f9 ff69 	bl	8002118 <_fstat>
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	d102      	bne.n	8008250 <_fstat_r+0x1c>
 800824a:	682b      	ldr	r3, [r5, #0]
 800824c:	b103      	cbz	r3, 8008250 <_fstat_r+0x1c>
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	bd38      	pop	{r3, r4, r5, pc}
 8008252:	bf00      	nop
 8008254:	20000480 	.word	0x20000480

08008258 <_isatty_r>:
 8008258:	b538      	push	{r3, r4, r5, lr}
 800825a:	4d06      	ldr	r5, [pc, #24]	@ (8008274 <_isatty_r+0x1c>)
 800825c:	2300      	movs	r3, #0
 800825e:	4604      	mov	r4, r0
 8008260:	4608      	mov	r0, r1
 8008262:	602b      	str	r3, [r5, #0]
 8008264:	f7f9 ff68 	bl	8002138 <_isatty>
 8008268:	1c43      	adds	r3, r0, #1
 800826a:	d102      	bne.n	8008272 <_isatty_r+0x1a>
 800826c:	682b      	ldr	r3, [r5, #0]
 800826e:	b103      	cbz	r3, 8008272 <_isatty_r+0x1a>
 8008270:	6023      	str	r3, [r4, #0]
 8008272:	bd38      	pop	{r3, r4, r5, pc}
 8008274:	20000480 	.word	0x20000480

08008278 <atan2>:
 8008278:	f000 b902 	b.w	8008480 <__ieee754_atan2>

0800827c <sqrt>:
 800827c:	b538      	push	{r3, r4, r5, lr}
 800827e:	ed2d 8b02 	vpush	{d8}
 8008282:	ec55 4b10 	vmov	r4, r5, d0
 8008286:	f000 f825 	bl	80082d4 <__ieee754_sqrt>
 800828a:	4622      	mov	r2, r4
 800828c:	462b      	mov	r3, r5
 800828e:	4620      	mov	r0, r4
 8008290:	4629      	mov	r1, r5
 8008292:	eeb0 8a40 	vmov.f32	s16, s0
 8008296:	eef0 8a60 	vmov.f32	s17, s1
 800829a:	f7f8 fc4f 	bl	8000b3c <__aeabi_dcmpun>
 800829e:	b990      	cbnz	r0, 80082c6 <sqrt+0x4a>
 80082a0:	2200      	movs	r2, #0
 80082a2:	2300      	movs	r3, #0
 80082a4:	4620      	mov	r0, r4
 80082a6:	4629      	mov	r1, r5
 80082a8:	f7f8 fc20 	bl	8000aec <__aeabi_dcmplt>
 80082ac:	b158      	cbz	r0, 80082c6 <sqrt+0x4a>
 80082ae:	f7fd ff67 	bl	8006180 <__errno>
 80082b2:	2321      	movs	r3, #33	@ 0x21
 80082b4:	6003      	str	r3, [r0, #0]
 80082b6:	2200      	movs	r2, #0
 80082b8:	2300      	movs	r3, #0
 80082ba:	4610      	mov	r0, r2
 80082bc:	4619      	mov	r1, r3
 80082be:	f7f8 facd 	bl	800085c <__aeabi_ddiv>
 80082c2:	ec41 0b18 	vmov	d8, r0, r1
 80082c6:	eeb0 0a48 	vmov.f32	s0, s16
 80082ca:	eef0 0a68 	vmov.f32	s1, s17
 80082ce:	ecbd 8b02 	vpop	{d8}
 80082d2:	bd38      	pop	{r3, r4, r5, pc}

080082d4 <__ieee754_sqrt>:
 80082d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082d8:	4a66      	ldr	r2, [pc, #408]	@ (8008474 <__ieee754_sqrt+0x1a0>)
 80082da:	ec55 4b10 	vmov	r4, r5, d0
 80082de:	43aa      	bics	r2, r5
 80082e0:	462b      	mov	r3, r5
 80082e2:	4621      	mov	r1, r4
 80082e4:	d110      	bne.n	8008308 <__ieee754_sqrt+0x34>
 80082e6:	4622      	mov	r2, r4
 80082e8:	4620      	mov	r0, r4
 80082ea:	4629      	mov	r1, r5
 80082ec:	f7f8 f98c 	bl	8000608 <__aeabi_dmul>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4620      	mov	r0, r4
 80082f6:	4629      	mov	r1, r5
 80082f8:	f7f7 ffd0 	bl	800029c <__adddf3>
 80082fc:	4604      	mov	r4, r0
 80082fe:	460d      	mov	r5, r1
 8008300:	ec45 4b10 	vmov	d0, r4, r5
 8008304:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008308:	2d00      	cmp	r5, #0
 800830a:	dc0e      	bgt.n	800832a <__ieee754_sqrt+0x56>
 800830c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8008310:	4322      	orrs	r2, r4
 8008312:	d0f5      	beq.n	8008300 <__ieee754_sqrt+0x2c>
 8008314:	b19d      	cbz	r5, 800833e <__ieee754_sqrt+0x6a>
 8008316:	4622      	mov	r2, r4
 8008318:	4620      	mov	r0, r4
 800831a:	4629      	mov	r1, r5
 800831c:	f7f7 ffbc 	bl	8000298 <__aeabi_dsub>
 8008320:	4602      	mov	r2, r0
 8008322:	460b      	mov	r3, r1
 8008324:	f7f8 fa9a 	bl	800085c <__aeabi_ddiv>
 8008328:	e7e8      	b.n	80082fc <__ieee754_sqrt+0x28>
 800832a:	152a      	asrs	r2, r5, #20
 800832c:	d115      	bne.n	800835a <__ieee754_sqrt+0x86>
 800832e:	2000      	movs	r0, #0
 8008330:	e009      	b.n	8008346 <__ieee754_sqrt+0x72>
 8008332:	0acb      	lsrs	r3, r1, #11
 8008334:	3a15      	subs	r2, #21
 8008336:	0549      	lsls	r1, r1, #21
 8008338:	2b00      	cmp	r3, #0
 800833a:	d0fa      	beq.n	8008332 <__ieee754_sqrt+0x5e>
 800833c:	e7f7      	b.n	800832e <__ieee754_sqrt+0x5a>
 800833e:	462a      	mov	r2, r5
 8008340:	e7fa      	b.n	8008338 <__ieee754_sqrt+0x64>
 8008342:	005b      	lsls	r3, r3, #1
 8008344:	3001      	adds	r0, #1
 8008346:	02dc      	lsls	r4, r3, #11
 8008348:	d5fb      	bpl.n	8008342 <__ieee754_sqrt+0x6e>
 800834a:	1e44      	subs	r4, r0, #1
 800834c:	1b12      	subs	r2, r2, r4
 800834e:	f1c0 0420 	rsb	r4, r0, #32
 8008352:	fa21 f404 	lsr.w	r4, r1, r4
 8008356:	4323      	orrs	r3, r4
 8008358:	4081      	lsls	r1, r0
 800835a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800835e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008362:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008366:	07d2      	lsls	r2, r2, #31
 8008368:	bf5c      	itt	pl
 800836a:	005b      	lslpl	r3, r3, #1
 800836c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8008370:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008374:	bf58      	it	pl
 8008376:	0049      	lslpl	r1, r1, #1
 8008378:	2600      	movs	r6, #0
 800837a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800837e:	107f      	asrs	r7, r7, #1
 8008380:	0049      	lsls	r1, r1, #1
 8008382:	2016      	movs	r0, #22
 8008384:	4632      	mov	r2, r6
 8008386:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800838a:	1915      	adds	r5, r2, r4
 800838c:	429d      	cmp	r5, r3
 800838e:	bfde      	ittt	le
 8008390:	192a      	addle	r2, r5, r4
 8008392:	1b5b      	suble	r3, r3, r5
 8008394:	1936      	addle	r6, r6, r4
 8008396:	0fcd      	lsrs	r5, r1, #31
 8008398:	3801      	subs	r0, #1
 800839a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800839e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083a2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80083a6:	d1f0      	bne.n	800838a <__ieee754_sqrt+0xb6>
 80083a8:	4605      	mov	r5, r0
 80083aa:	2420      	movs	r4, #32
 80083ac:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80083b0:	4293      	cmp	r3, r2
 80083b2:	eb0c 0e00 	add.w	lr, ip, r0
 80083b6:	dc02      	bgt.n	80083be <__ieee754_sqrt+0xea>
 80083b8:	d113      	bne.n	80083e2 <__ieee754_sqrt+0x10e>
 80083ba:	458e      	cmp	lr, r1
 80083bc:	d811      	bhi.n	80083e2 <__ieee754_sqrt+0x10e>
 80083be:	f1be 0f00 	cmp.w	lr, #0
 80083c2:	eb0e 000c 	add.w	r0, lr, ip
 80083c6:	da3f      	bge.n	8008448 <__ieee754_sqrt+0x174>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	db3d      	blt.n	8008448 <__ieee754_sqrt+0x174>
 80083cc:	f102 0801 	add.w	r8, r2, #1
 80083d0:	1a9b      	subs	r3, r3, r2
 80083d2:	458e      	cmp	lr, r1
 80083d4:	bf88      	it	hi
 80083d6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80083da:	eba1 010e 	sub.w	r1, r1, lr
 80083de:	4465      	add	r5, ip
 80083e0:	4642      	mov	r2, r8
 80083e2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80083e6:	3c01      	subs	r4, #1
 80083e8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80083ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80083f0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80083f4:	d1dc      	bne.n	80083b0 <__ieee754_sqrt+0xdc>
 80083f6:	4319      	orrs	r1, r3
 80083f8:	d01b      	beq.n	8008432 <__ieee754_sqrt+0x15e>
 80083fa:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8008478 <__ieee754_sqrt+0x1a4>
 80083fe:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800847c <__ieee754_sqrt+0x1a8>
 8008402:	e9da 0100 	ldrd	r0, r1, [sl]
 8008406:	e9db 2300 	ldrd	r2, r3, [fp]
 800840a:	f7f7 ff45 	bl	8000298 <__aeabi_dsub>
 800840e:	e9da 8900 	ldrd	r8, r9, [sl]
 8008412:	4602      	mov	r2, r0
 8008414:	460b      	mov	r3, r1
 8008416:	4640      	mov	r0, r8
 8008418:	4649      	mov	r1, r9
 800841a:	f7f8 fb71 	bl	8000b00 <__aeabi_dcmple>
 800841e:	b140      	cbz	r0, 8008432 <__ieee754_sqrt+0x15e>
 8008420:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008424:	e9da 0100 	ldrd	r0, r1, [sl]
 8008428:	e9db 2300 	ldrd	r2, r3, [fp]
 800842c:	d10e      	bne.n	800844c <__ieee754_sqrt+0x178>
 800842e:	3601      	adds	r6, #1
 8008430:	4625      	mov	r5, r4
 8008432:	1073      	asrs	r3, r6, #1
 8008434:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8008438:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800843c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8008440:	086b      	lsrs	r3, r5, #1
 8008442:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8008446:	e759      	b.n	80082fc <__ieee754_sqrt+0x28>
 8008448:	4690      	mov	r8, r2
 800844a:	e7c1      	b.n	80083d0 <__ieee754_sqrt+0xfc>
 800844c:	f7f7 ff26 	bl	800029c <__adddf3>
 8008450:	e9da 8900 	ldrd	r8, r9, [sl]
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4640      	mov	r0, r8
 800845a:	4649      	mov	r1, r9
 800845c:	f7f8 fb46 	bl	8000aec <__aeabi_dcmplt>
 8008460:	b120      	cbz	r0, 800846c <__ieee754_sqrt+0x198>
 8008462:	1cab      	adds	r3, r5, #2
 8008464:	bf08      	it	eq
 8008466:	3601      	addeq	r6, #1
 8008468:	3502      	adds	r5, #2
 800846a:	e7e2      	b.n	8008432 <__ieee754_sqrt+0x15e>
 800846c:	1c6b      	adds	r3, r5, #1
 800846e:	f023 0501 	bic.w	r5, r3, #1
 8008472:	e7de      	b.n	8008432 <__ieee754_sqrt+0x15e>
 8008474:	7ff00000 	.word	0x7ff00000
 8008478:	08008d30 	.word	0x08008d30
 800847c:	08008d28 	.word	0x08008d28

08008480 <__ieee754_atan2>:
 8008480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008484:	ec57 6b11 	vmov	r6, r7, d1
 8008488:	4273      	negs	r3, r6
 800848a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8008608 <__ieee754_atan2+0x188>
 800848e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8008492:	4333      	orrs	r3, r6
 8008494:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008498:	4543      	cmp	r3, r8
 800849a:	ec51 0b10 	vmov	r0, r1, d0
 800849e:	4635      	mov	r5, r6
 80084a0:	d809      	bhi.n	80084b6 <__ieee754_atan2+0x36>
 80084a2:	4244      	negs	r4, r0
 80084a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80084a8:	4304      	orrs	r4, r0
 80084aa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80084ae:	4544      	cmp	r4, r8
 80084b0:	468e      	mov	lr, r1
 80084b2:	4681      	mov	r9, r0
 80084b4:	d907      	bls.n	80084c6 <__ieee754_atan2+0x46>
 80084b6:	4632      	mov	r2, r6
 80084b8:	463b      	mov	r3, r7
 80084ba:	f7f7 feef 	bl	800029c <__adddf3>
 80084be:	ec41 0b10 	vmov	d0, r0, r1
 80084c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084c6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80084ca:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80084ce:	4334      	orrs	r4, r6
 80084d0:	d103      	bne.n	80084da <__ieee754_atan2+0x5a>
 80084d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084d6:	f000 b89b 	b.w	8008610 <atan>
 80084da:	17bc      	asrs	r4, r7, #30
 80084dc:	f004 0402 	and.w	r4, r4, #2
 80084e0:	ea53 0909 	orrs.w	r9, r3, r9
 80084e4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80084e8:	d107      	bne.n	80084fa <__ieee754_atan2+0x7a>
 80084ea:	2c02      	cmp	r4, #2
 80084ec:	d05f      	beq.n	80085ae <__ieee754_atan2+0x12e>
 80084ee:	2c03      	cmp	r4, #3
 80084f0:	d1e5      	bne.n	80084be <__ieee754_atan2+0x3e>
 80084f2:	a143      	add	r1, pc, #268	@ (adr r1, 8008600 <__ieee754_atan2+0x180>)
 80084f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084f8:	e7e1      	b.n	80084be <__ieee754_atan2+0x3e>
 80084fa:	4315      	orrs	r5, r2
 80084fc:	d106      	bne.n	800850c <__ieee754_atan2+0x8c>
 80084fe:	f1be 0f00 	cmp.w	lr, #0
 8008502:	db5f      	blt.n	80085c4 <__ieee754_atan2+0x144>
 8008504:	a136      	add	r1, pc, #216	@ (adr r1, 80085e0 <__ieee754_atan2+0x160>)
 8008506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800850a:	e7d8      	b.n	80084be <__ieee754_atan2+0x3e>
 800850c:	4542      	cmp	r2, r8
 800850e:	d10f      	bne.n	8008530 <__ieee754_atan2+0xb0>
 8008510:	4293      	cmp	r3, r2
 8008512:	f104 34ff 	add.w	r4, r4, #4294967295
 8008516:	d107      	bne.n	8008528 <__ieee754_atan2+0xa8>
 8008518:	2c02      	cmp	r4, #2
 800851a:	d84c      	bhi.n	80085b6 <__ieee754_atan2+0x136>
 800851c:	4b36      	ldr	r3, [pc, #216]	@ (80085f8 <__ieee754_atan2+0x178>)
 800851e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008522:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008526:	e7ca      	b.n	80084be <__ieee754_atan2+0x3e>
 8008528:	2c02      	cmp	r4, #2
 800852a:	d848      	bhi.n	80085be <__ieee754_atan2+0x13e>
 800852c:	4b33      	ldr	r3, [pc, #204]	@ (80085fc <__ieee754_atan2+0x17c>)
 800852e:	e7f6      	b.n	800851e <__ieee754_atan2+0x9e>
 8008530:	4543      	cmp	r3, r8
 8008532:	d0e4      	beq.n	80084fe <__ieee754_atan2+0x7e>
 8008534:	1a9b      	subs	r3, r3, r2
 8008536:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800853a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800853e:	da1e      	bge.n	800857e <__ieee754_atan2+0xfe>
 8008540:	2f00      	cmp	r7, #0
 8008542:	da01      	bge.n	8008548 <__ieee754_atan2+0xc8>
 8008544:	323c      	adds	r2, #60	@ 0x3c
 8008546:	db1e      	blt.n	8008586 <__ieee754_atan2+0x106>
 8008548:	4632      	mov	r2, r6
 800854a:	463b      	mov	r3, r7
 800854c:	f7f8 f986 	bl	800085c <__aeabi_ddiv>
 8008550:	ec41 0b10 	vmov	d0, r0, r1
 8008554:	f000 f9f4 	bl	8008940 <fabs>
 8008558:	f000 f85a 	bl	8008610 <atan>
 800855c:	ec51 0b10 	vmov	r0, r1, d0
 8008560:	2c01      	cmp	r4, #1
 8008562:	d013      	beq.n	800858c <__ieee754_atan2+0x10c>
 8008564:	2c02      	cmp	r4, #2
 8008566:	d015      	beq.n	8008594 <__ieee754_atan2+0x114>
 8008568:	2c00      	cmp	r4, #0
 800856a:	d0a8      	beq.n	80084be <__ieee754_atan2+0x3e>
 800856c:	a318      	add	r3, pc, #96	@ (adr r3, 80085d0 <__ieee754_atan2+0x150>)
 800856e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008572:	f7f7 fe91 	bl	8000298 <__aeabi_dsub>
 8008576:	a318      	add	r3, pc, #96	@ (adr r3, 80085d8 <__ieee754_atan2+0x158>)
 8008578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857c:	e014      	b.n	80085a8 <__ieee754_atan2+0x128>
 800857e:	a118      	add	r1, pc, #96	@ (adr r1, 80085e0 <__ieee754_atan2+0x160>)
 8008580:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008584:	e7ec      	b.n	8008560 <__ieee754_atan2+0xe0>
 8008586:	2000      	movs	r0, #0
 8008588:	2100      	movs	r1, #0
 800858a:	e7e9      	b.n	8008560 <__ieee754_atan2+0xe0>
 800858c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008590:	4619      	mov	r1, r3
 8008592:	e794      	b.n	80084be <__ieee754_atan2+0x3e>
 8008594:	a30e      	add	r3, pc, #56	@ (adr r3, 80085d0 <__ieee754_atan2+0x150>)
 8008596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859a:	f7f7 fe7d 	bl	8000298 <__aeabi_dsub>
 800859e:	4602      	mov	r2, r0
 80085a0:	460b      	mov	r3, r1
 80085a2:	a10d      	add	r1, pc, #52	@ (adr r1, 80085d8 <__ieee754_atan2+0x158>)
 80085a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085a8:	f7f7 fe76 	bl	8000298 <__aeabi_dsub>
 80085ac:	e787      	b.n	80084be <__ieee754_atan2+0x3e>
 80085ae:	a10a      	add	r1, pc, #40	@ (adr r1, 80085d8 <__ieee754_atan2+0x158>)
 80085b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b4:	e783      	b.n	80084be <__ieee754_atan2+0x3e>
 80085b6:	a10c      	add	r1, pc, #48	@ (adr r1, 80085e8 <__ieee754_atan2+0x168>)
 80085b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085bc:	e77f      	b.n	80084be <__ieee754_atan2+0x3e>
 80085be:	2000      	movs	r0, #0
 80085c0:	2100      	movs	r1, #0
 80085c2:	e77c      	b.n	80084be <__ieee754_atan2+0x3e>
 80085c4:	a10a      	add	r1, pc, #40	@ (adr r1, 80085f0 <__ieee754_atan2+0x170>)
 80085c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085ca:	e778      	b.n	80084be <__ieee754_atan2+0x3e>
 80085cc:	f3af 8000 	nop.w
 80085d0:	33145c07 	.word	0x33145c07
 80085d4:	3ca1a626 	.word	0x3ca1a626
 80085d8:	54442d18 	.word	0x54442d18
 80085dc:	400921fb 	.word	0x400921fb
 80085e0:	54442d18 	.word	0x54442d18
 80085e4:	3ff921fb 	.word	0x3ff921fb
 80085e8:	54442d18 	.word	0x54442d18
 80085ec:	3fe921fb 	.word	0x3fe921fb
 80085f0:	54442d18 	.word	0x54442d18
 80085f4:	bff921fb 	.word	0xbff921fb
 80085f8:	08008d50 	.word	0x08008d50
 80085fc:	08008d38 	.word	0x08008d38
 8008600:	54442d18 	.word	0x54442d18
 8008604:	c00921fb 	.word	0xc00921fb
 8008608:	7ff00000 	.word	0x7ff00000
 800860c:	00000000 	.word	0x00000000

08008610 <atan>:
 8008610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	ec55 4b10 	vmov	r4, r5, d0
 8008618:	4bbf      	ldr	r3, [pc, #764]	@ (8008918 <atan+0x308>)
 800861a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800861e:	429e      	cmp	r6, r3
 8008620:	46ab      	mov	fp, r5
 8008622:	d918      	bls.n	8008656 <atan+0x46>
 8008624:	4bbd      	ldr	r3, [pc, #756]	@ (800891c <atan+0x30c>)
 8008626:	429e      	cmp	r6, r3
 8008628:	d801      	bhi.n	800862e <atan+0x1e>
 800862a:	d109      	bne.n	8008640 <atan+0x30>
 800862c:	b144      	cbz	r4, 8008640 <atan+0x30>
 800862e:	4622      	mov	r2, r4
 8008630:	462b      	mov	r3, r5
 8008632:	4620      	mov	r0, r4
 8008634:	4629      	mov	r1, r5
 8008636:	f7f7 fe31 	bl	800029c <__adddf3>
 800863a:	4604      	mov	r4, r0
 800863c:	460d      	mov	r5, r1
 800863e:	e006      	b.n	800864e <atan+0x3e>
 8008640:	f1bb 0f00 	cmp.w	fp, #0
 8008644:	f340 812b 	ble.w	800889e <atan+0x28e>
 8008648:	a597      	add	r5, pc, #604	@ (adr r5, 80088a8 <atan+0x298>)
 800864a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800864e:	ec45 4b10 	vmov	d0, r4, r5
 8008652:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008656:	4bb2      	ldr	r3, [pc, #712]	@ (8008920 <atan+0x310>)
 8008658:	429e      	cmp	r6, r3
 800865a:	d813      	bhi.n	8008684 <atan+0x74>
 800865c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8008660:	429e      	cmp	r6, r3
 8008662:	d80c      	bhi.n	800867e <atan+0x6e>
 8008664:	a392      	add	r3, pc, #584	@ (adr r3, 80088b0 <atan+0x2a0>)
 8008666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866a:	4620      	mov	r0, r4
 800866c:	4629      	mov	r1, r5
 800866e:	f7f7 fe15 	bl	800029c <__adddf3>
 8008672:	4bac      	ldr	r3, [pc, #688]	@ (8008924 <atan+0x314>)
 8008674:	2200      	movs	r2, #0
 8008676:	f7f8 fa57 	bl	8000b28 <__aeabi_dcmpgt>
 800867a:	2800      	cmp	r0, #0
 800867c:	d1e7      	bne.n	800864e <atan+0x3e>
 800867e:	f04f 3aff 	mov.w	sl, #4294967295
 8008682:	e029      	b.n	80086d8 <atan+0xc8>
 8008684:	f000 f95c 	bl	8008940 <fabs>
 8008688:	4ba7      	ldr	r3, [pc, #668]	@ (8008928 <atan+0x318>)
 800868a:	429e      	cmp	r6, r3
 800868c:	ec55 4b10 	vmov	r4, r5, d0
 8008690:	f200 80bc 	bhi.w	800880c <atan+0x1fc>
 8008694:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8008698:	429e      	cmp	r6, r3
 800869a:	f200 809e 	bhi.w	80087da <atan+0x1ca>
 800869e:	4622      	mov	r2, r4
 80086a0:	462b      	mov	r3, r5
 80086a2:	4620      	mov	r0, r4
 80086a4:	4629      	mov	r1, r5
 80086a6:	f7f7 fdf9 	bl	800029c <__adddf3>
 80086aa:	4b9e      	ldr	r3, [pc, #632]	@ (8008924 <atan+0x314>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	f7f7 fdf3 	bl	8000298 <__aeabi_dsub>
 80086b2:	2200      	movs	r2, #0
 80086b4:	4606      	mov	r6, r0
 80086b6:	460f      	mov	r7, r1
 80086b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086bc:	4620      	mov	r0, r4
 80086be:	4629      	mov	r1, r5
 80086c0:	f7f7 fdec 	bl	800029c <__adddf3>
 80086c4:	4602      	mov	r2, r0
 80086c6:	460b      	mov	r3, r1
 80086c8:	4630      	mov	r0, r6
 80086ca:	4639      	mov	r1, r7
 80086cc:	f7f8 f8c6 	bl	800085c <__aeabi_ddiv>
 80086d0:	f04f 0a00 	mov.w	sl, #0
 80086d4:	4604      	mov	r4, r0
 80086d6:	460d      	mov	r5, r1
 80086d8:	4622      	mov	r2, r4
 80086da:	462b      	mov	r3, r5
 80086dc:	4620      	mov	r0, r4
 80086de:	4629      	mov	r1, r5
 80086e0:	f7f7 ff92 	bl	8000608 <__aeabi_dmul>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4680      	mov	r8, r0
 80086ea:	4689      	mov	r9, r1
 80086ec:	f7f7 ff8c 	bl	8000608 <__aeabi_dmul>
 80086f0:	a371      	add	r3, pc, #452	@ (adr r3, 80088b8 <atan+0x2a8>)
 80086f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f6:	4606      	mov	r6, r0
 80086f8:	460f      	mov	r7, r1
 80086fa:	f7f7 ff85 	bl	8000608 <__aeabi_dmul>
 80086fe:	a370      	add	r3, pc, #448	@ (adr r3, 80088c0 <atan+0x2b0>)
 8008700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008704:	f7f7 fdca 	bl	800029c <__adddf3>
 8008708:	4632      	mov	r2, r6
 800870a:	463b      	mov	r3, r7
 800870c:	f7f7 ff7c 	bl	8000608 <__aeabi_dmul>
 8008710:	a36d      	add	r3, pc, #436	@ (adr r3, 80088c8 <atan+0x2b8>)
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	f7f7 fdc1 	bl	800029c <__adddf3>
 800871a:	4632      	mov	r2, r6
 800871c:	463b      	mov	r3, r7
 800871e:	f7f7 ff73 	bl	8000608 <__aeabi_dmul>
 8008722:	a36b      	add	r3, pc, #428	@ (adr r3, 80088d0 <atan+0x2c0>)
 8008724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008728:	f7f7 fdb8 	bl	800029c <__adddf3>
 800872c:	4632      	mov	r2, r6
 800872e:	463b      	mov	r3, r7
 8008730:	f7f7 ff6a 	bl	8000608 <__aeabi_dmul>
 8008734:	a368      	add	r3, pc, #416	@ (adr r3, 80088d8 <atan+0x2c8>)
 8008736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873a:	f7f7 fdaf 	bl	800029c <__adddf3>
 800873e:	4632      	mov	r2, r6
 8008740:	463b      	mov	r3, r7
 8008742:	f7f7 ff61 	bl	8000608 <__aeabi_dmul>
 8008746:	a366      	add	r3, pc, #408	@ (adr r3, 80088e0 <atan+0x2d0>)
 8008748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874c:	f7f7 fda6 	bl	800029c <__adddf3>
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	f7f7 ff58 	bl	8000608 <__aeabi_dmul>
 8008758:	a363      	add	r3, pc, #396	@ (adr r3, 80088e8 <atan+0x2d8>)
 800875a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875e:	4680      	mov	r8, r0
 8008760:	4689      	mov	r9, r1
 8008762:	4630      	mov	r0, r6
 8008764:	4639      	mov	r1, r7
 8008766:	f7f7 ff4f 	bl	8000608 <__aeabi_dmul>
 800876a:	a361      	add	r3, pc, #388	@ (adr r3, 80088f0 <atan+0x2e0>)
 800876c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008770:	f7f7 fd92 	bl	8000298 <__aeabi_dsub>
 8008774:	4632      	mov	r2, r6
 8008776:	463b      	mov	r3, r7
 8008778:	f7f7 ff46 	bl	8000608 <__aeabi_dmul>
 800877c:	a35e      	add	r3, pc, #376	@ (adr r3, 80088f8 <atan+0x2e8>)
 800877e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008782:	f7f7 fd89 	bl	8000298 <__aeabi_dsub>
 8008786:	4632      	mov	r2, r6
 8008788:	463b      	mov	r3, r7
 800878a:	f7f7 ff3d 	bl	8000608 <__aeabi_dmul>
 800878e:	a35c      	add	r3, pc, #368	@ (adr r3, 8008900 <atan+0x2f0>)
 8008790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008794:	f7f7 fd80 	bl	8000298 <__aeabi_dsub>
 8008798:	4632      	mov	r2, r6
 800879a:	463b      	mov	r3, r7
 800879c:	f7f7 ff34 	bl	8000608 <__aeabi_dmul>
 80087a0:	a359      	add	r3, pc, #356	@ (adr r3, 8008908 <atan+0x2f8>)
 80087a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a6:	f7f7 fd77 	bl	8000298 <__aeabi_dsub>
 80087aa:	4632      	mov	r2, r6
 80087ac:	463b      	mov	r3, r7
 80087ae:	f7f7 ff2b 	bl	8000608 <__aeabi_dmul>
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	4640      	mov	r0, r8
 80087b8:	4649      	mov	r1, r9
 80087ba:	f7f7 fd6f 	bl	800029c <__adddf3>
 80087be:	4622      	mov	r2, r4
 80087c0:	462b      	mov	r3, r5
 80087c2:	f7f7 ff21 	bl	8000608 <__aeabi_dmul>
 80087c6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80087ca:	4602      	mov	r2, r0
 80087cc:	460b      	mov	r3, r1
 80087ce:	d148      	bne.n	8008862 <atan+0x252>
 80087d0:	4620      	mov	r0, r4
 80087d2:	4629      	mov	r1, r5
 80087d4:	f7f7 fd60 	bl	8000298 <__aeabi_dsub>
 80087d8:	e72f      	b.n	800863a <atan+0x2a>
 80087da:	4b52      	ldr	r3, [pc, #328]	@ (8008924 <atan+0x314>)
 80087dc:	2200      	movs	r2, #0
 80087de:	4620      	mov	r0, r4
 80087e0:	4629      	mov	r1, r5
 80087e2:	f7f7 fd59 	bl	8000298 <__aeabi_dsub>
 80087e6:	4b4f      	ldr	r3, [pc, #316]	@ (8008924 <atan+0x314>)
 80087e8:	4606      	mov	r6, r0
 80087ea:	460f      	mov	r7, r1
 80087ec:	2200      	movs	r2, #0
 80087ee:	4620      	mov	r0, r4
 80087f0:	4629      	mov	r1, r5
 80087f2:	f7f7 fd53 	bl	800029c <__adddf3>
 80087f6:	4602      	mov	r2, r0
 80087f8:	460b      	mov	r3, r1
 80087fa:	4630      	mov	r0, r6
 80087fc:	4639      	mov	r1, r7
 80087fe:	f7f8 f82d 	bl	800085c <__aeabi_ddiv>
 8008802:	f04f 0a01 	mov.w	sl, #1
 8008806:	4604      	mov	r4, r0
 8008808:	460d      	mov	r5, r1
 800880a:	e765      	b.n	80086d8 <atan+0xc8>
 800880c:	4b47      	ldr	r3, [pc, #284]	@ (800892c <atan+0x31c>)
 800880e:	429e      	cmp	r6, r3
 8008810:	d21c      	bcs.n	800884c <atan+0x23c>
 8008812:	4b47      	ldr	r3, [pc, #284]	@ (8008930 <atan+0x320>)
 8008814:	2200      	movs	r2, #0
 8008816:	4620      	mov	r0, r4
 8008818:	4629      	mov	r1, r5
 800881a:	f7f7 fd3d 	bl	8000298 <__aeabi_dsub>
 800881e:	4b44      	ldr	r3, [pc, #272]	@ (8008930 <atan+0x320>)
 8008820:	4606      	mov	r6, r0
 8008822:	460f      	mov	r7, r1
 8008824:	2200      	movs	r2, #0
 8008826:	4620      	mov	r0, r4
 8008828:	4629      	mov	r1, r5
 800882a:	f7f7 feed 	bl	8000608 <__aeabi_dmul>
 800882e:	4b3d      	ldr	r3, [pc, #244]	@ (8008924 <atan+0x314>)
 8008830:	2200      	movs	r2, #0
 8008832:	f7f7 fd33 	bl	800029c <__adddf3>
 8008836:	4602      	mov	r2, r0
 8008838:	460b      	mov	r3, r1
 800883a:	4630      	mov	r0, r6
 800883c:	4639      	mov	r1, r7
 800883e:	f7f8 f80d 	bl	800085c <__aeabi_ddiv>
 8008842:	f04f 0a02 	mov.w	sl, #2
 8008846:	4604      	mov	r4, r0
 8008848:	460d      	mov	r5, r1
 800884a:	e745      	b.n	80086d8 <atan+0xc8>
 800884c:	4622      	mov	r2, r4
 800884e:	462b      	mov	r3, r5
 8008850:	4938      	ldr	r1, [pc, #224]	@ (8008934 <atan+0x324>)
 8008852:	2000      	movs	r0, #0
 8008854:	f7f8 f802 	bl	800085c <__aeabi_ddiv>
 8008858:	f04f 0a03 	mov.w	sl, #3
 800885c:	4604      	mov	r4, r0
 800885e:	460d      	mov	r5, r1
 8008860:	e73a      	b.n	80086d8 <atan+0xc8>
 8008862:	4b35      	ldr	r3, [pc, #212]	@ (8008938 <atan+0x328>)
 8008864:	4e35      	ldr	r6, [pc, #212]	@ (800893c <atan+0x32c>)
 8008866:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800886a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886e:	f7f7 fd13 	bl	8000298 <__aeabi_dsub>
 8008872:	4622      	mov	r2, r4
 8008874:	462b      	mov	r3, r5
 8008876:	f7f7 fd0f 	bl	8000298 <__aeabi_dsub>
 800887a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008886:	f7f7 fd07 	bl	8000298 <__aeabi_dsub>
 800888a:	f1bb 0f00 	cmp.w	fp, #0
 800888e:	4604      	mov	r4, r0
 8008890:	460d      	mov	r5, r1
 8008892:	f6bf aedc 	bge.w	800864e <atan+0x3e>
 8008896:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800889a:	461d      	mov	r5, r3
 800889c:	e6d7      	b.n	800864e <atan+0x3e>
 800889e:	a51c      	add	r5, pc, #112	@ (adr r5, 8008910 <atan+0x300>)
 80088a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80088a4:	e6d3      	b.n	800864e <atan+0x3e>
 80088a6:	bf00      	nop
 80088a8:	54442d18 	.word	0x54442d18
 80088ac:	3ff921fb 	.word	0x3ff921fb
 80088b0:	8800759c 	.word	0x8800759c
 80088b4:	7e37e43c 	.word	0x7e37e43c
 80088b8:	e322da11 	.word	0xe322da11
 80088bc:	3f90ad3a 	.word	0x3f90ad3a
 80088c0:	24760deb 	.word	0x24760deb
 80088c4:	3fa97b4b 	.word	0x3fa97b4b
 80088c8:	a0d03d51 	.word	0xa0d03d51
 80088cc:	3fb10d66 	.word	0x3fb10d66
 80088d0:	c54c206e 	.word	0xc54c206e
 80088d4:	3fb745cd 	.word	0x3fb745cd
 80088d8:	920083ff 	.word	0x920083ff
 80088dc:	3fc24924 	.word	0x3fc24924
 80088e0:	5555550d 	.word	0x5555550d
 80088e4:	3fd55555 	.word	0x3fd55555
 80088e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80088ec:	bfa2b444 	.word	0xbfa2b444
 80088f0:	52defd9a 	.word	0x52defd9a
 80088f4:	3fadde2d 	.word	0x3fadde2d
 80088f8:	af749a6d 	.word	0xaf749a6d
 80088fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8008900:	fe231671 	.word	0xfe231671
 8008904:	3fbc71c6 	.word	0x3fbc71c6
 8008908:	9998ebc4 	.word	0x9998ebc4
 800890c:	3fc99999 	.word	0x3fc99999
 8008910:	54442d18 	.word	0x54442d18
 8008914:	bff921fb 	.word	0xbff921fb
 8008918:	440fffff 	.word	0x440fffff
 800891c:	7ff00000 	.word	0x7ff00000
 8008920:	3fdbffff 	.word	0x3fdbffff
 8008924:	3ff00000 	.word	0x3ff00000
 8008928:	3ff2ffff 	.word	0x3ff2ffff
 800892c:	40038000 	.word	0x40038000
 8008930:	3ff80000 	.word	0x3ff80000
 8008934:	bff00000 	.word	0xbff00000
 8008938:	08008d68 	.word	0x08008d68
 800893c:	08008d88 	.word	0x08008d88

08008940 <fabs>:
 8008940:	ec51 0b10 	vmov	r0, r1, d0
 8008944:	4602      	mov	r2, r0
 8008946:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800894a:	ec43 2b10 	vmov	d0, r2, r3
 800894e:	4770      	bx	lr

08008950 <_init>:
 8008950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008952:	bf00      	nop
 8008954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008956:	bc08      	pop	{r3}
 8008958:	469e      	mov	lr, r3
 800895a:	4770      	bx	lr

0800895c <_fini>:
 800895c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895e:	bf00      	nop
 8008960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008962:	bc08      	pop	{r3}
 8008964:	469e      	mov	lr, r3
 8008966:	4770      	bx	lr
