// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/18/2018 16:29:45"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_TDC (
	CLOCK_50,
	LED,
	KEY,
	SIGNAL,
	MOD,
	MOD_STATIC,
	TRIG,
	DAC_OUT,
	DAC_WR,
	DAC2_DB,
	DAC2_WR,
	SW,
	TEST_SIGNAL,
	TEST_SIGNAL2,
	SPI3_CLK,
	SPI3_MOSI,
	SPI3_SS);
input 	reg CLOCK_50 ;
output 	reg [7:0] LED ;
input 	reg [2:0] KEY ;
input 	reg SIGNAL ;
output 	reg MOD ;
output 	reg MOD_STATIC ;
output 	reg TRIG ;
output 	reg [7:0] DAC_OUT ;
output 	reg DAC_WR ;
output 	reg [7:0] DAC2_DB ;
output 	reg DAC2_WR ;
input 	reg [9:0] SW ;
output 	reg TEST_SIGNAL ;
output 	reg TEST_SIGNAL2 ;
output 	reg SPI3_CLK ;
output 	reg SPI3_MOSI ;
output 	reg SPI3_SS ;

// Design Ports Information
// LED[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MOD	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MOD_STATIC	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TRIG	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[1]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[2]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[3]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[4]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[5]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[6]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_OUT[7]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC_WR	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[0]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[1]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[5]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[6]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_DB[7]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DAC2_WR	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEST_SIGNAL	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEST_SIGNAL2	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPI3_CLK	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPI3_MOSI	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPI3_SS	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SIGNAL	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("de0_tdc_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tdc_inst_0|fr_sync|state.st_ret_clock~feeder_combout ;
wire \tdc_inst_0|fr_sync|state.st_ret_clock~q ;
wire \tdc_inst_0|fr_sync|lr_ena[0][0]~0_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[0][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[0][1]~q ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add1~1_cout ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \clk_div2~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \clk_div2~3_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \clk_div2~2_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \clk_div2~1_combout ;
wire \Equal1~2_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \clk_div2~0_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Equal1~0_combout ;
wire \Equal1~4_combout ;
wire \clk_20k~0_combout ;
wire \clk_20k~q ;
wire \tdc_inst_0|lr_mod[0][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[0][0]~q ;
wire \tdc_inst_0|lr_mod[0][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[0][1]~q ;
wire \tdc_inst_0|gen[0].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ;
wire \SW[9]~input_o ;
wire \SIGNAL~input_o ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \clk_div~4_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \clk_div~3_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \clk_div~2_combout ;
wire \Equal0~2_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \clk_div~1_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \clk_div~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \clk_10k~0_combout ;
wire \clk_10k~q ;
wire \dm_inst|mod_d~feeder_combout ;
wire \dm_inst|mod_d~q ;
wire \dm_inst|state.st_wait~0_combout ;
wire \dm_inst|state.st_wait~q ;
wire \dm_inst|state.st_mf~feeder_combout ;
wire \dm_inst|state.st_mf~q ;
wire \dm_inst|cycle_ctr[0]~12_combout ;
wire \dm_inst|ctr[0]~7_combout ;
wire \dm_inst|ctr[2]~12 ;
wire \dm_inst|ctr[3]~13_combout ;
wire \dm_inst|ctr[3]~14 ;
wire \dm_inst|ctr[4]~15_combout ;
wire \dm_inst|LessThan0~2_combout ;
wire \dm_inst|ctr[4]~16 ;
wire \dm_inst|ctr[5]~17_combout ;
wire \dm_inst|ctr[5]~18 ;
wire \dm_inst|ctr[6]~19_combout ;
wire \dm_inst|ctr_half~0_combout ;
wire \dm_inst|LessThan0~0_combout ;
wire \dm_inst|LessThan0~1_combout ;
wire \dm_inst|LessThan0~3_combout ;
wire \dm_inst|ctr[0]~8 ;
wire \dm_inst|ctr[1]~9_combout ;
wire \dm_inst|ctr[1]~10 ;
wire \dm_inst|ctr[2]~11_combout ;
wire \dm_inst|Equal0~1_combout ;
wire \dm_inst|Equal0~2_combout ;
wire \dm_inst|cycle_ctr[3]~32_combout ;
wire \dm_inst|cycle_ctr[0]~13 ;
wire \dm_inst|cycle_ctr[1]~14_combout ;
wire \dm_inst|cycle_ctr[1]~15 ;
wire \dm_inst|cycle_ctr[2]~16_combout ;
wire \dm_inst|cycle_ctr[2]~17 ;
wire \dm_inst|cycle_ctr[3]~18_combout ;
wire \dm_inst|cycle_ctr[3]~19 ;
wire \dm_inst|cycle_ctr[4]~20_combout ;
wire \dm_inst|cycle_ctr[4]~21 ;
wire \dm_inst|cycle_ctr[5]~22_combout ;
wire \dm_inst|cycle_ctr[5]~23 ;
wire \dm_inst|cycle_ctr[6]~24_combout ;
wire \dm_inst|Equal2~1_combout ;
wire \dm_inst|cycle_ctr[6]~25 ;
wire \dm_inst|cycle_ctr[7]~26_combout ;
wire \dm_inst|cycle_ctr[7]~27 ;
wire \dm_inst|cycle_ctr[8]~28_combout ;
wire \dm_inst|cycle_ctr[8]~29 ;
wire \dm_inst|cycle_ctr[9]~30_combout ;
wire \dm_inst|Equal2~2_combout ;
wire \dm_inst|Equal2~0_combout ;
wire \dm_inst|Equal2~3_combout ;
wire \dm_inst|state.st_lf~q ;
wire \dm_inst|Selector0~0_combout ;
wire \dm_inst|Selector0~1_combout ;
wire \dm_inst|state.st_hf~q ;
wire \dm_inst|Equal0~0_combout ;
wire \dm_inst|Equal0~3_combout ;
wire \dm_inst|Equal1~1_combout ;
wire \dm_inst|Equal1~0_combout ;
wire \dm_inst|Equal1~2_combout ;
wire \dm_inst|out_signal~0_combout ;
wire \dm_inst|out_signal~q ;
wire \tdc_input_signal~0_combout ;
wire \tdc_inst_0|lr_signal[0][0]~q ;
wire \tdc_inst_0|lr_signal[0][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[0][1]~q ;
wire \tdc_inst_0|gen[0].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[0].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_clear[0][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[0][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~6_combout ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[2][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[2][1]~q ;
wire \tdc_inst_0|lr_mod[2][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[2][0]~q ;
wire \tdc_inst_0|lr_mod[2][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[2][1]~q ;
wire \tdc_inst_0|gen[2].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[2].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|lr_signal[2][0]~feeder_combout ;
wire \tdc_inst_0|lr_signal[2][0]~q ;
wire \tdc_inst_0|lr_signal[2][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[2][1]~q ;
wire \tdc_inst_0|gen[2].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[2].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[2].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[2].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[2].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_ena[2][0]~7_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[2][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[2][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~8_combout ;
wire \tdc_inst_0|lr_mod[6][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[6][0]~q ;
wire \tdc_inst_0|lr_mod[6][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[6][1]~q ;
wire \tdc_inst_0|gen[6].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[6].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|lr_signal[6][0]~q ;
wire \tdc_inst_0|lr_signal[6][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[6][1]~q ;
wire \tdc_inst_0|gen[6].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[6].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[6].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[6].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[6].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[6][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[6][1]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[6][0]~5_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[6][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[6][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~5_combout ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \tdc_inst_0|lr_mod[1][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[1][0]~q ;
wire \tdc_inst_0|lr_mod[1][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[1][1]~q ;
wire \tdc_inst_0|gen[1].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[1].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|lr_signal[1][0]~feeder_combout ;
wire \tdc_inst_0|lr_signal[1][0]~q ;
wire \tdc_inst_0|lr_signal[1][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[1][1]~q ;
wire \tdc_inst_0|gen[1].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[1].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[1].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[1].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[1].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[1][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[1][1]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[1][0]~6_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[1][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[1][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~7_combout ;
wire \tdc_inst_0|fr_sync|WideAnd0~0_combout ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \tdc_inst_0|lr_mod[3][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[3][0]~q ;
wire \tdc_inst_0|lr_mod[3][1]~q ;
wire \tdc_inst_0|gen[3].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[3].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[3].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|lr_signal[3][0]~feeder_combout ;
wire \tdc_inst_0|lr_signal[3][0]~q ;
wire \tdc_inst_0|lr_signal[3][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[3][1]~q ;
wire \tdc_inst_0|gen[3].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[3].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[3].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[3].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[3][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[3][1]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[3][0]~4_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[3][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[3][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~4_combout ;
wire \tdc_inst_0|fr_sync|WideAnd0~1_combout ;
wire \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[5][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[5][1]~q ;
wire \tdc_inst_0|lr_mod[5][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[5][0]~q ;
wire \tdc_inst_0|lr_mod[5][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[5][1]~q ;
wire \tdc_inst_0|gen[5].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[5].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|lr_signal[5][0]~feeder_combout ;
wire \tdc_inst_0|lr_signal[5][0]~q ;
wire \tdc_inst_0|lr_signal[5][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[5][1]~q ;
wire \tdc_inst_0|gen[5].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[5].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[5].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[5].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[5].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_ena[5][0]~2_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[5][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[5][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~2_combout ;
wire \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ;
wire \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[4][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[4][1]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[4][0]~1_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[4][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[4][1]~q ;
wire \tdc_inst_0|lr_mod[4][0]~q ;
wire \tdc_inst_0|lr_mod[4][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[4][1]~q ;
wire \tdc_inst_0|gen[4].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[4].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|lr_signal[4][0]~feeder_combout ;
wire \tdc_inst_0|lr_signal[4][0]~q ;
wire \tdc_inst_0|lr_signal[4][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[4][1]~q ;
wire \tdc_inst_0|gen[4].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[4].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[4].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[4].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[4].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|data_wr~1_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[7][0]~q ;
wire \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|lr_clear[7][1]~q ;
wire \tdc_inst_0|lr_mod[7][0]~feeder_combout ;
wire \tdc_inst_0|lr_mod[7][0]~q ;
wire \tdc_inst_0|lr_mod[7][1]~feeder_combout ;
wire \tdc_inst_0|lr_mod[7][1]~q ;
wire \tdc_inst_0|gen[7].tc_inst|mod_d~q ;
wire \tdc_inst_0|gen[7].tc_inst|mod_negedge~combout ;
wire \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en~q ;
wire \tdc_inst_0|lr_signal[7][0]~q ;
wire \tdc_inst_0|lr_signal[7][1]~feeder_combout ;
wire \tdc_inst_0|lr_signal[7][1]~q ;
wire \tdc_inst_0|gen[7].tc_inst|signal_d~q ;
wire \tdc_inst_0|gen[7].tc_inst|signal_xor~combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[7].tc_inst|mod_posedge~combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~q ;
wire \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1_combout ;
wire \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder_combout ;
wire \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~q ;
wire \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1_combout ;
wire \tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2_combout ;
wire \tdc_inst_0|gen[7].tc_inst|wr_en~0_combout ;
wire \tdc_inst_0|gen[7].tc_inst|wr_en~q ;
wire \tdc_inst_0|fr_sync|lr_ena[7][0]~3_combout ;
wire \tdc_inst_0|fr_sync|lr_ena[7][0]~q ;
wire \tdc_inst_0|fr_sync|lr_ena[7][1]~q ;
wire \tdc_inst_0|fr_sync|data_wr~3_combout ;
wire \tdc_inst_0|fr_sync|WideAnd0~combout ;
wire \tdc_inst_0|fr_sync|Selector1~0_combout ;
wire \tdc_inst_0|fr_sync|state.st_ena_on~feeder_combout ;
wire \tdc_inst_0|fr_sync|state.st_ena_on~q ;
wire \tdc_inst_0|fr_sync|Selector0~0_combout ;
wire \tdc_inst_0|fr_sync|state.st_wait~q ;
wire \tdc_inst_0|fr_sync|next_state.st_ena_off~0_combout ;
wire \tdc_inst_0|fr_sync|state.st_ena_off~q ;
wire \tdc_inst_0|fr_sync|state.st_change_clock~feeder_combout ;
wire \tdc_inst_0|fr_sync|state.st_change_clock~q ;
wire \tdc_inst_0|fr_sync|state.st_read_data~q ;
wire \tdc_inst_0|fr_sync|out_valid~feeder_combout ;
wire \tdc_inst_0|fr_sync|out_valid~q ;
wire \tdc_inst_0|s_out_fr~0_combout ;
wire \tdc_inst_0|s_out_fr~q ;
wire \tdc_inst_0|mlt_wr~feeder_combout ;
wire \tdc_inst_0|mlt_wr~q ;
wire \tdc_inst_0|mlt_inst|lr_ena[0]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~3_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[0]~11 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[1]~13 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[2]~15 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[3]~17 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[4]~18_combout ;
wire \tdc_inst_0|i_sync|data[0][4]~feeder_combout ;
wire \tdc_inst_0|fr_sync|data_wr~0_combout ;
wire \tdc_inst_0|i_sync|data[0][4]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][4]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][4]~q ;
wire \tdc_inst_0|int_sync_out[0][4]~feeder_combout ;
wire \tdc_inst_0|int_sync_out[0][4]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~6_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~5_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[4]~19 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[5]~21 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[6]~22_combout ;
wire \tdc_inst_0|i_sync|data[0][6]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][6]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][6]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][6]~q ;
wire \tdc_inst_0|int_sync_out[0][6]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~7_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[6]~23 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[7]~24_combout ;
wire \tdc_inst_0|i_sync|data[0][7]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][7]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][7]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][7]~q ;
wire \tdc_inst_0|int_sync_out[0][7]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[5]~20_combout ;
wire \tdc_inst_0|i_sync|data[0][5]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][5]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][5]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][5]~q ;
wire \tdc_inst_0|int_sync_out[0][5]~feeder_combout ;
wire \tdc_inst_0|int_sync_out[0][5]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[0]~10_combout ;
wire \tdc_inst_0|i_sync|data[0][0]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][0]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][0]~q ;
wire \tdc_inst_0|int_sync_out[0][0]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[3]~16_combout ;
wire \tdc_inst_0|i_sync|data[0][3]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][3]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][3]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][3]~q ;
wire \tdc_inst_0|int_sync_out[0][3]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[1]~12_combout ;
wire \tdc_inst_0|i_sync|data[0][1]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][1]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][1]~q ;
wire \tdc_inst_0|int_sync_out[0][1]~feeder_combout ;
wire \tdc_inst_0|int_sync_out[0][1]~q ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[2]~14_combout ;
wire \tdc_inst_0|i_sync|data[0][2]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][2]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][2]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][2]~q ;
wire \tdc_inst_0|int_sync_out[0][2]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~21 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~28 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~28 ;
wire \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add1~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[7]~25 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[8]~27 ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[9]~28_combout ;
wire \tdc_inst_0|i_sync|data[0][9]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][9]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][9]~feeder_combout ;
wire \tdc_inst_0|i_sync|sync_data[0][9]~q ;
wire \tdc_inst_0|int_sync_out[0][9]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20_combout ;
wire \tdc_inst_0|gen[0].tc_inst|int_out[8]~26_combout ;
wire \tdc_inst_0|i_sync|data[0][8]~feeder_combout ;
wire \tdc_inst_0|i_sync|data[0][8]~q ;
wire \tdc_inst_0|i_sync|sync_data[0][8]~q ;
wire \tdc_inst_0|int_sync_out[0][8]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~16 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~q ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~16 ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~3_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~5_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~7_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~6_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~10_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~11_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~1_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|Add0~0_combout ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~18 ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19_combout ;
wire \tdc_inst_0|fr_sync|data[0][6]~feeder_combout ;
wire \tdc_inst_0|fr_sync|data[0][6]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][6]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][6]~q ;
wire \tdc_inst_0|frac_sync_out[0][6]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~1_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][6]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8_combout ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17_combout ;
wire \tdc_inst_0|fr_sync|data[0][5]~feeder_combout ;
wire \tdc_inst_0|fr_sync|data[0][5]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][5]~q ;
wire \tdc_inst_0|frac_sync_out[0][5]~feeder_combout ;
wire \tdc_inst_0|frac_sync_out[0][5]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~2_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][5]~q ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15_combout ;
wire \tdc_inst_0|fr_sync|data[0][4]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][4]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][4]~q ;
wire \tdc_inst_0|frac_sync_out[0][4]~feeder_combout ;
wire \tdc_inst_0|frac_sync_out[0][4]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~3_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][4]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9_combout ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13_combout ;
wire \tdc_inst_0|fr_sync|data[0][3]~feeder_combout ;
wire \tdc_inst_0|fr_sync|data[0][3]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][3]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][3]~q ;
wire \tdc_inst_0|frac_sync_out[0][3]~feeder_combout ;
wire \tdc_inst_0|frac_sync_out[0][3]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~4_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][3]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11_combout ;
wire \tdc_inst_0|fr_sync|data[0][2]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][2]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][2]~q ;
wire \tdc_inst_0|frac_sync_out[0][2]~feeder_combout ;
wire \tdc_inst_0|frac_sync_out[0][2]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~5_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][2]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][7]~25 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][9]~29 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][11]~33 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][13]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~2_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][13]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~2_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][13]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][12]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~3_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][12]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~3_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][12]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][13]~37 ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][14]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~1_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][14]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~1_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][14]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder_combout ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7_combout ;
wire \tdc_inst_0|fr_sync|data[0][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|data[0][0]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][0]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][0]~q ;
wire \tdc_inst_0|frac_sync_out[0][0]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~0_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][0]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_1~13_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][0]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~0_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][0]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~0_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][0]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder_combout ;
wire \WideOr0~0_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][10]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~5_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][10]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~5_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][10]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][9]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~6_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][9]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~6_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][9]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][8]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~7_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][8]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~7_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][8]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][11]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~4_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][11]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~4_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][11]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder_combout ;
wire \WideOr0~1_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][6]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~9_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][6]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~9_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][6]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][5]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~10_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][5]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~10_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][5]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][4]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~11_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][4]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~11_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][4]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][7]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~8_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][7]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~8_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][7]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder_combout ;
wire \WideOr0~2_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][3]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~12_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][3]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~12_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][3]~q ;
wire \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9_combout ;
wire \tdc_inst_0|fr_sync|data[0][1]~q ;
wire \tdc_inst_0|fr_sync|sync_data[0][1]~feeder_combout ;
wire \tdc_inst_0|fr_sync|sync_data[0][1]~q ;
wire \tdc_inst_0|frac_sync_out[0][1]~feeder_combout ;
wire \tdc_inst_0|frac_sync_out[0][1]~q ;
wire \tdc_inst_0|mlt_inst|frac_delay~6_combout ;
wire \tdc_inst_0|mlt_inst|frac_delay[0][1]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_1~40_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][1]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~14_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][1]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~14_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][1]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_1[0][2]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_2~13_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_2[0][2]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_3~13_combout ;
wire \tdc_inst_0|mlt_inst|sum_st_3[0][2]~q ;
wire \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder_combout ;
wire \WideOr0~3_combout ;
wire \WideOr0~4_combout ;
wire \KEY[1]~input_o ;
wire \ph_ctl|key_ctl_d[0]~feeder_combout ;
wire \ph_ctl|key_ctl_q[0]~feeder_combout ;
wire \ph_ctl|always0~1_combout ;
wire \SW[0]~input_o ;
wire \ph_ctl|clk_div[0]~16_combout ;
wire \ph_ctl|Equal0~7_combout ;
wire \ph_ctl|clk_div[0]~17 ;
wire \ph_ctl|clk_div[1]~18_combout ;
wire \ph_ctl|clk_div[1]~19 ;
wire \ph_ctl|clk_div[2]~20_combout ;
wire \ph_ctl|clk_div[2]~21 ;
wire \ph_ctl|clk_div[3]~22_combout ;
wire \ph_ctl|clk_div[3]~23 ;
wire \ph_ctl|clk_div[4]~24_combout ;
wire \ph_ctl|clk_div[4]~25 ;
wire \ph_ctl|clk_div[5]~26_combout ;
wire \ph_ctl|clk_div[5]~27 ;
wire \ph_ctl|clk_div[6]~28_combout ;
wire \ph_ctl|clk_div[6]~29 ;
wire \ph_ctl|clk_div[7]~30_combout ;
wire \ph_ctl|clk_div[7]~31 ;
wire \ph_ctl|clk_div[8]~32_combout ;
wire \ph_ctl|clk_div[8]~33 ;
wire \ph_ctl|clk_div[9]~34_combout ;
wire \ph_ctl|clk_div[9]~35 ;
wire \ph_ctl|clk_div[10]~36_combout ;
wire \ph_ctl|clk_div[10]~37 ;
wire \ph_ctl|clk_div[11]~38_combout ;
wire \ph_ctl|clk_div[11]~39 ;
wire \ph_ctl|clk_div[12]~40_combout ;
wire \ph_ctl|Equal0~5_combout ;
wire \ph_ctl|clk_div[12]~41 ;
wire \ph_ctl|clk_div[13]~42_combout ;
wire \ph_ctl|clk_div[13]~43 ;
wire \ph_ctl|clk_div[14]~44_combout ;
wire \ph_ctl|clk_div[14]~45 ;
wire \ph_ctl|clk_div[15]~46_combout ;
wire \ph_ctl|Equal0~6_combout ;
wire \ph_ctl|clk_max[7]~8_combout ;
wire \KEY[2]~input_o ;
wire \ph_ctl|always0~0_combout ;
wire \ph_ctl|clk_max[8]~0_combout ;
wire \ph_ctl|clk_max[7]~9_combout ;
wire \ph_ctl|clk_max[8]~10_combout ;
wire \ph_ctl|Equal0~3_combout ;
wire \ph_ctl|clk_max[0]~1_combout ;
wire \ph_ctl|clk_max[1]~2_combout ;
wire \ph_ctl|clk_max[1]~3_combout ;
wire \ph_ctl|Equal0~0_combout ;
wire \ph_ctl|clk_max[6]~6_combout ;
wire \ph_ctl|clk_max~4_combout ;
wire \ph_ctl|clk_max[4]~5_combout ;
wire \ph_ctl|Equal0~1_combout ;
wire \ph_ctl|clk_max[3]~7_combout ;
wire \ph_ctl|Equal0~2_combout ;
wire \ph_ctl|Equal0~4_combout ;
wire \ph_ctl|clk_10k~0_combout ;
wire \ph_ctl|clk_10k~q ;
wire \byass_data1|count_min_flag~0_combout ;
wire \byass_data1|count_min_flag~q ;
wire \byass_data1|Mux7~27_combout ;
wire \byass_data1|count_byass~10_combout ;
wire \byass_data1|output_buf[3]~1_combout ;
wire \byass_data1|count_plus_flag~0_combout ;
wire \byass_data1|count_plus_flag~q ;
wire \byass_data1|count_byass~6_combout ;
wire \byass_data1|count_byass[1]~7_combout ;
wire \byass_data1|count_byass[3]~11_combout ;
wire \byass_data1|always0~0_combout ;
wire \byass_data1|count_byass~4_combout ;
wire \byass_data1|count_byass~8_combout ;
wire \byass_data1|count_byass~9_combout ;
wire \byass_data1|count_byass~5_combout ;
wire \byass_data1|Add1~0_combout ;
wire \byass_data1|count_byass~13_combout ;
wire \byass_data1|count_byass~12_combout ;
wire \byass_data1|count_byass~14_combout ;
wire \diff_inst|in_buf_2[5]~feeder_combout ;
wire \diff_inst|recv~0_combout ;
wire \diff_inst|recv~q ;
wire \diff_inst|buf2_rdy~1_combout ;
wire \diff_inst|buf1_rdy~1_combout ;
wire \diff_inst|in_buf_1[4]~feeder_combout ;
wire \diff_inst|in_buf_2[4]~feeder_combout ;
wire \diff_inst|in_buf_1[3]~feeder_combout ;
wire \diff_inst|in_buf_2[3]~feeder_combout ;
wire \diff_inst|in_buf_2[2]~feeder_combout ;
wire \diff_inst|in_buf_1[2]~feeder_combout ;
wire \diff_inst|in_buf_2[1]~feeder_combout ;
wire \diff_inst|in_buf_1[1]~feeder_combout ;
wire \diff_inst|in_buf_2[0]~feeder_combout ;
wire \diff_inst|in_buf_1[0]~feeder_combout ;
wire \diff_inst|Add2~1 ;
wire \diff_inst|Add2~3 ;
wire \diff_inst|Add2~5 ;
wire \diff_inst|Add2~7 ;
wire \diff_inst|Add2~9 ;
wire \diff_inst|Add2~10_combout ;
wire \diff_inst|Add2~8_combout ;
wire \diff_inst|diff[4]~15 ;
wire \diff_inst|diff[5]~16_combout ;
wire \diff_inst|Add0~1 ;
wire \diff_inst|Add0~3 ;
wire \diff_inst|Add0~5 ;
wire \diff_inst|Add0~7 ;
wire \diff_inst|Add0~9 ;
wire \diff_inst|Add0~10_combout ;
wire \diff_inst|Add0~8_combout ;
wire \diff_inst|Add1~1 ;
wire \diff_inst|Add1~2_combout ;
wire \diff_inst|buf1_rdy~0_combout ;
wire \diff_inst|buf1_rdy~q ;
wire \diff_inst|buf2_rdy~0_combout ;
wire \diff_inst|buf2_rdy~q ;
wire \diff_inst|always0~0_combout ;
wire \diff_inst|in_buf_2[6]~feeder_combout ;
wire \diff_inst|in_buf_1[6]~feeder_combout ;
wire \diff_inst|Add2~11 ;
wire \diff_inst|Add2~13 ;
wire \diff_inst|Add2~14_combout ;
wire \diff_inst|Add2~12_combout ;
wire \diff_inst|diff[5]~17 ;
wire \diff_inst|diff[6]~19 ;
wire \diff_inst|diff[7]~20_combout ;
wire \diff_inst|Add0~11 ;
wire \diff_inst|Add0~13 ;
wire \diff_inst|Add0~14_combout ;
wire \diff_inst|Add0~12_combout ;
wire \diff_inst|Add1~3 ;
wire \diff_inst|Add1~5 ;
wire \diff_inst|Add1~6_combout ;
wire \diff_inst|diff_1[7]~feeder_combout ;
wire \byass_data1|Mux7~3_combout ;
wire \diff_inst|diff[4]~14_combout ;
wire \diff_inst|Add1~0_combout ;
wire \diff_inst|diff[6]~18_combout ;
wire \diff_inst|Add1~4_combout ;
wire \byass_data1|Mux4~0_combout ;
wire \byass_data1|Mux7~4_combout ;
wire \diff_inst|Add0~6_combout ;
wire \diff_inst|Add2~6_combout ;
wire \diff_inst|diff~32_combout ;
wire \diff_inst|Add2~2_combout ;
wire \diff_inst|Add0~2_combout ;
wire \diff_inst|diff~33_combout ;
wire \byass_data1|Mux6~0_combout ;
wire \diff_inst|Add2~4_combout ;
wire \diff_inst|Add0~4_combout ;
wire \diff_inst|diff~30_combout ;
wire \diff_inst|Add2~0_combout ;
wire \diff_inst|Add0~0_combout ;
wire \diff_inst|diff~31_combout ;
wire \byass_data1|Mux7~5_combout ;
wire \byass_data1|Mux7~6_combout ;
wire \byass_data1|Mux7~7_combout ;
wire \diff_inst|in_buf_1[11]~feeder_combout ;
wire \diff_inst|in_buf_2[10]~feeder_combout ;
wire \diff_inst|in_buf_1[10]~feeder_combout ;
wire \diff_inst|in_buf_2[9]~feeder_combout ;
wire \diff_inst|in_buf_1[9]~feeder_combout ;
wire \diff_inst|in_buf_2[8]~feeder_combout ;
wire \diff_inst|in_buf_1[8]~feeder_combout ;
wire \diff_inst|Add2~15 ;
wire \diff_inst|Add2~17 ;
wire \diff_inst|Add2~19 ;
wire \diff_inst|Add2~21 ;
wire \diff_inst|Add2~23 ;
wire \diff_inst|Add2~24_combout ;
wire \diff_inst|Add2~22_combout ;
wire \diff_inst|Add2~20_combout ;
wire \diff_inst|Add2~18_combout ;
wire \diff_inst|Add2~16_combout ;
wire \diff_inst|diff[7]~21 ;
wire \diff_inst|diff[8]~23 ;
wire \diff_inst|diff[9]~25 ;
wire \diff_inst|diff[10]~27 ;
wire \diff_inst|diff[11]~29 ;
wire \diff_inst|diff[12]~34_combout ;
wire \diff_inst|Add0~15 ;
wire \diff_inst|Add0~17 ;
wire \diff_inst|Add0~19 ;
wire \diff_inst|Add0~21 ;
wire \diff_inst|Add0~23 ;
wire \diff_inst|Add0~24_combout ;
wire \diff_inst|Add0~22_combout ;
wire \diff_inst|Add0~20_combout ;
wire \diff_inst|Add0~18_combout ;
wire \diff_inst|Add0~16_combout ;
wire \diff_inst|Add1~7 ;
wire \diff_inst|Add1~9 ;
wire \diff_inst|Add1~11 ;
wire \diff_inst|Add1~13 ;
wire \diff_inst|Add1~15 ;
wire \diff_inst|Add1~16_combout ;
wire \byass_data1|Mux7~8_combout ;
wire \diff_inst|diff[10]~26_combout ;
wire \diff_inst|Add1~12_combout ;
wire \diff_inst|diff[8]~22_combout ;
wire \diff_inst|Add1~8_combout ;
wire \byass_data1|Mux7~0_combout ;
wire \diff_inst|diff[9]~24_combout ;
wire \diff_inst|Add1~10_combout ;
wire \diff_inst|diff[11]~28_combout ;
wire \diff_inst|Add1~14_combout ;
wire \byass_data1|Mux7~1_combout ;
wire \byass_data1|Mux7~2_combout ;
wire \byass_data1|Mux7~9_combout ;
wire \byass_data1|Mux6~3_combout ;
wire \byass_data1|Mux6~4_combout ;
wire \byass_data1|output_buf[3]~0_combout ;
wire \diff_inst|Add2~25 ;
wire \diff_inst|Add2~26_combout ;
wire \diff_inst|diff[12]~35 ;
wire \diff_inst|diff[13]~36_combout ;
wire \diff_inst|Add0~25 ;
wire \diff_inst|Add0~26_combout ;
wire \diff_inst|Add1~17 ;
wire \diff_inst|Add1~18_combout ;
wire \byass_data1|Mux7~12_combout ;
wire \byass_data1|Mux7~13_combout ;
wire \byass_data1|Mux6~1_combout ;
wire \byass_data1|Mux7~10_combout ;
wire \byass_data1|Mux7~11_combout ;
wire \byass_data1|Mux6~2_combout ;
wire \byass_data1|Mux6~5_combout ;
wire \byass_data1|Mux4~1_combout ;
wire \byass_data1|Mux5~2_combout ;
wire \byass_data1|Mux7~14_combout ;
wire \byass_data1|Mux7~15_combout ;
wire \diff_inst|Add2~27 ;
wire \diff_inst|Add2~28_combout ;
wire \diff_inst|diff[13]~37 ;
wire \diff_inst|diff[14]~38_combout ;
wire \diff_inst|Add0~27 ;
wire \diff_inst|Add0~28_combout ;
wire \diff_inst|Add1~19 ;
wire \diff_inst|Add1~20_combout ;
wire \diff_inst|diff_1[14]~feeder_combout ;
wire \byass_data1|Mux7~16_combout ;
wire \byass_data1|Mux7~17_combout ;
wire \byass_data1|Mux5~0_combout ;
wire \byass_data1|Mux5~1_combout ;
wire \byass_data1|Mux5~3_combout ;
wire \byass_data1|Mux4~4_combout ;
wire \diff_inst|Add2~29 ;
wire \diff_inst|Add2~30_combout ;
wire \diff_inst|diff[14]~39 ;
wire \diff_inst|diff[15]~40_combout ;
wire \diff_inst|Add0~29 ;
wire \diff_inst|Add0~30_combout ;
wire \diff_inst|Add1~21 ;
wire \diff_inst|Add1~22_combout ;
wire \byass_data1|Mux7~20_combout ;
wire \byass_data1|Mux7~18_combout ;
wire \byass_data1|Mux7~19_combout ;
wire \byass_data1|Mux4~2_combout ;
wire \byass_data1|Mux4~3_combout ;
wire \byass_data1|Mux4~5_combout ;
wire \byass_data1|Mux3~0_combout ;
wire \byass_data1|Mux7~21_combout ;
wire \byass_data1|output_buf[4]~2_combout ;
wire \diff_inst|Add2~31 ;
wire \diff_inst|Add2~32_combout ;
wire \diff_inst|diff[15]~41 ;
wire \diff_inst|diff[16]~42_combout ;
wire \diff_inst|Add0~31 ;
wire \diff_inst|Add0~32_combout ;
wire \diff_inst|Add1~23 ;
wire \diff_inst|Add1~24_combout ;
wire \diff_inst|diff_1[16]~feeder_combout ;
wire \byass_data1|Mux3~1_combout ;
wire \byass_data1|Mux3~2_combout ;
wire \byass_data1|Mux3~3_combout ;
wire \byass_data1|Mux7~22_combout ;
wire \diff_inst|diff[16]~43 ;
wire \diff_inst|diff[17]~44_combout ;
wire \diff_inst|Add1~25 ;
wire \diff_inst|Add1~26_combout ;
wire \diff_inst|diff_1[17]~feeder_combout ;
wire \byass_data1|Mux2~1_combout ;
wire \byass_data1|Mux2~2_combout ;
wire \byass_data1|Mux2~0_combout ;
wire \byass_data1|Mux2~3_combout ;
wire \byass_data1|Mux1~0_combout ;
wire \byass_data1|Mux7~23_combout ;
wire \byass_data1|Mux1~1_combout ;
wire \byass_data1|Mux1~2_combout ;
wire \byass_data1|Mux1~3_combout ;
wire \byass_data1|Mux7~24_combout ;
wire \byass_data1|Mux7~25_combout ;
wire \byass_data1|Mux7~26_combout ;
wire \byass_data1|Mux0~0_combout ;
wire \byass_data1|Mux0~1_combout ;
wire \diff_inst|out_valid~q ;
wire \diff_inst|wr_delay[1]~feeder_combout ;
wire \diff_inst|wr_delay[2]~feeder_combout ;
wire \diff_inst|wr_delay[3]~feeder_combout ;
wire \diff_inst|wr_delay[5]~feeder_combout ;
wire \diff_inst|wr_delay[7]~feeder_combout ;
wire \diff_inst|wr_delay[8]~feeder_combout ;
wire \diff_inst|wr_delay[9]~feeder_combout ;
wire \diff_inst|wr_delay[10]~feeder_combout ;
wire \diff_inst|WideAnd0~1_combout ;
wire \diff_inst|WideAnd0~3_combout ;
wire \diff_inst|WideAnd0~2_combout ;
wire \diff_inst|wr_delay[12]~feeder_combout ;
wire \diff_inst|wr_delay[13]~feeder_combout ;
wire \diff_inst|wr_delay[14]~feeder_combout ;
wire \diff_inst|WideAnd0~0_combout ;
wire \diff_inst|WideAnd0~4_combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0_combout ;
wire \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ;
wire \spi_data_transm1|clkout~0_combout ;
wire \spi_data_transm1|clkout~q ;
wire \spi_data_transm1|clkout_prev~feeder_combout ;
wire \spi_data_transm1|clkout_prev~q ;
wire \spi_data_transm1|spi_write~0_combout ;
wire \spi_data_transm1|spi_write~q ;
wire \spi_data_transm1|spi_write_prev~feeder_combout ;
wire \spi_data_transm1|spi_write_prev~q ;
wire \spi_data_transm1|spi_state~43_combout ;
wire \spi_data_transm1|spi_state.00001~q ;
wire \spi_data_transm1|spi_state.00010~q ;
wire \spi_data_transm1|spi_state.00011~q ;
wire \spi_data_transm1|spi_state.00100~q ;
wire \spi_data_transm1|spi_state.00101~q ;
wire \spi_data_transm1|spi_state.00110~q ;
wire \spi_data_transm1|spi_state.00111~q ;
wire \spi_data_transm1|spi_state.01000~feeder_combout ;
wire \spi_data_transm1|spi_state.01000~q ;
wire \spi_data_transm1|spi_state.01001~feeder_combout ;
wire \spi_data_transm1|spi_state.01001~q ;
wire \spi_data_transm1|spi_state.01010~q ;
wire \spi_data_transm1|spi_state.01011~q ;
wire \spi_data_transm1|spi_state.01100~q ;
wire \spi_data_transm1|spi_state.01101~q ;
wire \spi_data_transm1|spi_state.01110~q ;
wire \spi_data_transm1|spi_state.01111~feeder_combout ;
wire \spi_data_transm1|spi_state.01111~q ;
wire \spi_data_transm1|spi_state.10000~q ;
wire \spi_data_transm1|spi_state.10001~feeder_combout ;
wire \spi_data_transm1|spi_state.10001~q ;
wire \spi_data_transm1|Selector0~0_combout ;
wire \spi_data_transm1|spi_state.00000~q ;
wire \spi_data_transm1|Selector17~1_combout ;
wire \spi_data_transm1|Selector17~3_combout ;
wire \spi_data_transm1|Selector17~2_combout ;
wire \spi_data_transm1|Selector17~0_combout ;
wire \spi_data_transm1|Selector17~4_combout ;
wire \spi_data_transm1|Selector17~8_combout ;
wire \spi_data_transm1|Selector17~7_combout ;
wire \spi_data_transm1|Selector17~6_combout ;
wire \spi_data_transm1|Selector17~5_combout ;
wire \spi_data_transm1|Selector17~9_combout ;
wire \spi_data_transm1|Selector17~10_combout ;
wire \spi_data_transm1|spi_mosi~q ;
wire \spi_data_transm1|Selector18~0_combout ;
wire \spi_data_transm1|spi_ss~q ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr ;
wire [9:0] \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter ;
wire [2:0] \tdc_inst_0|gen[1].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[1].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[2].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[2].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[3].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[3].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[4].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[4].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[5].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[5].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[6].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[6].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[7].tc_inst|n_data_rdy ;
wire [2:0] \tdc_inst_0|gen[7].tc_inst|p_data_rdy ;
wire [15:0] clk_div2;
wire [15:0] clk_div;
wire [1:0] \ph_ctl|key_ctl_q ;
wire [1:0] \ph_ctl|key_ctl_d ;
wire [15:0] \ph_ctl|clk_max ;
wire [15:0] \ph_ctl|clk_div ;
wire [4:0] \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \dm_inst|cycle_ctr ;
wire [6:0] \dm_inst|ctr ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tp_reg ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tn_reg ;
wire [2:0] \tdc_inst_0|gen[0].tc_inst|p_data_rdy ;
wire [2:0] \tdc_inst_0|gen[0].tc_inst|n_data_rdy ;
wire [9:0] \tdc_inst_0|gen[0].tc_inst|ip_reg ;
wire [9:0] \tdc_inst_0|gen[0].tc_inst|int_out ;
wire [9:0] \tdc_inst_0|gen[0].tc_inst|in_reg ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|hp_reg ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|hn_reg ;
wire [6:0] \tdc_inst_0|gen[0].tc_inst|fr_sum ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out ;
wire [5:0] \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr ;
wire [9:0] \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter ;
wire [1:0] \tdc_inst_0|fr_sync|lr_wrdata ;
wire [7:0] \tdc_inst_0|fr_sync|data_wr ;
wire [19:0] \tdc_inst_0|mlt_inst|sum_st_4 ;
wire [4:0] \tdc_inst_0|mlt_inst|lr_ena ;
wire [9:0] \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node ;
wire [9:0] \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe ;
wire [15:0] \diff_inst|wr_delay ;
wire [19:0] \diff_inst|in_buf_2 ;
wire [19:0] \diff_inst|in_buf_1 ;
wire [20:0] \diff_inst|diff_1 ;
wire [20:0] \diff_inst|diff ;
wire [7:0] \byass_data1|output_buf ;
wire [3:0] \byass_data1|count_byass ;
wire [8:0] \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \singen1|altsyncram_component|auto_generated|q_a ;

wire [17:0] \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus ;

assign \singen1|altsyncram_component|auto_generated|q_a [0] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \singen1|altsyncram_component|auto_generated|q_a [1] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \singen1|altsyncram_component|auto_generated|q_a [2] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \singen1|altsyncram_component|auto_generated|q_a [3] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \singen1|altsyncram_component|auto_generated|q_a [4] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \singen1|altsyncram_component|auto_generated|q_a [5] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \singen1|altsyncram_component|auto_generated|q_a [6] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \singen1|altsyncram_component|auto_generated|q_a [7] = \singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X21_Y29_N16
cycloneiii_io_obuf \LED[0]~output (
	.i(\WideOr0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \LED[1]~output (
	.i(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneiii_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneiii_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneiii_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneiii_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneiii_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneiii_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneiii_io_obuf \MOD~output (
	.i(\ph_ctl|clk_10k~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MOD),
	.obar());
// synopsys translate_off
defparam \MOD~output .bus_hold = "false";
defparam \MOD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneiii_io_obuf \MOD_STATIC~output (
	.i(\clk_10k~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MOD_STATIC),
	.obar());
// synopsys translate_off
defparam \MOD_STATIC~output .bus_hold = "false";
defparam \MOD_STATIC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneiii_io_obuf \TRIG~output (
	.i(\tdc_input_signal~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TRIG),
	.obar());
// synopsys translate_off
defparam \TRIG~output .bus_hold = "false";
defparam \TRIG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiii_io_obuf \DAC_OUT[0]~output (
	.i(\byass_data1|output_buf [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[0]~output .bus_hold = "false";
defparam \DAC_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneiii_io_obuf \DAC_OUT[1]~output (
	.i(\byass_data1|output_buf [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[1]~output .bus_hold = "false";
defparam \DAC_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiii_io_obuf \DAC_OUT[2]~output (
	.i(\byass_data1|output_buf [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[2]~output .bus_hold = "false";
defparam \DAC_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiii_io_obuf \DAC_OUT[3]~output (
	.i(\byass_data1|output_buf [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[3]~output .bus_hold = "false";
defparam \DAC_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiii_io_obuf \DAC_OUT[4]~output (
	.i(\byass_data1|output_buf [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[4]~output .bus_hold = "false";
defparam \DAC_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneiii_io_obuf \DAC_OUT[5]~output (
	.i(\byass_data1|output_buf [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[5]~output .bus_hold = "false";
defparam \DAC_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneiii_io_obuf \DAC_OUT[6]~output (
	.i(\byass_data1|output_buf [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[6]~output .bus_hold = "false";
defparam \DAC_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiii_io_obuf \DAC_OUT[7]~output (
	.i(\byass_data1|output_buf [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \DAC_OUT[7]~output .bus_hold = "false";
defparam \DAC_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneiii_io_obuf \DAC_WR~output (
	.i(\diff_inst|WideAnd0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_WR),
	.obar());
// synopsys translate_off
defparam \DAC_WR~output .bus_hold = "false";
defparam \DAC_WR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneiii_io_obuf \DAC2_DB[0]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[0]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[0]~output .bus_hold = "false";
defparam \DAC2_DB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneiii_io_obuf \DAC2_DB[1]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[1]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[1]~output .bus_hold = "false";
defparam \DAC2_DB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \DAC2_DB[2]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[2]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[2]~output .bus_hold = "false";
defparam \DAC2_DB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiii_io_obuf \DAC2_DB[3]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[3]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[3]~output .bus_hold = "false";
defparam \DAC2_DB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiii_io_obuf \DAC2_DB[4]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[4]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[4]~output .bus_hold = "false";
defparam \DAC2_DB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneiii_io_obuf \DAC2_DB[5]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[5]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[5]~output .bus_hold = "false";
defparam \DAC2_DB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneiii_io_obuf \DAC2_DB[6]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[6]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[6]~output .bus_hold = "false";
defparam \DAC2_DB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneiii_io_obuf \DAC2_DB[7]~output (
	.i(\singen1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_DB[7]),
	.obar());
// synopsys translate_off
defparam \DAC2_DB[7]~output .bus_hold = "false";
defparam \DAC2_DB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiii_io_obuf \DAC2_WR~output (
	.i(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC2_WR),
	.obar());
// synopsys translate_off
defparam \DAC2_WR~output .bus_hold = "false";
defparam \DAC2_WR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiii_io_obuf \TEST_SIGNAL~output (
	.i(\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TEST_SIGNAL),
	.obar());
// synopsys translate_off
defparam \TEST_SIGNAL~output .bus_hold = "false";
defparam \TEST_SIGNAL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneiii_io_obuf \TEST_SIGNAL2~output (
	.i(\clk_10k~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TEST_SIGNAL2),
	.obar());
// synopsys translate_off
defparam \TEST_SIGNAL2~output .bus_hold = "false";
defparam \TEST_SIGNAL2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneiii_io_obuf \SPI3_CLK~output (
	.i(\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_CLK),
	.obar());
// synopsys translate_off
defparam \SPI3_CLK~output .bus_hold = "false";
defparam \SPI3_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneiii_io_obuf \SPI3_MOSI~output (
	.i(\spi_data_transm1|spi_mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_MOSI),
	.obar());
// synopsys translate_off
defparam \SPI3_MOSI~output .bus_hold = "false";
defparam \SPI3_MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneiii_io_obuf \SPI3_SS~output (
	.i(!\spi_data_transm1|spi_ss~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_SS),
	.obar());
// synopsys translate_off
defparam \SPI3_SS~output .bus_hold = "false";
defparam \SPI3_SS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneiii_pll \cb_inst|pll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[0]~input_o ),
	.pfdena(vcc),
	.fbin(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 3;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_high = 2;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 2;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_low = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_high = 2;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_low = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "odd";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 6;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_high = 60;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 61;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_low = 60;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "even";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 4;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "625";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c3";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 4;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "1250";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "c2";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 4;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "1875";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "c4";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 10;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "100000";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5773;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \cb_inst|pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|state.st_ret_clock~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|state.st_ret_clock~feeder_combout  = \tdc_inst_0|fr_sync|state.st_read_data~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|state.st_ret_clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_ret_clock~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|state.st_ret_clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \tdc_inst_0|fr_sync|state.st_ret_clock (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|state.st_ret_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_ret_clock .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_ret_clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[0][0]~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[0][0]~0_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[0][0]~0 .lut_mask = 16'h00FF;
defparam \tdc_inst_0|fr_sync|lr_ena[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \tdc_inst_0|fr_sync|lr_ena[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[0][0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \tdc_inst_0|fr_sync|lr_ena[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|lr_ena[0][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneiii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = clk_div[0] $ (VCC)
// \Add0~1  = CARRY(clk_div[0])

	.dataa(gnd),
	.datab(clk_div[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \clk_div[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[0] .is_wysiwyg = "true";
defparam \clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneiii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (clk_div[1] & (!\Add0~1 )) # (!clk_div[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!clk_div[1]))

	.dataa(gnd),
	.datab(clk_div[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \clk_div[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[1] .is_wysiwyg = "true";
defparam \clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_cout  = CARRY((clk_div[0] & clk_div[1]))

	.dataa(clk_div[0]),
	.datab(clk_div[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1_cout ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h0088;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneiii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (clk_div2[2] & (!\Add1~1_cout )) # (!clk_div2[2] & ((\Add1~1_cout ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1_cout ) # (!clk_div2[2]))

	.dataa(gnd),
	.datab(clk_div2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1_cout ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \clk_div2[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[2] .is_wysiwyg = "true";
defparam \clk_div2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneiii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (clk_div2[3] & (\Add1~3  $ (GND))) # (!clk_div2[3] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((clk_div2[3] & !\Add1~3 ))

	.dataa(clk_div2[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiii_lcell_comb \clk_div2~4 (
// Equation(s):
// \clk_div2~4_combout  = (!\Equal1~4_combout  & \Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~4_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\clk_div2~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div2~4 .lut_mask = 16'h0F00;
defparam \clk_div2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \clk_div2[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[3] .is_wysiwyg = "true";
defparam \clk_div2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (clk_div2[4] & (!\Add1~5 )) # (!clk_div2[4] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!clk_div2[4]))

	.dataa(gnd),
	.datab(clk_div2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \clk_div2[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[4] .is_wysiwyg = "true";
defparam \clk_div2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (clk_div2[5] & (\Add1~7  $ (GND))) # (!clk_div2[5] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((clk_div2[5] & !\Add1~7 ))

	.dataa(clk_div2[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \clk_div2[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[5] .is_wysiwyg = "true";
defparam \clk_div2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (clk_div2[6] & (!\Add1~9 )) # (!clk_div2[6] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!clk_div2[6]))

	.dataa(clk_div2[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \clk_div2[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[6] .is_wysiwyg = "true";
defparam \clk_div2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneiii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (clk_div2[7] & (\Add1~11  $ (GND))) # (!clk_div2[7] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((clk_div2[7] & !\Add1~11 ))

	.dataa(clk_div2[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiii_lcell_comb \clk_div2~3 (
// Equation(s):
// \clk_div2~3_combout  = (!\Equal1~4_combout  & \Add1~12_combout )

	.dataa(gnd),
	.datab(\Equal1~4_combout ),
	.datac(\Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_div2~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div2~3 .lut_mask = 16'h3030;
defparam \clk_div2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \clk_div2[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div2~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[7] .is_wysiwyg = "true";
defparam \clk_div2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (clk_div2[8] & (!\Add1~13 )) # (!clk_div2[8] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!clk_div2[8]))

	.dataa(clk_div2[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiii_lcell_comb \clk_div2~2 (
// Equation(s):
// \clk_div2~2_combout  = (!\Equal1~4_combout  & \Add1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~4_combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\clk_div2~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div2~2 .lut_mask = 16'h0F00;
defparam \clk_div2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \clk_div2[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[8] .is_wysiwyg = "true";
defparam \clk_div2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneiii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (clk_div2[9] & (\Add1~15  $ (GND))) # (!clk_div2[9] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((clk_div2[9] & !\Add1~15 ))

	.dataa(gnd),
	.datab(clk_div2[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiii_lcell_comb \clk_div2~1 (
// Equation(s):
// \clk_div2~1_combout  = (!\Equal1~4_combout  & \Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~4_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\clk_div2~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div2~1 .lut_mask = 16'h0F00;
defparam \clk_div2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \clk_div2[9] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[9] .is_wysiwyg = "true";
defparam \clk_div2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (clk_div2[9] & (clk_div2[7] & (!clk_div2[6] & clk_div2[8])))

	.dataa(clk_div2[9]),
	.datab(clk_div2[7]),
	.datac(clk_div2[6]),
	.datad(clk_div2[8]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0800;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (clk_div2[10] & (!\Add1~17 )) # (!clk_div2[10] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!clk_div2[10]))

	.dataa(gnd),
	.datab(clk_div2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \clk_div2[10] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[10] .is_wysiwyg = "true";
defparam \clk_div2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (clk_div2[11] & (\Add1~19  $ (GND))) # (!clk_div2[11] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((clk_div2[11] & !\Add1~19 ))

	.dataa(clk_div2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \clk_div2[11] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[11] .is_wysiwyg = "true";
defparam \clk_div2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (clk_div2[12] & (!\Add1~21 )) # (!clk_div2[12] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!clk_div2[12]))

	.dataa(gnd),
	.datab(clk_div2[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiii_lcell_comb \clk_div2~0 (
// Equation(s):
// \clk_div2~0_combout  = (!\Equal1~4_combout  & \Add1~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~4_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\clk_div2~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div2~0 .lut_mask = 16'h0F00;
defparam \clk_div2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \clk_div2[12] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[12] .is_wysiwyg = "true";
defparam \clk_div2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (clk_div2[13] & (\Add1~23  $ (GND))) # (!clk_div2[13] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((clk_div2[13] & !\Add1~23 ))

	.dataa(clk_div2[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hA50A;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \clk_div2[13] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[13] .is_wysiwyg = "true";
defparam \clk_div2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!clk_div2[11] & (clk_div2[12] & (!clk_div2[13] & !clk_div2[10])))

	.dataa(clk_div2[11]),
	.datab(clk_div2[12]),
	.datac(clk_div2[13]),
	.datad(clk_div2[10]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0004;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (clk_div2[2] & (!clk_div2[5] & (!clk_div2[4] & !clk_div2[3])))

	.dataa(clk_div2[2]),
	.datab(clk_div2[5]),
	.datac(clk_div2[4]),
	.datad(clk_div2[3]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0002;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (clk_div2[14] & (!\Add1~25 )) # (!clk_div2[14] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!clk_div2[14]))

	.dataa(gnd),
	.datab(clk_div2[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \clk_div2[14] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[14] .is_wysiwyg = "true";
defparam \clk_div2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = clk_div2[15] $ (!\Add1~27 )

	.dataa(clk_div2[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hA5A5;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \clk_div2[15] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div2[15] .is_wysiwyg = "true";
defparam \clk_div2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (clk_div[0] & (!clk_div2[14] & (!clk_div2[15] & clk_div[1])))

	.dataa(clk_div[0]),
	.datab(clk_div2[14]),
	.datac(clk_div2[15]),
	.datad(clk_div[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0200;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~2_combout  & (\Equal1~1_combout  & (\Equal1~3_combout  & \Equal1~0_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiii_lcell_comb \clk_20k~0 (
// Equation(s):
// \clk_20k~0_combout  = \Equal1~4_combout  $ (\clk_20k~q )

	.dataa(gnd),
	.datab(\Equal1~4_combout ),
	.datac(\clk_20k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_20k~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_20k~0 .lut_mask = 16'h3C3C;
defparam \clk_20k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas clk_20k(
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_20k~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_20k~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_20k.is_wysiwyg = "true";
defparam clk_20k.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[0][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[0][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[0][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \tdc_inst_0|lr_mod[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[0][1]~feeder_combout  = \tdc_inst_0|lr_mod[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \tdc_inst_0|lr_mod[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \tdc_inst_0|gen[0].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[0][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[0][1]~q  & !\tdc_inst_0|gen[0].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|mod_posedge .lut_mask = 16'h00F0;
defparam \tdc_inst_0|gen[0].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[0][1]~q  & \tdc_inst_0|gen[0].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|mod_negedge .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneiii_io_ibuf \SIGNAL~input (
	.i(SIGNAL),
	.ibar(gnd),
	.o(\SIGNAL~input_o ));
// synopsys translate_off
defparam \SIGNAL~input .bus_hold = "false";
defparam \SIGNAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneiii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (clk_div[2] & (\Add0~3  $ (GND))) # (!clk_div[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((clk_div[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(clk_div[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \clk_div[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[2] .is_wysiwyg = "true";
defparam \clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneiii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (clk_div[3] & (!\Add0~5 )) # (!clk_div[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!clk_div[3]))

	.dataa(clk_div[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \clk_div[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[3] .is_wysiwyg = "true";
defparam \clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneiii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (clk_div[4] & (\Add0~7  $ (GND))) # (!clk_div[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((clk_div[4] & !\Add0~7 ))

	.dataa(clk_div[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cycloneiii_lcell_comb \clk_div~4 (
// Equation(s):
// \clk_div~4_combout  = (\Add0~8_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~8_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\clk_div~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div~4 .lut_mask = 16'h00F0;
defparam \clk_div~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \clk_div[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[4] .is_wysiwyg = "true";
defparam \clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneiii_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (clk_div[5] & (!\Add0~9 )) # (!clk_div[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!clk_div[5]))

	.dataa(clk_div[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \clk_div[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[5] .is_wysiwyg = "true";
defparam \clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneiii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (clk_div[6] & (\Add0~11  $ (GND))) # (!clk_div[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((clk_div[6] & !\Add0~11 ))

	.dataa(clk_div[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \clk_div[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[6] .is_wysiwyg = "true";
defparam \clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneiii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (clk_div[7] & (!\Add0~13 )) # (!clk_div[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!clk_div[7]))

	.dataa(gnd),
	.datab(clk_div[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \clk_div[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[7] .is_wysiwyg = "true";
defparam \clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneiii_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (clk_div[8] & (\Add0~15  $ (GND))) # (!clk_div[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((clk_div[8] & !\Add0~15 ))

	.dataa(clk_div[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneiii_lcell_comb \clk_div~3 (
// Equation(s):
// \clk_div~3_combout  = (!\Equal0~4_combout  & \Add0~16_combout )

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\clk_div~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div~3 .lut_mask = 16'h3300;
defparam \clk_div~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \clk_div[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[8] .is_wysiwyg = "true";
defparam \clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneiii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (clk_div[9] & (!\Add0~17 )) # (!clk_div[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!clk_div[9]))

	.dataa(clk_div[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneiii_lcell_comb \clk_div~2 (
// Equation(s):
// \clk_div~2_combout  = (!\Equal0~4_combout  & \Add0~18_combout )

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(gnd),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\clk_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div~2 .lut_mask = 16'h3300;
defparam \clk_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N27
dffeas \clk_div[9] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[9] .is_wysiwyg = "true";
defparam \clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cycloneiii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (clk_div[9] & (!clk_div[7] & (!clk_div[6] & clk_div[8])))

	.dataa(clk_div[9]),
	.datab(clk_div[7]),
	.datac(clk_div[6]),
	.datad(clk_div[8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0200;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneiii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (clk_div[10] & (\Add0~19  $ (GND))) # (!clk_div[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((clk_div[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(clk_div[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneiii_lcell_comb \clk_div~1 (
// Equation(s):
// \clk_div~1_combout  = (\Add0~20_combout  & !\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~20_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\clk_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div~1 .lut_mask = 16'h00F0;
defparam \clk_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \clk_div[10] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[10] .is_wysiwyg = "true";
defparam \clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneiii_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (clk_div[11] & (!\Add0~21 )) # (!clk_div[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!clk_div[11]))

	.dataa(clk_div[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \clk_div[11] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[11] .is_wysiwyg = "true";
defparam \clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneiii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (clk_div[12] & (\Add0~23  $ (GND))) # (!clk_div[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((clk_div[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(clk_div[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \clk_div[12] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[12] .is_wysiwyg = "true";
defparam \clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneiii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (clk_div[13] & (!\Add0~25 )) # (!clk_div[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!clk_div[13]))

	.dataa(clk_div[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cycloneiii_lcell_comb \clk_div~0 (
// Equation(s):
// \clk_div~0_combout  = (!\Equal0~4_combout  & \Add0~26_combout )

	.dataa(gnd),
	.datab(\Equal0~4_combout ),
	.datac(gnd),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_div~0 .lut_mask = 16'h3300;
defparam \clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \clk_div[13] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_div~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[13] .is_wysiwyg = "true";
defparam \clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneiii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (clk_div[13] & (!clk_div[11] & (!clk_div[12] & clk_div[10])))

	.dataa(clk_div[13]),
	.datab(clk_div[11]),
	.datac(clk_div[12]),
	.datad(clk_div[10]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneiii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (clk_div[2] & (!clk_div[4] & (!clk_div[5] & clk_div[3])))

	.dataa(clk_div[2]),
	.datab(clk_div[4]),
	.datac(clk_div[5]),
	.datad(clk_div[3]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0200;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneiii_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (clk_div[14] & (\Add0~27  $ (GND))) # (!clk_div[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((clk_div[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(clk_div[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \clk_div[14] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[14] .is_wysiwyg = "true";
defparam \clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneiii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = clk_div[15] $ (\Add0~29 )

	.dataa(clk_div[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5A;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \clk_div[15] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_div[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_div[15] .is_wysiwyg = "true";
defparam \clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cycloneiii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (clk_div[1] & (clk_div[0] & (!clk_div[15] & !clk_div[14])))

	.dataa(clk_div[1]),
	.datab(clk_div[0]),
	.datac(clk_div[15]),
	.datad(clk_div[14]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0008;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneiii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~1_combout  & (\Equal0~3_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneiii_lcell_comb \clk_10k~0 (
// Equation(s):
// \clk_10k~0_combout  = \clk_10k~q  $ (\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_10k~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\clk_10k~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_10k~0 .lut_mask = 16'h0FF0;
defparam \clk_10k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N29
dffeas clk_10k(
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clk_10k~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_10k~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_10k.is_wysiwyg = "true";
defparam clk_10k.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneiii_lcell_comb \dm_inst|mod_d~feeder (
// Equation(s):
// \dm_inst|mod_d~feeder_combout  = \clk_10k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_10k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dm_inst|mod_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|mod_d~feeder .lut_mask = 16'hF0F0;
defparam \dm_inst|mod_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \dm_inst|mod_d (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|mod_d~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|mod_d .is_wysiwyg = "true";
defparam \dm_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneiii_lcell_comb \dm_inst|state.st_wait~0 (
// Equation(s):
// \dm_inst|state.st_wait~0_combout  = (\dm_inst|state.st_wait~q ) # (\clk_10k~q  $ (\dm_inst|mod_d~q ))

	.dataa(\clk_10k~q ),
	.datab(gnd),
	.datac(\dm_inst|state.st_wait~q ),
	.datad(\dm_inst|mod_d~q ),
	.cin(gnd),
	.combout(\dm_inst|state.st_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|state.st_wait~0 .lut_mask = 16'hF5FA;
defparam \dm_inst|state.st_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \dm_inst|state.st_wait (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|state.st_wait~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|state.st_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|state.st_wait .is_wysiwyg = "true";
defparam \dm_inst|state.st_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneiii_lcell_comb \dm_inst|state.st_mf~feeder (
// Equation(s):
// \dm_inst|state.st_mf~feeder_combout  = \dm_inst|state.st_hf~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dm_inst|state.st_hf~q ),
	.cin(gnd),
	.combout(\dm_inst|state.st_mf~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|state.st_mf~feeder .lut_mask = 16'hFF00;
defparam \dm_inst|state.st_mf~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \dm_inst|state.st_mf (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|state.st_mf~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dm_inst|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|state.st_mf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|state.st_mf .is_wysiwyg = "true";
defparam \dm_inst|state.st_mf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneiii_lcell_comb \dm_inst|cycle_ctr[0]~12 (
// Equation(s):
// \dm_inst|cycle_ctr[0]~12_combout  = \dm_inst|cycle_ctr [0] $ (VCC)
// \dm_inst|cycle_ctr[0]~13  = CARRY(\dm_inst|cycle_ctr [0])

	.dataa(\dm_inst|cycle_ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dm_inst|cycle_ctr[0]~12_combout ),
	.cout(\dm_inst|cycle_ctr[0]~13 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[0]~12 .lut_mask = 16'h55AA;
defparam \dm_inst|cycle_ctr[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneiii_lcell_comb \dm_inst|ctr[0]~7 (
// Equation(s):
// \dm_inst|ctr[0]~7_combout  = \dm_inst|ctr [0] $ (VCC)
// \dm_inst|ctr[0]~8  = CARRY(\dm_inst|ctr [0])

	.dataa(gnd),
	.datab(\dm_inst|ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dm_inst|ctr[0]~7_combout ),
	.cout(\dm_inst|ctr[0]~8 ));
// synopsys translate_off
defparam \dm_inst|ctr[0]~7 .lut_mask = 16'h33CC;
defparam \dm_inst|ctr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneiii_lcell_comb \dm_inst|ctr[2]~11 (
// Equation(s):
// \dm_inst|ctr[2]~11_combout  = (\dm_inst|ctr [2] & (\dm_inst|ctr[1]~10  $ (GND))) # (!\dm_inst|ctr [2] & (!\dm_inst|ctr[1]~10  & VCC))
// \dm_inst|ctr[2]~12  = CARRY((\dm_inst|ctr [2] & !\dm_inst|ctr[1]~10 ))

	.dataa(gnd),
	.datab(\dm_inst|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|ctr[1]~10 ),
	.combout(\dm_inst|ctr[2]~11_combout ),
	.cout(\dm_inst|ctr[2]~12 ));
// synopsys translate_off
defparam \dm_inst|ctr[2]~11 .lut_mask = 16'hC30C;
defparam \dm_inst|ctr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneiii_lcell_comb \dm_inst|ctr[3]~13 (
// Equation(s):
// \dm_inst|ctr[3]~13_combout  = (\dm_inst|ctr [3] & (!\dm_inst|ctr[2]~12 )) # (!\dm_inst|ctr [3] & ((\dm_inst|ctr[2]~12 ) # (GND)))
// \dm_inst|ctr[3]~14  = CARRY((!\dm_inst|ctr[2]~12 ) # (!\dm_inst|ctr [3]))

	.dataa(\dm_inst|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|ctr[2]~12 ),
	.combout(\dm_inst|ctr[3]~13_combout ),
	.cout(\dm_inst|ctr[3]~14 ));
// synopsys translate_off
defparam \dm_inst|ctr[3]~13 .lut_mask = 16'h5A5F;
defparam \dm_inst|ctr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \dm_inst|ctr[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[3]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[3] .is_wysiwyg = "true";
defparam \dm_inst|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneiii_lcell_comb \dm_inst|ctr[4]~15 (
// Equation(s):
// \dm_inst|ctr[4]~15_combout  = (\dm_inst|ctr [4] & (\dm_inst|ctr[3]~14  $ (GND))) # (!\dm_inst|ctr [4] & (!\dm_inst|ctr[3]~14  & VCC))
// \dm_inst|ctr[4]~16  = CARRY((\dm_inst|ctr [4] & !\dm_inst|ctr[3]~14 ))

	.dataa(gnd),
	.datab(\dm_inst|ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|ctr[3]~14 ),
	.combout(\dm_inst|ctr[4]~15_combout ),
	.cout(\dm_inst|ctr[4]~16 ));
// synopsys translate_off
defparam \dm_inst|ctr[4]~15 .lut_mask = 16'hC30C;
defparam \dm_inst|ctr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \dm_inst|ctr[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[4]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[4] .is_wysiwyg = "true";
defparam \dm_inst|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneiii_lcell_comb \dm_inst|LessThan0~2 (
// Equation(s):
// \dm_inst|LessThan0~2_combout  = (!\dm_inst|ctr [3] & (!\dm_inst|ctr [4] & ((\dm_inst|state.st_hf~q ) # (!\dm_inst|state.st_wait~q ))))

	.dataa(\dm_inst|state.st_wait~q ),
	.datab(\dm_inst|state.st_hf~q ),
	.datac(\dm_inst|ctr [3]),
	.datad(\dm_inst|ctr [4]),
	.cin(gnd),
	.combout(\dm_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|LessThan0~2 .lut_mask = 16'h000D;
defparam \dm_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneiii_lcell_comb \dm_inst|ctr[5]~17 (
// Equation(s):
// \dm_inst|ctr[5]~17_combout  = (\dm_inst|ctr [5] & (!\dm_inst|ctr[4]~16 )) # (!\dm_inst|ctr [5] & ((\dm_inst|ctr[4]~16 ) # (GND)))
// \dm_inst|ctr[5]~18  = CARRY((!\dm_inst|ctr[4]~16 ) # (!\dm_inst|ctr [5]))

	.dataa(\dm_inst|ctr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|ctr[4]~16 ),
	.combout(\dm_inst|ctr[5]~17_combout ),
	.cout(\dm_inst|ctr[5]~18 ));
// synopsys translate_off
defparam \dm_inst|ctr[5]~17 .lut_mask = 16'h5A5F;
defparam \dm_inst|ctr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \dm_inst|ctr[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[5]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[5] .is_wysiwyg = "true";
defparam \dm_inst|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneiii_lcell_comb \dm_inst|ctr[6]~19 (
// Equation(s):
// \dm_inst|ctr[6]~19_combout  = \dm_inst|ctr[5]~18  $ (!\dm_inst|ctr [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dm_inst|ctr [6]),
	.cin(\dm_inst|ctr[5]~18 ),
	.combout(\dm_inst|ctr[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|ctr[6]~19 .lut_mask = 16'hF00F;
defparam \dm_inst|ctr[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N29
dffeas \dm_inst|ctr[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[6]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[6] .is_wysiwyg = "true";
defparam \dm_inst|ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneiii_lcell_comb \dm_inst|ctr_half~0 (
// Equation(s):
// \dm_inst|ctr_half~0_combout  = (\dm_inst|state.st_hf~q ) # (!\dm_inst|state.st_wait~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dm_inst|state.st_wait~q ),
	.datad(\dm_inst|state.st_hf~q ),
	.cin(gnd),
	.combout(\dm_inst|ctr_half~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|ctr_half~0 .lut_mask = 16'hFF0F;
defparam \dm_inst|ctr_half~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneiii_lcell_comb \dm_inst|LessThan0~0 (
// Equation(s):
// \dm_inst|LessThan0~0_combout  = (\dm_inst|ctr [1] & (\dm_inst|state.st_mf~q  & !\dm_inst|ctr [0])) # (!\dm_inst|ctr [1] & ((\dm_inst|state.st_mf~q ) # (!\dm_inst|ctr [0])))

	.dataa(gnd),
	.datab(\dm_inst|ctr [1]),
	.datac(\dm_inst|state.st_mf~q ),
	.datad(\dm_inst|ctr [0]),
	.cin(gnd),
	.combout(\dm_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|LessThan0~0 .lut_mask = 16'h30F3;
defparam \dm_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneiii_lcell_comb \dm_inst|LessThan0~1 (
// Equation(s):
// \dm_inst|LessThan0~1_combout  = (\dm_inst|Equal0~0_combout  & ((\dm_inst|ctr_half~0_combout  & (!\dm_inst|ctr [2] & \dm_inst|LessThan0~0_combout )) # (!\dm_inst|ctr_half~0_combout  & ((\dm_inst|LessThan0~0_combout ) # (!\dm_inst|ctr [2])))))

	.dataa(\dm_inst|ctr_half~0_combout ),
	.datab(\dm_inst|ctr [2]),
	.datac(\dm_inst|LessThan0~0_combout ),
	.datad(\dm_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dm_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|LessThan0~1 .lut_mask = 16'h7100;
defparam \dm_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneiii_lcell_comb \dm_inst|LessThan0~3 (
// Equation(s):
// \dm_inst|LessThan0~3_combout  = (\dm_inst|ctr [6]) # ((!\dm_inst|LessThan0~2_combout  & (\dm_inst|ctr [5] & !\dm_inst|LessThan0~1_combout )))

	.dataa(\dm_inst|LessThan0~2_combout ),
	.datab(\dm_inst|ctr [6]),
	.datac(\dm_inst|ctr [5]),
	.datad(\dm_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\dm_inst|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|LessThan0~3 .lut_mask = 16'hCCDC;
defparam \dm_inst|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \dm_inst|ctr[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[0]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[0] .is_wysiwyg = "true";
defparam \dm_inst|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneiii_lcell_comb \dm_inst|ctr[1]~9 (
// Equation(s):
// \dm_inst|ctr[1]~9_combout  = (\dm_inst|ctr [1] & (!\dm_inst|ctr[0]~8 )) # (!\dm_inst|ctr [1] & ((\dm_inst|ctr[0]~8 ) # (GND)))
// \dm_inst|ctr[1]~10  = CARRY((!\dm_inst|ctr[0]~8 ) # (!\dm_inst|ctr [1]))

	.dataa(gnd),
	.datab(\dm_inst|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|ctr[0]~8 ),
	.combout(\dm_inst|ctr[1]~9_combout ),
	.cout(\dm_inst|ctr[1]~10 ));
// synopsys translate_off
defparam \dm_inst|ctr[1]~9 .lut_mask = 16'h3C3F;
defparam \dm_inst|ctr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \dm_inst|ctr[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[1] .is_wysiwyg = "true";
defparam \dm_inst|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \dm_inst|ctr[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|ctr[2]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|state.st_wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|ctr[2] .is_wysiwyg = "true";
defparam \dm_inst|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneiii_lcell_comb \dm_inst|Equal0~1 (
// Equation(s):
// \dm_inst|Equal0~1_combout  = (\dm_inst|ctr [0] & (\dm_inst|ctr [2] $ (((\dm_inst|state.st_hf~q ) # (!\dm_inst|state.st_wait~q )))))

	.dataa(\dm_inst|ctr [2]),
	.datab(\dm_inst|state.st_hf~q ),
	.datac(\dm_inst|state.st_wait~q ),
	.datad(\dm_inst|ctr [0]),
	.cin(gnd),
	.combout(\dm_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal0~1 .lut_mask = 16'h6500;
defparam \dm_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneiii_lcell_comb \dm_inst|Equal0~2 (
// Equation(s):
// \dm_inst|Equal0~2_combout  = (!\dm_inst|ctr [6] & (\dm_inst|ctr [5] & (\dm_inst|state.st_mf~q  $ (!\dm_inst|ctr [1]))))

	.dataa(\dm_inst|state.st_mf~q ),
	.datab(\dm_inst|ctr [6]),
	.datac(\dm_inst|ctr [5]),
	.datad(\dm_inst|ctr [1]),
	.cin(gnd),
	.combout(\dm_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal0~2 .lut_mask = 16'h2010;
defparam \dm_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneiii_lcell_comb \dm_inst|cycle_ctr[3]~32 (
// Equation(s):
// \dm_inst|cycle_ctr[3]~32_combout  = (\dm_inst|Equal2~3_combout ) # ((\dm_inst|Equal0~1_combout  & (\dm_inst|Equal0~2_combout  & \dm_inst|Equal0~0_combout )))

	.dataa(\dm_inst|Equal2~3_combout ),
	.datab(\dm_inst|Equal0~1_combout ),
	.datac(\dm_inst|Equal0~2_combout ),
	.datad(\dm_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dm_inst|cycle_ctr[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|cycle_ctr[3]~32 .lut_mask = 16'hEAAA;
defparam \dm_inst|cycle_ctr[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \dm_inst|cycle_ctr[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[0] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneiii_lcell_comb \dm_inst|cycle_ctr[1]~14 (
// Equation(s):
// \dm_inst|cycle_ctr[1]~14_combout  = (\dm_inst|cycle_ctr [1] & (!\dm_inst|cycle_ctr[0]~13 )) # (!\dm_inst|cycle_ctr [1] & ((\dm_inst|cycle_ctr[0]~13 ) # (GND)))
// \dm_inst|cycle_ctr[1]~15  = CARRY((!\dm_inst|cycle_ctr[0]~13 ) # (!\dm_inst|cycle_ctr [1]))

	.dataa(gnd),
	.datab(\dm_inst|cycle_ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[0]~13 ),
	.combout(\dm_inst|cycle_ctr[1]~14_combout ),
	.cout(\dm_inst|cycle_ctr[1]~15 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[1]~14 .lut_mask = 16'h3C3F;
defparam \dm_inst|cycle_ctr[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \dm_inst|cycle_ctr[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[1]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[1] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneiii_lcell_comb \dm_inst|cycle_ctr[2]~16 (
// Equation(s):
// \dm_inst|cycle_ctr[2]~16_combout  = (\dm_inst|cycle_ctr [2] & (\dm_inst|cycle_ctr[1]~15  $ (GND))) # (!\dm_inst|cycle_ctr [2] & (!\dm_inst|cycle_ctr[1]~15  & VCC))
// \dm_inst|cycle_ctr[2]~17  = CARRY((\dm_inst|cycle_ctr [2] & !\dm_inst|cycle_ctr[1]~15 ))

	.dataa(\dm_inst|cycle_ctr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[1]~15 ),
	.combout(\dm_inst|cycle_ctr[2]~16_combout ),
	.cout(\dm_inst|cycle_ctr[2]~17 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[2]~16 .lut_mask = 16'hA50A;
defparam \dm_inst|cycle_ctr[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \dm_inst|cycle_ctr[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[2]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[2] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneiii_lcell_comb \dm_inst|cycle_ctr[3]~18 (
// Equation(s):
// \dm_inst|cycle_ctr[3]~18_combout  = (\dm_inst|cycle_ctr [3] & (!\dm_inst|cycle_ctr[2]~17 )) # (!\dm_inst|cycle_ctr [3] & ((\dm_inst|cycle_ctr[2]~17 ) # (GND)))
// \dm_inst|cycle_ctr[3]~19  = CARRY((!\dm_inst|cycle_ctr[2]~17 ) # (!\dm_inst|cycle_ctr [3]))

	.dataa(\dm_inst|cycle_ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[2]~17 ),
	.combout(\dm_inst|cycle_ctr[3]~18_combout ),
	.cout(\dm_inst|cycle_ctr[3]~19 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[3]~18 .lut_mask = 16'h5A5F;
defparam \dm_inst|cycle_ctr[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \dm_inst|cycle_ctr[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[3]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[3] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneiii_lcell_comb \dm_inst|cycle_ctr[4]~20 (
// Equation(s):
// \dm_inst|cycle_ctr[4]~20_combout  = (\dm_inst|cycle_ctr [4] & (\dm_inst|cycle_ctr[3]~19  $ (GND))) # (!\dm_inst|cycle_ctr [4] & (!\dm_inst|cycle_ctr[3]~19  & VCC))
// \dm_inst|cycle_ctr[4]~21  = CARRY((\dm_inst|cycle_ctr [4] & !\dm_inst|cycle_ctr[3]~19 ))

	.dataa(gnd),
	.datab(\dm_inst|cycle_ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[3]~19 ),
	.combout(\dm_inst|cycle_ctr[4]~20_combout ),
	.cout(\dm_inst|cycle_ctr[4]~21 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[4]~20 .lut_mask = 16'hC30C;
defparam \dm_inst|cycle_ctr[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \dm_inst|cycle_ctr[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[4]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[4] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneiii_lcell_comb \dm_inst|cycle_ctr[5]~22 (
// Equation(s):
// \dm_inst|cycle_ctr[5]~22_combout  = (\dm_inst|cycle_ctr [5] & (!\dm_inst|cycle_ctr[4]~21 )) # (!\dm_inst|cycle_ctr [5] & ((\dm_inst|cycle_ctr[4]~21 ) # (GND)))
// \dm_inst|cycle_ctr[5]~23  = CARRY((!\dm_inst|cycle_ctr[4]~21 ) # (!\dm_inst|cycle_ctr [5]))

	.dataa(gnd),
	.datab(\dm_inst|cycle_ctr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[4]~21 ),
	.combout(\dm_inst|cycle_ctr[5]~22_combout ),
	.cout(\dm_inst|cycle_ctr[5]~23 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[5]~22 .lut_mask = 16'h3C3F;
defparam \dm_inst|cycle_ctr[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \dm_inst|cycle_ctr[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[5]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[5] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneiii_lcell_comb \dm_inst|cycle_ctr[6]~24 (
// Equation(s):
// \dm_inst|cycle_ctr[6]~24_combout  = (\dm_inst|cycle_ctr [6] & (\dm_inst|cycle_ctr[5]~23  $ (GND))) # (!\dm_inst|cycle_ctr [6] & (!\dm_inst|cycle_ctr[5]~23  & VCC))
// \dm_inst|cycle_ctr[6]~25  = CARRY((\dm_inst|cycle_ctr [6] & !\dm_inst|cycle_ctr[5]~23 ))

	.dataa(gnd),
	.datab(\dm_inst|cycle_ctr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[5]~23 ),
	.combout(\dm_inst|cycle_ctr[6]~24_combout ),
	.cout(\dm_inst|cycle_ctr[6]~25 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[6]~24 .lut_mask = 16'hC30C;
defparam \dm_inst|cycle_ctr[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \dm_inst|cycle_ctr[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[6]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[6] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneiii_lcell_comb \dm_inst|Equal2~1 (
// Equation(s):
// \dm_inst|Equal2~1_combout  = (\dm_inst|state.st_mf~q  & (\dm_inst|cycle_ctr [6] & (\dm_inst|cycle_ctr [4] & \dm_inst|cycle_ctr [5]))) # (!\dm_inst|state.st_mf~q  & (!\dm_inst|cycle_ctr [6] & (!\dm_inst|cycle_ctr [4] & !\dm_inst|cycle_ctr [5])))

	.dataa(\dm_inst|state.st_mf~q ),
	.datab(\dm_inst|cycle_ctr [6]),
	.datac(\dm_inst|cycle_ctr [4]),
	.datad(\dm_inst|cycle_ctr [5]),
	.cin(gnd),
	.combout(\dm_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal2~1 .lut_mask = 16'h8001;
defparam \dm_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneiii_lcell_comb \dm_inst|cycle_ctr[7]~26 (
// Equation(s):
// \dm_inst|cycle_ctr[7]~26_combout  = (\dm_inst|cycle_ctr [7] & (!\dm_inst|cycle_ctr[6]~25 )) # (!\dm_inst|cycle_ctr [7] & ((\dm_inst|cycle_ctr[6]~25 ) # (GND)))
// \dm_inst|cycle_ctr[7]~27  = CARRY((!\dm_inst|cycle_ctr[6]~25 ) # (!\dm_inst|cycle_ctr [7]))

	.dataa(gnd),
	.datab(\dm_inst|cycle_ctr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[6]~25 ),
	.combout(\dm_inst|cycle_ctr[7]~26_combout ),
	.cout(\dm_inst|cycle_ctr[7]~27 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[7]~26 .lut_mask = 16'h3C3F;
defparam \dm_inst|cycle_ctr[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \dm_inst|cycle_ctr[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[7]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[7] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneiii_lcell_comb \dm_inst|cycle_ctr[8]~28 (
// Equation(s):
// \dm_inst|cycle_ctr[8]~28_combout  = (\dm_inst|cycle_ctr [8] & (\dm_inst|cycle_ctr[7]~27  $ (GND))) # (!\dm_inst|cycle_ctr [8] & (!\dm_inst|cycle_ctr[7]~27  & VCC))
// \dm_inst|cycle_ctr[8]~29  = CARRY((\dm_inst|cycle_ctr [8] & !\dm_inst|cycle_ctr[7]~27 ))

	.dataa(\dm_inst|cycle_ctr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dm_inst|cycle_ctr[7]~27 ),
	.combout(\dm_inst|cycle_ctr[8]~28_combout ),
	.cout(\dm_inst|cycle_ctr[8]~29 ));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[8]~28 .lut_mask = 16'hA50A;
defparam \dm_inst|cycle_ctr[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \dm_inst|cycle_ctr[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[8]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[8] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneiii_lcell_comb \dm_inst|cycle_ctr[9]~30 (
// Equation(s):
// \dm_inst|cycle_ctr[9]~30_combout  = \dm_inst|cycle_ctr[8]~29  $ (\dm_inst|cycle_ctr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dm_inst|cycle_ctr [9]),
	.cin(\dm_inst|cycle_ctr[8]~29 ),
	.combout(\dm_inst|cycle_ctr[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|cycle_ctr[9]~30 .lut_mask = 16'h0FF0;
defparam \dm_inst|cycle_ctr[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \dm_inst|cycle_ctr[9] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|cycle_ctr[9]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\dm_inst|Equal2~3_combout ),
	.sload(gnd),
	.ena(\dm_inst|cycle_ctr[3]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|cycle_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|cycle_ctr[9] .is_wysiwyg = "true";
defparam \dm_inst|cycle_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneiii_lcell_comb \dm_inst|Equal2~2 (
// Equation(s):
// \dm_inst|Equal2~2_combout  = (!\dm_inst|cycle_ctr [3] & ((\dm_inst|state.st_mf~q  & (\dm_inst|cycle_ctr [8] & \dm_inst|cycle_ctr [7])) # (!\dm_inst|state.st_mf~q  & (!\dm_inst|cycle_ctr [8] & !\dm_inst|cycle_ctr [7]))))

	.dataa(\dm_inst|cycle_ctr [3]),
	.datab(\dm_inst|state.st_mf~q ),
	.datac(\dm_inst|cycle_ctr [8]),
	.datad(\dm_inst|cycle_ctr [7]),
	.cin(gnd),
	.combout(\dm_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal2~2 .lut_mask = 16'h4001;
defparam \dm_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneiii_lcell_comb \dm_inst|Equal2~0 (
// Equation(s):
// \dm_inst|Equal2~0_combout  = (\dm_inst|cycle_ctr [0] & (\dm_inst|state.st_mf~q  & (!\dm_inst|cycle_ctr [1] & \dm_inst|cycle_ctr [2]))) # (!\dm_inst|cycle_ctr [0] & (!\dm_inst|state.st_mf~q  & (\dm_inst|cycle_ctr [1] & !\dm_inst|cycle_ctr [2])))

	.dataa(\dm_inst|cycle_ctr [0]),
	.datab(\dm_inst|state.st_mf~q ),
	.datac(\dm_inst|cycle_ctr [1]),
	.datad(\dm_inst|cycle_ctr [2]),
	.cin(gnd),
	.combout(\dm_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal2~0 .lut_mask = 16'h0810;
defparam \dm_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneiii_lcell_comb \dm_inst|Equal2~3 (
// Equation(s):
// \dm_inst|Equal2~3_combout  = (\dm_inst|Equal2~1_combout  & (!\dm_inst|cycle_ctr [9] & (\dm_inst|Equal2~2_combout  & \dm_inst|Equal2~0_combout )))

	.dataa(\dm_inst|Equal2~1_combout ),
	.datab(\dm_inst|cycle_ctr [9]),
	.datac(\dm_inst|Equal2~2_combout ),
	.datad(\dm_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\dm_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal2~3 .lut_mask = 16'h2000;
defparam \dm_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \dm_inst|state.st_lf (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dm_inst|state.st_mf~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dm_inst|Equal2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|state.st_lf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|state.st_lf .is_wysiwyg = "true";
defparam \dm_inst|state.st_lf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneiii_lcell_comb \dm_inst|Selector0~0 (
// Equation(s):
// \dm_inst|Selector0~0_combout  = (!\dm_inst|state.st_wait~q  & (\clk_10k~q  $ (\dm_inst|mod_d~q )))

	.dataa(\clk_10k~q ),
	.datab(\dm_inst|state.st_wait~q ),
	.datac(gnd),
	.datad(\dm_inst|mod_d~q ),
	.cin(gnd),
	.combout(\dm_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Selector0~0 .lut_mask = 16'h1122;
defparam \dm_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneiii_lcell_comb \dm_inst|Selector0~1 (
// Equation(s):
// \dm_inst|Selector0~1_combout  = (\dm_inst|Selector0~0_combout ) # ((\dm_inst|Equal2~3_combout  & (\dm_inst|state.st_lf~q )) # (!\dm_inst|Equal2~3_combout  & ((\dm_inst|state.st_hf~q ))))

	.dataa(\dm_inst|Equal2~3_combout ),
	.datab(\dm_inst|state.st_lf~q ),
	.datac(\dm_inst|state.st_hf~q ),
	.datad(\dm_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\dm_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Selector0~1 .lut_mask = 16'hFFD8;
defparam \dm_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \dm_inst|state.st_hf (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|state.st_hf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|state.st_hf .is_wysiwyg = "true";
defparam \dm_inst|state.st_hf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneiii_lcell_comb \dm_inst|Equal0~0 (
// Equation(s):
// \dm_inst|Equal0~0_combout  = (!\dm_inst|ctr [4] & (\dm_inst|ctr [3] $ (((\dm_inst|state.st_wait~q  & !\dm_inst|state.st_hf~q )))))

	.dataa(\dm_inst|state.st_wait~q ),
	.datab(\dm_inst|state.st_hf~q ),
	.datac(\dm_inst|ctr [3]),
	.datad(\dm_inst|ctr [4]),
	.cin(gnd),
	.combout(\dm_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal0~0 .lut_mask = 16'h00D2;
defparam \dm_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneiii_lcell_comb \dm_inst|Equal0~3 (
// Equation(s):
// \dm_inst|Equal0~3_combout  = (\dm_inst|Equal0~0_combout  & (\dm_inst|Equal0~2_combout  & \dm_inst|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\dm_inst|Equal0~0_combout ),
	.datac(\dm_inst|Equal0~2_combout ),
	.datad(\dm_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\dm_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal0~3 .lut_mask = 16'hC000;
defparam \dm_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneiii_lcell_comb \dm_inst|Equal1~1 (
// Equation(s):
// \dm_inst|Equal1~1_combout  = (\dm_inst|ctr [4] & (!\dm_inst|ctr [3] & (\dm_inst|state.st_mf~q  $ (!\dm_inst|ctr [0]))))

	.dataa(\dm_inst|state.st_mf~q ),
	.datab(\dm_inst|ctr [4]),
	.datac(\dm_inst|ctr [3]),
	.datad(\dm_inst|ctr [0]),
	.cin(gnd),
	.combout(\dm_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal1~1 .lut_mask = 16'h0804;
defparam \dm_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneiii_lcell_comb \dm_inst|Equal1~0 (
// Equation(s):
// \dm_inst|Equal1~0_combout  = (\dm_inst|ctr [1] & (\dm_inst|state.st_wait~q  & (!\dm_inst|ctr [2] & !\dm_inst|state.st_hf~q ))) # (!\dm_inst|ctr [1] & (\dm_inst|ctr [2] & ((\dm_inst|state.st_hf~q ) # (!\dm_inst|state.st_wait~q ))))

	.dataa(\dm_inst|state.st_wait~q ),
	.datab(\dm_inst|ctr [1]),
	.datac(\dm_inst|ctr [2]),
	.datad(\dm_inst|state.st_hf~q ),
	.cin(gnd),
	.combout(\dm_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal1~0 .lut_mask = 16'h3018;
defparam \dm_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneiii_lcell_comb \dm_inst|Equal1~2 (
// Equation(s):
// \dm_inst|Equal1~2_combout  = (!\dm_inst|ctr [5] & (\dm_inst|Equal1~1_combout  & (\dm_inst|Equal1~0_combout  & !\dm_inst|ctr [6])))

	.dataa(\dm_inst|ctr [5]),
	.datab(\dm_inst|Equal1~1_combout ),
	.datac(\dm_inst|Equal1~0_combout ),
	.datad(\dm_inst|ctr [6]),
	.cin(gnd),
	.combout(\dm_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|Equal1~2 .lut_mask = 16'h0040;
defparam \dm_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneiii_lcell_comb \dm_inst|out_signal~0 (
// Equation(s):
// \dm_inst|out_signal~0_combout  = \dm_inst|out_signal~q  $ (((\dm_inst|Equal0~3_combout ) # (\dm_inst|Equal1~2_combout )))

	.dataa(\dm_inst|Equal0~3_combout ),
	.datab(gnd),
	.datac(\dm_inst|out_signal~q ),
	.datad(\dm_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\dm_inst|out_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \dm_inst|out_signal~0 .lut_mask = 16'h0F5A;
defparam \dm_inst|out_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \dm_inst|out_signal (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dm_inst|out_signal~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dm_inst|out_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dm_inst|out_signal .is_wysiwyg = "true";
defparam \dm_inst|out_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneiii_lcell_comb \tdc_input_signal~0 (
// Equation(s):
// \tdc_input_signal~0_combout  = (\SW[9]~input_o  & (\SIGNAL~input_o )) # (!\SW[9]~input_o  & ((!\dm_inst|out_signal~q )))

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(\SIGNAL~input_o ),
	.datad(\dm_inst|out_signal~q ),
	.cin(gnd),
	.combout(\tdc_input_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_input_signal~0 .lut_mask = 16'hC0F3;
defparam \tdc_input_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \tdc_inst_0|lr_signal[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_input_signal~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[0][1]~feeder_combout  = \tdc_inst_0|lr_signal[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \tdc_inst_0|lr_signal[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \tdc_inst_0|gen[0].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[0][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[0][1]~q  $ (\tdc_inst_0|gen[0].tc_inst|signal_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|signal_xor .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (!\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q  & \tdc_inst_0|gen[0].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ) # ((!\tdc_inst_0|lr_mod[0][1]~q  & \tdc_inst_0|gen[0].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|lr_mod[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h7130;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ) # ((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ) # 
// (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hFE00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[0].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[0].tc_inst|mod_d~q ) # (!\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2])))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1] & 
// (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 .lut_mask = 16'h3AFA;
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[0].tc_inst|mod_d~q  & \tdc_inst_0|gen[0].tc_inst|n_data_rdy [2]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 .lut_mask = 16'h8800;
defparam \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|mod_negedge~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 .lut_mask = 16'hA8A8;
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout  = ((\tdc_inst_0|gen[0].tc_inst|mod_d~q ) # ((\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ) # (!\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1]))) # (!\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2])

	.dataa(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2]),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 .lut_mask = 16'hFDFF;
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q  & (((\tdc_inst_0|lr_mod[0][1]~q  & !\tdc_inst_0|gen[0].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q  & (\tdc_inst_0|lr_mod[0][1]~q  & (!\tdc_inst_0|gen[0].tc_inst|mod_d~q  & !\tdc_inst_0|gen[0].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h20F2;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ) # ((\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N25
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2]) # (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~0_combout ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 .lut_mask = 16'hAAA0;
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2] & (!\tdc_inst_0|gen[0].tc_inst|mod_d~q  & \tdc_inst_0|gen[0].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [2]),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[0].tc_inst|p_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|wr_en~0 .lut_mask = 16'hF2F0;
defparam \tdc_inst_0|gen[0].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|wr_en~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|wr_en~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|wr_en~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \tdc_inst_0|gen[0].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \tdc_inst_0|fr_sync|lr_clear[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \tdc_inst_0|fr_sync|lr_clear[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~6 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~6_combout  = (!\tdc_inst_0|fr_sync|lr_clear[0][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [0]) # ((\tdc_inst_0|fr_sync|lr_ena[0][1]~q  & \tdc_inst_0|gen[0].tc_inst|wr_en~q ))))

	.dataa(\tdc_inst_0|fr_sync|lr_ena[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|wr_en~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [0]),
	.datad(\tdc_inst_0|fr_sync|lr_clear[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~6 .lut_mask = 16'h00F8;
defparam \tdc_inst_0|fr_sync|data_wr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \tdc_inst_0|fr_sync|data_wr[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiii_clkctrl \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \tdc_inst_0|fr_sync|lr_clear[2][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[2][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[2][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \tdc_inst_0|fr_sync|lr_clear[2][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[2][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[2][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[2][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[2][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \tdc_inst_0|lr_mod[2][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[2][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[2][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[2][1]~feeder_combout  = \tdc_inst_0|lr_mod[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[2][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[2][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \tdc_inst_0|lr_mod[2][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[2][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \tdc_inst_0|gen[2].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[2][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[2][1]~q  & !\tdc_inst_0|gen[2].tc_inst|mod_d~q )

	.dataa(\tdc_inst_0|lr_mod[2][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|mod_posedge .lut_mask = 16'h0A0A;
defparam \tdc_inst_0|gen[2].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[2][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[2][0]~feeder_combout  = \tdc_input_signal~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_input_signal~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|lr_signal[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \tdc_inst_0|lr_signal[2][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[2][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[2][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[2][1]~feeder_combout  = \tdc_inst_0|lr_signal[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[2][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[2][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \tdc_inst_0|lr_signal[2][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[2][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \tdc_inst_0|gen[2].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[2][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[2][1]~q  $ (\tdc_inst_0|gen[2].tc_inst|signal_d~q )

	.dataa(\tdc_inst_0|lr_signal[2][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|signal_xor .lut_mask = 16'h5A5A;
defparam \tdc_inst_0|gen[2].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q  & (((!\tdc_inst_0|lr_mod[2][1]~q  & \tdc_inst_0|gen[2].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q  & (!\tdc_inst_0|lr_mod[2][1]~q  & (\tdc_inst_0|gen[2].tc_inst|mod_d~q  & !\tdc_inst_0|gen[2].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[2][1]~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h40F4;
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[2][1]~q  & \tdc_inst_0|gen[2].tc_inst|mod_d~q )

	.dataa(\tdc_inst_0|lr_mod[2][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|mod_negedge .lut_mask = 16'h5050;
defparam \tdc_inst_0|gen[2].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[2].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q ) # 
// (\tdc_inst_0|gen[2].tc_inst|mod_negedge~combout ))))

	.dataa(\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[2].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1])) # (!\tdc_inst_0|gen[2].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2])) # (!\tdc_inst_0|gen[2].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1] & 
// (((\tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[2].tc_inst|mod_d~q  & \tdc_inst_0|gen[2].tc_inst|n_data_rdy [2]))

	.dataa(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [1]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[2].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 .lut_mask = 16'hA000;
defparam \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q  & (((\tdc_inst_0|lr_mod[2][1]~q  & !\tdc_inst_0|gen[2].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q  & (\tdc_inst_0|lr_mod[2][1]~q  & (!\tdc_inst_0|gen[2].tc_inst|mod_d~q  & !\tdc_inst_0|gen[2].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[2][1]~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h20F2;
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[2].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[2].tc_inst|mod_posedge~combout ) # ((\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q ))))

	.dataa(\tdc_inst_0|gen[2].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[2].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2])))

	.dataa(\tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout  = (\tdc_inst_0|gen[2].tc_inst|mod_d~q ) # ((\tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ) # ((!\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2]) # (!\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 .lut_mask = 16'hEFFF;
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[2].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[2].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ) # ((!\tdc_inst_0|gen[2].tc_inst|mod_d~q  & (\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1] & \tdc_inst_0|gen[2].tc_inst|p_data_rdy [2])))

	.dataa(\tdc_inst_0|gen[2].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[2].tc_inst|p_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[2].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|wr_en~0 .lut_mask = 16'hDCCC;
defparam \tdc_inst_0|gen[2].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \tdc_inst_0|gen[2].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[2].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[2].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[2].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[2].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[2][0]~7 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[2][0]~7_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[2][0]~7 .lut_mask = 16'h00FF;
defparam \tdc_inst_0|fr_sync|lr_ena[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \tdc_inst_0|fr_sync|lr_ena[2][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[2][0]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[2][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[2][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \tdc_inst_0|fr_sync|lr_ena[2][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[2][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~8 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~8_combout  = (!\tdc_inst_0|fr_sync|lr_clear[2][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [2]) # ((\tdc_inst_0|gen[2].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[2][1]~q ))))

	.dataa(\tdc_inst_0|fr_sync|lr_clear[2][1]~q ),
	.datab(\tdc_inst_0|gen[2].tc_inst|wr_en~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [2]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[2][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~8 .lut_mask = 16'h5450;
defparam \tdc_inst_0|fr_sync|data_wr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \tdc_inst_0|fr_sync|data_wr[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[6][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[6][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[6][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \tdc_inst_0|lr_mod[6][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[6][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[6][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[6][1]~feeder_combout  = \tdc_inst_0|lr_mod[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[6][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[6][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \tdc_inst_0|lr_mod[6][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[6][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \tdc_inst_0|gen[6].tc_inst|mod_d (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[6][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[6][1]~q  & \tdc_inst_0|gen[6].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[6][1]~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|mod_negedge .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[6].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \tdc_inst_0|lr_signal[6][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_input_signal~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[6][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[6][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[6][1]~feeder_combout  = \tdc_inst_0|lr_signal[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[6][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[6][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \tdc_inst_0|lr_signal[6][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[6][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \tdc_inst_0|gen[6].tc_inst|signal_d (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[6][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[6][1]~q  $ (\tdc_inst_0|gen[6].tc_inst|signal_d~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|lr_signal[6][1]~q ),
	.datac(\tdc_inst_0|gen[6].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|signal_xor .lut_mask = 16'h3C3C;
defparam \tdc_inst_0|gen[6].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[6][1]~q  & !\tdc_inst_0|gen[6].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[6][1]~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|mod_posedge .lut_mask = 16'h00F0;
defparam \tdc_inst_0|gen[6].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & (\tdc_inst_0|lr_mod[6][1]~q  & (\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q  & !\tdc_inst_0|gen[6].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|lr_mod[6][1]~q  & !\tdc_inst_0|gen[6].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[6][1]~q ),
	.datac(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h50D4;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[6].tc_inst|mod_posedge~combout ) # ((\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[6].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2])))

	.dataa(\tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & (!\tdc_inst_0|lr_mod[6][1]~q  & (\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q  & \tdc_inst_0|gen[6].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ) # ((!\tdc_inst_0|lr_mod[6][1]~q  & \tdc_inst_0|gen[6].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[6][1]~q ),
	.datac(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h7150;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[6].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q ) # 
// (\tdc_inst_0|gen[6].tc_inst|mod_negedge~combout ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2])) # (!\tdc_inst_0|gen[6].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1] & 
// (((\tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 .lut_mask = 16'h7F70;
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1])) # (!\tdc_inst_0|gen[6].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2] & (\tdc_inst_0|gen[6].tc_inst|mod_d~q  & \tdc_inst_0|gen[6].tc_inst|n_data_rdy [1]))

	.dataa(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [2]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[6].tc_inst|n_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 .lut_mask = 16'hA000;
defparam \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout  = (((\tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ) # (\tdc_inst_0|gen[6].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2])) # (!\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1])

	.dataa(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 .lut_mask = 16'hFFF7;
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[6].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[6].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1] & (\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2] & !\tdc_inst_0|gen[6].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[6].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[6].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[6].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[6].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|wr_en~0 .lut_mask = 16'hF0F8;
defparam \tdc_inst_0|gen[6].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \tdc_inst_0|gen[6].tc_inst|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[6].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[6].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[6].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[6].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \tdc_inst_0|fr_sync|lr_clear[6][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[6][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[6][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \tdc_inst_0|fr_sync|lr_clear[6][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[6][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[6][0]~5 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[6][0]~5_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[6][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[6][0]~5 .lut_mask = 16'h00FF;
defparam \tdc_inst_0|fr_sync|lr_ena[6][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \tdc_inst_0|fr_sync|lr_ena[6][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[6][0]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[6][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[6][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[6][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \tdc_inst_0|fr_sync|lr_ena[6][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[6][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~5 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~5_combout  = (!\tdc_inst_0|fr_sync|lr_clear[6][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [6]) # ((\tdc_inst_0|gen[6].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[6][1]~q ))))

	.dataa(\tdc_inst_0|gen[6].tc_inst|wr_en~q ),
	.datab(\tdc_inst_0|fr_sync|lr_clear[6][1]~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [6]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[6][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~5 .lut_mask = 16'h3230;
defparam \tdc_inst_0|fr_sync|data_wr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \tdc_inst_0|fr_sync|data_wr[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[6] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[1][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[1][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[1][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \tdc_inst_0|lr_mod[1][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[1][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[1][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[1][1]~feeder_combout  = \tdc_inst_0|lr_mod[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[1][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[1][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \tdc_inst_0|lr_mod[1][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[1][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \tdc_inst_0|gen[1].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[1][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[1][1]~q  & \tdc_inst_0|gen[1].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[1][1]~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|mod_negedge .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[1].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[1][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[1][0]~feeder_combout  = \tdc_input_signal~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_input_signal~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|lr_signal[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \tdc_inst_0|lr_signal[1][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[1][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[1][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[1][1]~feeder_combout  = \tdc_inst_0|lr_signal[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[1][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[1][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \tdc_inst_0|lr_signal[1][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[1][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \tdc_inst_0|gen[1].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[1][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[1][1]~q  $ (\tdc_inst_0|gen[1].tc_inst|signal_d~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|lr_signal[1][1]~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|signal_xor .lut_mask = 16'h3C3C;
defparam \tdc_inst_0|gen[1].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & (\tdc_inst_0|lr_mod[1][1]~q  & (\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q  & !\tdc_inst_0|gen[1].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|lr_mod[1][1]~q  & !\tdc_inst_0|gen[1].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[1][1]~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h50D4;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[1][1]~q  & !\tdc_inst_0|gen[1].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[1][1]~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|mod_posedge .lut_mask = 16'h00F0;
defparam \tdc_inst_0|gen[1].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[1].tc_inst|mod_posedge~combout ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_posedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2])))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 .lut_mask = 16'hFC00;
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & (!\tdc_inst_0|lr_mod[1][1]~q  & (\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q  & \tdc_inst_0|gen[1].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ) # ((!\tdc_inst_0|lr_mod[1][1]~q  & \tdc_inst_0|gen[1].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[1][1]~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h7150;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[1].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[1].tc_inst|mod_negedge~combout ) # ((\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q ) # 
// (\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[1].tc_inst|mod_negedge~combout ),
	.datac(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1])) # (!\tdc_inst_0|gen[1].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1]),
	.datac(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 .lut_mask = 16'h7F70;
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2])) # (!\tdc_inst_0|gen[1].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1] & 
// (((\tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[1].tc_inst|mod_d~q  & \tdc_inst_0|gen[1].tc_inst|n_data_rdy [2]))

	.dataa(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [1]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[1].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 .lut_mask = 16'hA000;
defparam \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout  = (((\tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ) # (\tdc_inst_0|gen[1].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2])) # (!\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1])

	.dataa(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 .lut_mask = 16'hFFF7;
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[1].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[1].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1] & (\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2] & !\tdc_inst_0|gen[1].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[1].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[1].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[1].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[1].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|wr_en~0 .lut_mask = 16'hF0F8;
defparam \tdc_inst_0|gen[1].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \tdc_inst_0|gen[1].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[1].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[1].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[1].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[1].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \tdc_inst_0|fr_sync|lr_clear[1][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[1][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[1][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \tdc_inst_0|fr_sync|lr_clear[1][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[1][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[1][0]~6 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[1][0]~6_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[1][0]~6 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|fr_sync|lr_ena[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \tdc_inst_0|fr_sync|lr_ena[1][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[1][0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[1][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[1][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \tdc_inst_0|fr_sync|lr_ena[1][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[1][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~7 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~7_combout  = (!\tdc_inst_0|fr_sync|lr_clear[1][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [1]) # ((\tdc_inst_0|gen[1].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[1][1]~q ))))

	.dataa(\tdc_inst_0|gen[1].tc_inst|wr_en~q ),
	.datab(\tdc_inst_0|fr_sync|lr_clear[1][1]~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [1]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[1][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~7 .lut_mask = 16'h3230;
defparam \tdc_inst_0|fr_sync|data_wr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \tdc_inst_0|fr_sync|data_wr[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|WideAnd0~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|WideAnd0~0_combout  = (\tdc_inst_0|fr_sync|data_wr [0] & (\tdc_inst_0|fr_sync|data_wr [2] & (\tdc_inst_0|fr_sync|data_wr [6] & \tdc_inst_0|fr_sync|data_wr [1])))

	.dataa(\tdc_inst_0|fr_sync|data_wr [0]),
	.datab(\tdc_inst_0|fr_sync|data_wr [2]),
	.datac(\tdc_inst_0|fr_sync|data_wr [6]),
	.datad(\tdc_inst_0|fr_sync|data_wr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|WideAnd0~0 .lut_mask = 16'h8000;
defparam \tdc_inst_0|fr_sync|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiii_clkctrl \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[3][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[3][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_20k~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|lr_mod[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \tdc_inst_0|lr_mod[3][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[3][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \tdc_inst_0|lr_mod[3][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[3][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[3][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \tdc_inst_0|gen[3].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[3][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[3][1]~q  & \tdc_inst_0|gen[3].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|lr_mod[3][1]~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|mod_negedge .lut_mask = 16'h3300;
defparam \tdc_inst_0|gen[3].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[3][1]~q  & !\tdc_inst_0|gen[3].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|lr_mod[3][1]~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|mod_posedge .lut_mask = 16'h00CC;
defparam \tdc_inst_0|gen[3].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[3][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[3][0]~feeder_combout  = \tdc_input_signal~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_input_signal~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[3][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \tdc_inst_0|lr_signal[3][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[3][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[3][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[3][1]~feeder_combout  = \tdc_inst_0|lr_signal[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[3][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[3][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \tdc_inst_0|lr_signal[3][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[3][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \tdc_inst_0|gen[3].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[3][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[3][1]~q  $ (\tdc_inst_0|gen[3].tc_inst|signal_d~q )

	.dataa(\tdc_inst_0|lr_signal[3][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[3].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|signal_xor .lut_mask = 16'h5A5A;
defparam \tdc_inst_0|gen[3].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q  & (((!\tdc_inst_0|gen[3].tc_inst|mod_d~q  & \tdc_inst_0|lr_mod[3][1]~q )) # (!\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q  & (!\tdc_inst_0|gen[3].tc_inst|mod_d~q  & (\tdc_inst_0|lr_mod[3][1]~q  & !\tdc_inst_0|gen[3].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|lr_mod[3][1]~q ),
	.datac(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h40F4;
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[3].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[3].tc_inst|mod_posedge~combout ) # ((\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q ) # 
// (\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q ))))

	.dataa(\tdc_inst_0|gen[3].tc_inst|mod_posedge~combout ),
	.datab(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hFE00;
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2])))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~q ),
	.datac(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 .lut_mask = 16'hFC00;
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q  & (((\tdc_inst_0|gen[3].tc_inst|mod_d~q  & !\tdc_inst_0|lr_mod[3][1]~q )) # (!\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q  & (\tdc_inst_0|gen[3].tc_inst|mod_d~q  & (!\tdc_inst_0|lr_mod[3][1]~q  & !\tdc_inst_0|gen[3].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|lr_mod[3][1]~q ),
	.datac(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h20F2;
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[3].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[3].tc_inst|mod_negedge~combout ) # 
// (\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr~q ))))

	.dataa(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datab(\tdc_inst_0|gen[3].tc_inst|mod_negedge~combout ),
	.datac(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[3].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hFE00;
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[3].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1]))) # (!\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 .lut_mask = 16'h7F70;
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[3].tc_inst|mod_d~q ) # (!\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2])))) # (!\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1] & 
// (\tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en~q ))

	.dataa(\tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en~q ),
	.datab(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 .lut_mask = 16'h3AFA;
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2] & \tdc_inst_0|gen[3].tc_inst|mod_d~q ))

	.dataa(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[3].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 .lut_mask = 16'h8080;
defparam \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout  = (((\tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ) # (\tdc_inst_0|gen[3].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2])) # (!\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1])

	.dataa(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 .lut_mask = 16'hFFF7;
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[3].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[3].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1] & (\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2] & !\tdc_inst_0|gen[3].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[3].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[3].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[3].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[3].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|wr_en~0 .lut_mask = 16'hF0F8;
defparam \tdc_inst_0|gen[3].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \tdc_inst_0|gen[3].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[3].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[3].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[3].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[3].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \tdc_inst_0|fr_sync|lr_clear[3][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[3][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[3][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \tdc_inst_0|fr_sync|lr_clear[3][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[3][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[3][0]~4 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[3][0]~4_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[3][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[3][0]~4 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|fr_sync|lr_ena[3][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \tdc_inst_0|fr_sync|lr_ena[3][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[3][0]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[3][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[3][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \tdc_inst_0|fr_sync|lr_ena[3][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[3][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~4 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~4_combout  = (!\tdc_inst_0|fr_sync|lr_clear[3][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [3]) # ((\tdc_inst_0|gen[3].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[3][1]~q ))))

	.dataa(\tdc_inst_0|gen[3].tc_inst|wr_en~q ),
	.datab(\tdc_inst_0|fr_sync|lr_clear[3][1]~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [3]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[3][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~4 .lut_mask = 16'h3230;
defparam \tdc_inst_0|fr_sync|data_wr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \tdc_inst_0|fr_sync|data_wr[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|WideAnd0~1 (
// Equation(s):
// \tdc_inst_0|fr_sync|WideAnd0~1_combout  = (\tdc_inst_0|fr_sync|WideAnd0~0_combout  & \tdc_inst_0|fr_sync|data_wr [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|WideAnd0~0_combout ),
	.datad(\tdc_inst_0|fr_sync|data_wr [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|WideAnd0~1 .lut_mask = 16'hF000;
defparam \tdc_inst_0|fr_sync|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_4
cycloneiii_pll \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[0]~input_o ),
	.pfdena(vcc),
	.fbin(\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\cb_inst|pll_inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c0_high = 60;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c0_low = 60;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 10;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .m = 12;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5773;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiii_clkctrl \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \tdc_inst_0|fr_sync|lr_clear[5][0] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[5][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \tdc_inst_0|fr_sync|lr_clear[5][1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|lr_clear[5][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[5][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[5][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[5][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(\clk_20k~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[5][0]~feeder .lut_mask = 16'hCCCC;
defparam \tdc_inst_0|lr_mod[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \tdc_inst_0|lr_mod[5][0] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[5][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[5][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[5][1]~feeder_combout  = \tdc_inst_0|lr_mod[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[5][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[5][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \tdc_inst_0|lr_mod[5][1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[5][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \tdc_inst_0|gen[5].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[5][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|mod_posedge~combout  = (\tdc_inst_0|lr_mod[5][1]~q  & !\tdc_inst_0|gen[5].tc_inst|mod_d~q )

	.dataa(\tdc_inst_0|lr_mod[5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|mod_posedge .lut_mask = 16'h00AA;
defparam \tdc_inst_0|gen[5].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[5][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[5][0]~feeder_combout  = \tdc_input_signal~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_input_signal~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[5][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \tdc_inst_0|lr_signal[5][0] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[5][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[5][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[5][1]~feeder_combout  = \tdc_inst_0|lr_signal[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[5][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[5][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \tdc_inst_0|lr_signal[5][1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[5][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \tdc_inst_0|gen[5].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[5][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[5][1]~q  $ (\tdc_inst_0|gen[5].tc_inst|signal_d~q )

	.dataa(\tdc_inst_0|lr_signal[5][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[5].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|signal_xor .lut_mask = 16'h5A5A;
defparam \tdc_inst_0|gen[5].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & (!\tdc_inst_0|lr_mod[5][1]~q  & (\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q  & \tdc_inst_0|gen[5].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ) # ((!\tdc_inst_0|lr_mod[5][1]~q  & \tdc_inst_0|gen[5].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[5].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[5][1]~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h7150;
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|mod_negedge~combout  = (!\tdc_inst_0|lr_mod[5][1]~q  & \tdc_inst_0|gen[5].tc_inst|mod_d~q )

	.dataa(\tdc_inst_0|lr_mod[5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|mod_negedge .lut_mask = 16'h5500;
defparam \tdc_inst_0|gen[5].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr~q ) # 
// (\tdc_inst_0|gen[5].tc_inst|mod_negedge~combout ))))

	.dataa(\tdc_inst_0|gen[5].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[5].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1]))) # (!\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 .lut_mask = 16'h7F70;
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[5].tc_inst|mod_d~q ) # (!\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2])))) # (!\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1] & 
// (\tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~q ))

	.dataa(\tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~q ),
	.datab(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 .lut_mask = 16'h3AFA;
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2] & \tdc_inst_0|gen[5].tc_inst|mod_d~q ))

	.dataa(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[5].tc_inst|n_data_rdy [2]),
	.datac(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 .lut_mask = 16'h8080;
defparam \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & (\tdc_inst_0|lr_mod[5][1]~q  & (\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q  & !\tdc_inst_0|gen[5].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|lr_mod[5][1]~q  & !\tdc_inst_0|gen[5].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|gen[5].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|lr_mod[5][1]~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h50D4;
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[5].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[5].tc_inst|mod_posedge~combout ) # ((\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ))))

	.dataa(\tdc_inst_0|gen[5].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[5].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]) # (\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout ),
	.datac(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 .lut_mask = 16'hCCC0;
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout  = (\tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[5].tc_inst|mod_d~q ) # ((!\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]) # (!\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ),
	.datab(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 .lut_mask = 16'hEFFF;
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~0_combout ),
	.datac(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 .lut_mask = 16'hC8C8;
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[5].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[5].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ) # ((!\tdc_inst_0|gen[5].tc_inst|mod_d~q  & (\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1] & \tdc_inst_0|gen[5].tc_inst|p_data_rdy [2])))

	.dataa(\tdc_inst_0|gen[5].tc_inst|n_data_valid~0_combout ),
	.datab(\tdc_inst_0|gen[5].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[5].tc_inst|p_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[5].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|wr_en~0 .lut_mask = 16'hBAAA;
defparam \tdc_inst_0|gen[5].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \tdc_inst_0|gen[5].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[5].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[5].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[5].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[5].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[5][0]~2 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[5][0]~2_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[5][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[5][0]~2 .lut_mask = 16'h00FF;
defparam \tdc_inst_0|fr_sync|lr_ena[5][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \tdc_inst_0|fr_sync|lr_ena[5][0] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[5][0]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[5][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[5][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \tdc_inst_0|fr_sync|lr_ena[5][1] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[5][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~2 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~2_combout  = (!\tdc_inst_0|fr_sync|lr_clear[5][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [5]) # ((\tdc_inst_0|gen[5].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[5][1]~q ))))

	.dataa(\tdc_inst_0|fr_sync|lr_clear[5][1]~q ),
	.datab(\tdc_inst_0|gen[5].tc_inst|wr_en~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [5]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[5][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~2 .lut_mask = 16'h5450;
defparam \tdc_inst_0|fr_sync|data_wr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \tdc_inst_0|fr_sync|data_wr[5] (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[5] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiii_clkctrl \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl .clock_type = "global clock";
defparam \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \tdc_inst_0|fr_sync|lr_clear[4][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[4][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \tdc_inst_0|fr_sync|lr_clear[4][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|lr_clear[4][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[4][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[4][0]~1 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[4][0]~1_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[4][0]~1 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|fr_sync|lr_ena[4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \tdc_inst_0|fr_sync|lr_ena[4][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[4][0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[4][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_ena[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_ena[4][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_ena[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \tdc_inst_0|fr_sync|lr_ena[4][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[4][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \tdc_inst_0|lr_mod[4][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_20k~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[4][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[4][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[4][1]~feeder_combout  = \tdc_inst_0|lr_mod[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[4][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[4][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \tdc_inst_0|lr_mod[4][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[4][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \tdc_inst_0|gen[4].tc_inst|mod_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[4][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|mod_negedge~combout  = (\tdc_inst_0|gen[4].tc_inst|mod_d~q  & !\tdc_inst_0|lr_mod[4][1]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[4][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|mod_negedge .lut_mask = 16'h0C0C;
defparam \tdc_inst_0|gen[4].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[4][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[4][0]~feeder_combout  = \tdc_input_signal~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_input_signal~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[4][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \tdc_inst_0|lr_signal[4][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[4][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[4][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[4][1]~feeder_combout  = \tdc_inst_0|lr_signal[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[4][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[4][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \tdc_inst_0|lr_signal[4][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[4][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \tdc_inst_0|gen[4].tc_inst|signal_d (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[4][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[4][1]~q  $ (\tdc_inst_0|gen[4].tc_inst|signal_d~q )

	.dataa(\tdc_inst_0|lr_signal[4][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[4].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|signal_xor .lut_mask = 16'h5A5A;
defparam \tdc_inst_0|gen[4].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q  & (((\tdc_inst_0|lr_mod[4][1]~q  & !\tdc_inst_0|gen[4].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q  & (\tdc_inst_0|lr_mod[4][1]~q  & (!\tdc_inst_0|gen[4].tc_inst|mod_d~q  & !\tdc_inst_0|gen[4].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[4][1]~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h20F2;
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|mod_posedge~combout  = (!\tdc_inst_0|gen[4].tc_inst|mod_d~q  & \tdc_inst_0|lr_mod[4][1]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[4][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|mod_posedge .lut_mask = 16'h3030;
defparam \tdc_inst_0|gen[4].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[4].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[4].tc_inst|mod_posedge~combout ))))

	.dataa(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[4].tc_inst|mod_posedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hCCC8;
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]) # (\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout ),
	.datac(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 .lut_mask = 16'hCCC0;
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q  & (((!\tdc_inst_0|lr_mod[4][1]~q  & \tdc_inst_0|gen[4].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q  & (!\tdc_inst_0|lr_mod[4][1]~q  & (\tdc_inst_0|gen[4].tc_inst|mod_d~q  & !\tdc_inst_0|gen[4].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[4][1]~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h40F4;
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[4].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[4].tc_inst|mod_negedge~combout ) # 
// (\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q ))))

	.dataa(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_negedge~combout ),
	.datac(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[4].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hFE00;
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[4].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1]))) # (!\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1]),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 .lut_mask = 16'h7F70;
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]) # (!\tdc_inst_0|gen[4].tc_inst|mod_d~q )))) # (!\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1] & 
// (\tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~q ))

	.dataa(\tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 .lut_mask = 16'h3AFA;
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[4].tc_inst|mod_d~q  & \tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]))

	.dataa(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [1]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[4].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 .lut_mask = 16'hA000;
defparam \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout  = ((\tdc_inst_0|gen[4].tc_inst|mod_d~q ) # ((\tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ) # (!\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]))) # (!\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1])

	.dataa(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 .lut_mask = 16'hFFDF;
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~0_combout ),
	.datac(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 .lut_mask = 16'hC8C8;
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[4].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[4].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1] & (!\tdc_inst_0|gen[4].tc_inst|mod_d~q  & \tdc_inst_0|gen[4].tc_inst|p_data_rdy [2])))

	.dataa(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[4].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[4].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[4].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[4].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|wr_en~0 .lut_mask = 16'hFF20;
defparam \tdc_inst_0|gen[4].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \tdc_inst_0|gen[4].tc_inst|wr_en (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[4].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[4].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[4].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[4].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~1 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~1_combout  = (!\tdc_inst_0|fr_sync|lr_clear[4][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [4]) # ((\tdc_inst_0|fr_sync|lr_ena[4][1]~q  & \tdc_inst_0|gen[4].tc_inst|wr_en~q ))))

	.dataa(\tdc_inst_0|fr_sync|lr_clear[4][1]~q ),
	.datab(\tdc_inst_0|fr_sync|lr_ena[4][1]~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [4]),
	.datad(\tdc_inst_0|gen[4].tc_inst|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~1 .lut_mask = 16'h5450;
defparam \tdc_inst_0|fr_sync|data_wr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \tdc_inst_0|fr_sync|data_wr[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ret_clock~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \tdc_inst_0|fr_sync|lr_clear[7][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[7][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder_combout  = \tdc_inst_0|fr_sync|lr_clear[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_clear[7][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_clear[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \tdc_inst_0|fr_sync|lr_clear[7][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_clear[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_clear[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_clear[7][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_clear[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[7][0]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[7][0]~feeder_combout  = \clk_20k~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[7][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \tdc_inst_0|lr_mod[7][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[7][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiii_lcell_comb \tdc_inst_0|lr_mod[7][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_mod[7][1]~feeder_combout  = \tdc_inst_0|lr_mod[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_mod[7][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_mod[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[7][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_mod[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \tdc_inst_0|lr_mod[7][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_mod[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_mod[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_mod[7][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_mod[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \tdc_inst_0|gen[7].tc_inst|mod_d (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_mod[7][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|mod_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|mod_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|mod_negedge (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|mod_negedge~combout  = (\tdc_inst_0|gen[7].tc_inst|mod_d~q  & !\tdc_inst_0|lr_mod[7][1]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[7][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|mod_negedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|mod_negedge .lut_mask = 16'h0C0C;
defparam \tdc_inst_0|gen[7].tc_inst|mod_negedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|mod_negedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \tdc_inst_0|lr_signal[7][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_input_signal~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[7][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneiii_lcell_comb \tdc_inst_0|lr_signal[7][1]~feeder (
// Equation(s):
// \tdc_inst_0|lr_signal[7][1]~feeder_combout  = \tdc_inst_0|lr_signal[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|lr_signal[7][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|lr_signal[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[7][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|lr_signal[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \tdc_inst_0|lr_signal[7][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|lr_signal[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|lr_signal[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|lr_signal[7][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|lr_signal[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \tdc_inst_0|gen[7].tc_inst|signal_d (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|lr_signal[7][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|signal_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|signal_d .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|signal_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|signal_xor (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|signal_xor~combout  = \tdc_inst_0|lr_signal[7][1]~q  $ (\tdc_inst_0|gen[7].tc_inst|signal_d~q )

	.dataa(\tdc_inst_0|lr_signal[7][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[7].tc_inst|signal_d~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|signal_xor .lut_mask = 16'h5A5A;
defparam \tdc_inst_0|gen[7].tc_inst|signal_xor .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4_combout  = (\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q  & (((\tdc_inst_0|lr_mod[7][1]~q  & !\tdc_inst_0|gen[7].tc_inst|mod_d~q )) # (!\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ))) # 
// (!\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q  & (\tdc_inst_0|lr_mod[7][1]~q  & (!\tdc_inst_0|gen[7].tc_inst|mod_d~q  & !\tdc_inst_0|gen[7].tc_inst|signal_xor~combout )))

	.dataa(\tdc_inst_0|lr_mod[7][1]~q ),
	.datab(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 .lut_mask = 16'h20F2;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|mod_posedge (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|mod_posedge~combout  = (!\tdc_inst_0|gen[7].tc_inst|mod_d~q  & \tdc_inst_0|lr_mod[7][1]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[7][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|mod_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|mod_posedge .lut_mask = 16'h3030;
defparam \tdc_inst_0|gen[7].tc_inst|mod_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0_combout  = (\tdc_inst_0|gen[7].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q ) # ((\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q ) # 
// (\tdc_inst_0|gen[7].tc_inst|mod_posedge~combout ))))

	.dataa(\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|mod_posedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder_combout  = \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1_combout  = (\tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2]) # (\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout ),
	.datac(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2]),
	.datad(\tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 .lut_mask = 16'hCCC0;
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|mod_posedge~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4_combout  = (\tdc_inst_0|gen[7].tc_inst|signal_xor~combout  & (!\tdc_inst_0|lr_mod[7][1]~q  & (\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q  & \tdc_inst_0|gen[7].tc_inst|mod_d~q ))) # 
// (!\tdc_inst_0|gen[7].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ) # ((!\tdc_inst_0|lr_mod[7][1]~q  & \tdc_inst_0|gen[7].tc_inst|mod_d~q ))))

	.dataa(\tdc_inst_0|lr_mod[7][1]~q ),
	.datab(\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 .lut_mask = 16'h7130;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0_combout  = (\tdc_inst_0|gen[7].tc_inst|signal_xor~combout  & ((\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ) # ((\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q ) # 
// (\tdc_inst_0|gen[7].tc_inst|mod_negedge~combout ))))

	.dataa(\tdc_inst_0|gen[7].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 .lut_mask = 16'hAAA8;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder_combout  = \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0_combout  = (\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2] & (((!\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1])) # (!\tdc_inst_0|gen[7].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2] & 
// (((\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2]),
	.datad(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|n_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|n_data_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1_combout  = (\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1] & (((!\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2])) # (!\tdc_inst_0|gen[7].tc_inst|mod_d~q ))) # (!\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1] & 
// (((\tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~q ))))

	.dataa(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datab(\tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~q ),
	.datac(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1]),
	.datad(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|n_data_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 .lut_mask = 16'h5CFC;
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|n_data_rdy~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout  = (\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1] & (\tdc_inst_0|gen[7].tc_inst|mod_d~q  & \tdc_inst_0|gen[7].tc_inst|n_data_rdy [2]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [1]),
	.datac(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|n_data_rdy [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 .lut_mask = 16'hC000;
defparam \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout  = (((\tdc_inst_0|gen[7].tc_inst|mod_d~q ) # (\tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout )) # (!\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2])) # (!\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1])

	.dataa(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 .lut_mask = 16'hFFF7;
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2_combout  = (\tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout  & ((\tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en~q ) # (\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1])))

	.dataa(\tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1]),
	.datad(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 .lut_mask = 16'hFA00;
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|p_data_rdy~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[7].tc_inst|wr_en~0 (
// Equation(s):
// \tdc_inst_0|gen[7].tc_inst|wr_en~0_combout  = (\tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout ) # ((\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1] & (\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2] & !\tdc_inst_0|gen[7].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [1]),
	.datab(\tdc_inst_0|gen[7].tc_inst|p_data_rdy [2]),
	.datac(\tdc_inst_0|gen[7].tc_inst|mod_d~q ),
	.datad(\tdc_inst_0|gen[7].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[7].tc_inst|wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|wr_en~0 .lut_mask = 16'hFF08;
defparam \tdc_inst_0|gen[7].tc_inst|wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \tdc_inst_0|gen[7].tc_inst|wr_en (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[7].tc_inst|wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[7].tc_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[7].tc_inst|wr_en .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[7].tc_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|lr_ena[7][0]~3 (
// Equation(s):
// \tdc_inst_0|fr_sync|lr_ena[7][0]~3_combout  = !\tdc_inst_0|fr_sync|state.st_wait~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|lr_ena[7][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[7][0]~3 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|fr_sync|lr_ena[7][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \tdc_inst_0|fr_sync|lr_ena[7][0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|lr_ena[7][0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[7][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \tdc_inst_0|fr_sync|lr_ena[7][1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|lr_ena[7][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_ena[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_ena[7][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_ena[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~3 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~3_combout  = (!\tdc_inst_0|fr_sync|lr_clear[7][1]~q  & ((\tdc_inst_0|fr_sync|data_wr [7]) # ((\tdc_inst_0|gen[7].tc_inst|wr_en~q  & \tdc_inst_0|fr_sync|lr_ena[7][1]~q ))))

	.dataa(\tdc_inst_0|fr_sync|lr_clear[7][1]~q ),
	.datab(\tdc_inst_0|gen[7].tc_inst|wr_en~q ),
	.datac(\tdc_inst_0|fr_sync|data_wr [7]),
	.datad(\tdc_inst_0|fr_sync|lr_ena[7][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~3 .lut_mask = 16'h5450;
defparam \tdc_inst_0|fr_sync|data_wr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \tdc_inst_0|fr_sync|data_wr[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data_wr~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data_wr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data_wr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|WideAnd0 (
// Equation(s):
// \tdc_inst_0|fr_sync|WideAnd0~combout  = (\tdc_inst_0|fr_sync|WideAnd0~1_combout  & (\tdc_inst_0|fr_sync|data_wr [5] & (\tdc_inst_0|fr_sync|data_wr [4] & \tdc_inst_0|fr_sync|data_wr [7])))

	.dataa(\tdc_inst_0|fr_sync|WideAnd0~1_combout ),
	.datab(\tdc_inst_0|fr_sync|data_wr [5]),
	.datac(\tdc_inst_0|fr_sync|data_wr [4]),
	.datad(\tdc_inst_0|fr_sync|data_wr [7]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|WideAnd0 .lut_mask = 16'h8000;
defparam \tdc_inst_0|fr_sync|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \tdc_inst_0|fr_sync|lr_wrdata[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|WideAnd0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_wrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_wrdata[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_wrdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \tdc_inst_0|fr_sync|lr_wrdata[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|lr_wrdata [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|lr_wrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|lr_wrdata[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|lr_wrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|Selector1~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|Selector1~0_combout  = (\tdc_inst_0|fr_sync|state.st_ret_clock~q ) # ((\tdc_inst_0|fr_sync|state.st_ena_on~q  & \tdc_inst_0|fr_sync|lr_wrdata [1]))

	.dataa(\tdc_inst_0|fr_sync|state.st_ret_clock~q ),
	.datab(\tdc_inst_0|fr_sync|state.st_ena_on~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_wrdata [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|Selector1~0 .lut_mask = 16'hEEAA;
defparam \tdc_inst_0|fr_sync|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|state.st_ena_on~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|state.st_ena_on~feeder_combout  = \tdc_inst_0|fr_sync|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|Selector1~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|state.st_ena_on~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_ena_on~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|state.st_ena_on~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \tdc_inst_0|fr_sync|state.st_ena_on (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|state.st_ena_on~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_ena_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_ena_on .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_ena_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|Selector0~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|Selector0~0_combout  = (\tdc_inst_0|fr_sync|lr_wrdata [1]) # ((!\tdc_inst_0|fr_sync|state.st_ena_on~q  & \tdc_inst_0|fr_sync|state.st_wait~q ))

	.dataa(gnd),
	.datab(\tdc_inst_0|fr_sync|state.st_ena_on~q ),
	.datac(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datad(\tdc_inst_0|fr_sync|lr_wrdata [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|Selector0~0 .lut_mask = 16'hFF30;
defparam \tdc_inst_0|fr_sync|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \tdc_inst_0|fr_sync|state.st_wait (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_wait .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|next_state.st_ena_off~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|next_state.st_ena_off~0_combout  = (!\tdc_inst_0|fr_sync|state.st_wait~q  & \tdc_inst_0|fr_sync|lr_wrdata [1])

	.dataa(\tdc_inst_0|fr_sync|state.st_wait~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|lr_wrdata [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|next_state.st_ena_off~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|next_state.st_ena_off~0 .lut_mask = 16'h5500;
defparam \tdc_inst_0|fr_sync|next_state.st_ena_off~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \tdc_inst_0|fr_sync|state.st_ena_off (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|next_state.st_ena_off~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_ena_off~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_ena_off .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_ena_off .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|state.st_change_clock~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|state.st_change_clock~feeder_combout  = \tdc_inst_0|fr_sync|state.st_ena_off~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_ena_off~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|state.st_change_clock~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_change_clock~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|state.st_change_clock~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \tdc_inst_0|fr_sync|state.st_change_clock (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|state.st_change_clock~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_change_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_change_clock .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_change_clock .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \tdc_inst_0|fr_sync|state.st_read_data (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|state.st_change_clock~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|state.st_read_data .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|state.st_read_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|out_valid~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|out_valid~feeder_combout  = \tdc_inst_0|fr_sync|state.st_read_data~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|out_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|out_valid~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|out_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \tdc_inst_0|fr_sync|out_valid (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|out_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|out_valid .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiii_lcell_comb \tdc_inst_0|s_out_fr~0 (
// Equation(s):
// \tdc_inst_0|s_out_fr~0_combout  = (!\tdc_inst_0|s_out_fr~q  & \tdc_inst_0|fr_sync|out_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|s_out_fr~q ),
	.datad(\tdc_inst_0|fr_sync|out_valid~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|s_out_fr~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|s_out_fr~0 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|s_out_fr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \tdc_inst_0|s_out_fr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|s_out_fr~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|s_out_fr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|s_out_fr .is_wysiwyg = "true";
defparam \tdc_inst_0|s_out_fr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiii_lcell_comb \tdc_inst_0|mlt_wr~feeder (
// Equation(s):
// \tdc_inst_0|mlt_wr~feeder_combout  = \tdc_inst_0|s_out_fr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|s_out_fr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_wr~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \tdc_inst_0|mlt_wr (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_wr .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|lr_ena[0]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|lr_ena[0]~feeder_combout  = \tdc_inst_0|mlt_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_wr~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|lr_ena[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|lr_ena[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \tdc_inst_0|mlt_inst|lr_ena[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|lr_ena[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|lr_ena [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|lr_ena[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \tdc_inst_0|mlt_inst|lr_ena[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|lr_ena [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|lr_ena[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \tdc_inst_0|mlt_inst|lr_ena[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|lr_ena[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [0] $ (VCC)
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11  = CARRY(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [0])

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 .lut_mask = 16'h55AA;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0_combout  = !\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31_combout  = \tdc_inst_0|lr_mod[0][1]~q  $ (\tdc_inst_0|gen[0].tc_inst|mod_d~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout  = (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~q  & (\tdc_inst_0|gen[0].tc_inst|mod_d~q  $ (!\tdc_inst_0|lr_mod[0][1]~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20 .lut_mask = 16'h00C3;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~11 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~13 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~15 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~17 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0] $ (VCC)
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11  = CARRY(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0])

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 .lut_mask = 16'h33CC;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|mod_negedge~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout  = (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~q  & (\tdc_inst_0|lr_mod[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20 .lut_mask = 16'h5005;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~11 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~13 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~15 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~17 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~0_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|in_reg [4]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|ip_reg [4]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [4]),
	.datad(\tdc_inst_0|gen[0].tc_inst|in_reg [4]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~0 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~1_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|in_reg [3])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|ip_reg [3])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|in_reg [3]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [3]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~1 .lut_mask = 16'hAAF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~2_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|in_reg [2]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|ip_reg [2]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|in_reg [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~2 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~3 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~3_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|in_reg [1]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|ip_reg [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|in_reg [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~3 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~4_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|in_reg [0])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|ip_reg [0])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|in_reg [0]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~4 .lut_mask = 16'hAAF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[0]~10_combout  = \tdc_inst_0|gen[0].tc_inst|Add1~4_combout  $ (VCC)
// \tdc_inst_0|gen[0].tc_inst|int_out[0]~11  = CARRY(\tdc_inst_0|gen[0].tc_inst|Add1~4_combout )

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[0]~10_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[0]~11 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 .lut_mask = 16'h55AA;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[1]~12_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~3_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[0]~11  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add1~3_combout  & (!\tdc_inst_0|gen[0].tc_inst|int_out[0]~11 ))
// \tdc_inst_0|gen[0].tc_inst|int_out[1]~13  = CARRY((!\tdc_inst_0|gen[0].tc_inst|Add1~3_combout  & !\tdc_inst_0|gen[0].tc_inst|int_out[0]~11 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[0]~11 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[1]~12_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[1]~13 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 .lut_mask = 16'hA505;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[2]~14_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~2_combout  & ((GND) # (!\tdc_inst_0|gen[0].tc_inst|int_out[1]~13 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add1~2_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[1]~13  $ (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_out[2]~15  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add1~2_combout ) # (!\tdc_inst_0|gen[0].tc_inst|int_out[1]~13 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[1]~13 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[2]~14_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[2]~15 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 .lut_mask = 16'h5AAF;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[3]~16_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~1_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[2]~15  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add1~1_combout  & (!\tdc_inst_0|gen[0].tc_inst|int_out[2]~15 ))
// \tdc_inst_0|gen[0].tc_inst|int_out[3]~17  = CARRY((!\tdc_inst_0|gen[0].tc_inst|Add1~1_combout  & !\tdc_inst_0|gen[0].tc_inst|int_out[2]~15 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[2]~15 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[3]~16_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[3]~17 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 .lut_mask = 16'hC303;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[4]~18_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~0_combout  & ((GND) # (!\tdc_inst_0|gen[0].tc_inst|int_out[3]~17 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add1~0_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[3]~17  $ (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_out[4]~19  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add1~0_combout ) # (!\tdc_inst_0|gen[0].tc_inst|int_out[3]~17 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[3]~17 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[4]~18_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[4]~19 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 .lut_mask = 16'h3CCF;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[4]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][4]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][4]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [4]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data_wr~0 (
// Equation(s):
// \tdc_inst_0|fr_sync|data_wr~0_combout  = (\tdc_inst_0|fr_sync|lr_ena[0][1]~q  & \tdc_inst_0|gen[0].tc_inst|wr_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|fr_sync|lr_ena[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|wr_en~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data_wr~0 .lut_mask = 16'hF000;
defparam \tdc_inst_0|fr_sync|data_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \tdc_inst_0|i_sync|data[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][4]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][4]~feeder_combout  = \tdc_inst_0|i_sync|data[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \tdc_inst_0|i_sync|sync_data[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|int_sync_out[0][4]~feeder (
// Equation(s):
// \tdc_inst_0|int_sync_out[0][4]~feeder_combout  = \tdc_inst_0|i_sync|sync_data[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|sync_data[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|int_sync_out[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|int_sync_out[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \tdc_inst_0|int_sync_out[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|int_sync_out[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~19 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~22 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [6]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~19 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~22 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~6 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~6_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|in_reg [6])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|ip_reg [6])))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|in_reg [6]),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [6]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~6 .lut_mask = 16'hCCF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~5 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~5_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|in_reg [5]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|ip_reg [5]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [5]),
	.datad(\tdc_inst_0|gen[0].tc_inst|in_reg [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~5 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[5]~20_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~5_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[4]~19  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add1~5_combout  & (!\tdc_inst_0|gen[0].tc_inst|int_out[4]~19 ))
// \tdc_inst_0|gen[0].tc_inst|int_out[5]~21  = CARRY((!\tdc_inst_0|gen[0].tc_inst|Add1~5_combout  & !\tdc_inst_0|gen[0].tc_inst|int_out[4]~19 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add1~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[4]~19 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[5]~20_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[5]~21 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 .lut_mask = 16'hA505;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[6]~22_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~6_combout  & ((GND) # (!\tdc_inst_0|gen[0].tc_inst|int_out[5]~21 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add1~6_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[5]~21  $ (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_out[6]~23  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add1~6_combout ) # (!\tdc_inst_0|gen[0].tc_inst|int_out[5]~21 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[5]~21 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[6]~22_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[6]~23 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 .lut_mask = 16'h3CCF;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[6]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][6]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][6]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [6]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \tdc_inst_0|i_sync|data[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][6]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][6]~feeder_combout  = \tdc_inst_0|i_sync|data[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][6]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \tdc_inst_0|i_sync|sync_data[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \tdc_inst_0|int_sync_out[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~24 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N9
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7] & (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 )) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7] & 
// ((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26  = CARRY((!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 ) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~24 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~7 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~7_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|in_reg [7]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|ip_reg [7]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [7]),
	.datad(\tdc_inst_0|gen[0].tc_inst|in_reg [7]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~7 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[7]~24_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~7_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[6]~23  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add1~7_combout  & (!\tdc_inst_0|gen[0].tc_inst|int_out[6]~23 ))
// \tdc_inst_0|gen[0].tc_inst|int_out[7]~25  = CARRY((!\tdc_inst_0|gen[0].tc_inst|Add1~7_combout  & !\tdc_inst_0|gen[0].tc_inst|int_out[6]~23 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[6]~23 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[7]~24_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[7]~25 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 .lut_mask = 16'hC303;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[7]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][7]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][7]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [7]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][7]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \tdc_inst_0|i_sync|data[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][7]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][7]~feeder_combout  = \tdc_inst_0|i_sync|data[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][7]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][7]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \tdc_inst_0|i_sync|sync_data[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \tdc_inst_0|int_sync_out[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[5]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][5]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \tdc_inst_0|i_sync|data[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][5]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][5]~feeder_combout  = \tdc_inst_0|i_sync|data[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \tdc_inst_0|i_sync|sync_data[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|int_sync_out[0][5]~feeder (
// Equation(s):
// \tdc_inst_0|int_sync_out[0][5]~feeder_combout  = \tdc_inst_0|i_sync|sync_data[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|sync_data[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|int_sync_out[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|int_sync_out[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \tdc_inst_0|int_sync_out[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|int_sync_out[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout  = (\tdc_inst_0|int_sync_out[0][6]~q  & (\tdc_inst_0|int_sync_out[0][7]~q  & ((\tdc_inst_0|int_sync_out[0][4]~q ) # (\tdc_inst_0|int_sync_out[0][5]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][4]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][6]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][7]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0 .lut_mask = 16'hC080;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout  = (\tdc_inst_0|int_sync_out[0][7]~q  & (((!\tdc_inst_0|int_sync_out[0][4]~q  & !\tdc_inst_0|int_sync_out[0][5]~q )) # (!\tdc_inst_0|int_sync_out[0][6]~q ))) # 
// (!\tdc_inst_0|int_sync_out[0][7]~q  & (\tdc_inst_0|int_sync_out[0][4]~q  & (\tdc_inst_0|int_sync_out[0][6]~q  & \tdc_inst_0|int_sync_out[0][5]~q )))

	.dataa(\tdc_inst_0|int_sync_out[0][4]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][7]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][6]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1 .lut_mask = 16'h2C4C;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout  = (\tdc_inst_0|int_sync_out[0][7]~q  & ((\tdc_inst_0|int_sync_out[0][6]~q  & (!\tdc_inst_0|int_sync_out[0][4]~q  & !\tdc_inst_0|int_sync_out[0][5]~q )) # 
// (!\tdc_inst_0|int_sync_out[0][6]~q  & ((\tdc_inst_0|int_sync_out[0][5]~q ))))) # (!\tdc_inst_0|int_sync_out[0][7]~q  & (\tdc_inst_0|int_sync_out[0][6]~q  & ((!\tdc_inst_0|int_sync_out[0][5]~q ) # (!\tdc_inst_0|int_sync_out[0][4]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][4]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][7]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][6]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2 .lut_mask = 16'h1C70;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout  = \tdc_inst_0|int_sync_out[0][7]~q  $ (\tdc_inst_0|int_sync_out[0][5]~q  $ (((\tdc_inst_0|int_sync_out[0][4]~q  & \tdc_inst_0|int_sync_out[0][6]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][4]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][7]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][6]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3 .lut_mask = 16'h936C;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \tdc_inst_0|i_sync|data[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_out [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][0]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][0]~feeder_combout  = \tdc_inst_0|i_sync|data[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \tdc_inst_0|i_sync|sync_data[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \tdc_inst_0|int_sync_out[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[3]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][3]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][3]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \tdc_inst_0|i_sync|data[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][3]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][3]~feeder_combout  = \tdc_inst_0|i_sync|data[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \tdc_inst_0|i_sync|sync_data[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \tdc_inst_0|int_sync_out[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[1]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \tdc_inst_0|i_sync|data[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_out [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][1]~feeder_combout  = \tdc_inst_0|i_sync|data[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \tdc_inst_0|i_sync|sync_data[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|int_sync_out[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|int_sync_out[0][1]~feeder_combout  = \tdc_inst_0|i_sync|sync_data[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|sync_data[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|int_sync_out[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|int_sync_out[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \tdc_inst_0|int_sync_out[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|int_sync_out[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[2]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][2]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][2]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \tdc_inst_0|i_sync|data[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][2]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][2]~feeder_combout  = \tdc_inst_0|i_sync|data[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \tdc_inst_0|i_sync|sync_data[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \tdc_inst_0|int_sync_out[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout  = (\tdc_inst_0|int_sync_out[0][3]~q  & (\tdc_inst_0|int_sync_out[0][2]~q  & ((\tdc_inst_0|int_sync_out[0][0]~q ) # (\tdc_inst_0|int_sync_out[0][1]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][0]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][3]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][1]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4 .lut_mask = 16'hC800;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout  = \tdc_inst_0|int_sync_out[0][6]~q  $ (\tdc_inst_0|int_sync_out[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|int_sync_out[0][6]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  = (\tdc_inst_0|int_sync_out[0][2]~q  & ((\tdc_inst_0|int_sync_out[0][0]~q  & (\tdc_inst_0|int_sync_out[0][1]~q  & !\tdc_inst_0|int_sync_out[0][3]~q )) # 
// (!\tdc_inst_0|int_sync_out[0][0]~q  & (!\tdc_inst_0|int_sync_out[0][1]~q  & \tdc_inst_0|int_sync_out[0][3]~q )))) # (!\tdc_inst_0|int_sync_out[0][2]~q  & (((\tdc_inst_0|int_sync_out[0][3]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][0]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][1]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][2]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6 .lut_mask = 16'h1F80;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout  = (\tdc_inst_0|int_sync_out[0][1]~q  & ((\tdc_inst_0|int_sync_out[0][3]~q  & ((!\tdc_inst_0|int_sync_out[0][2]~q ))) # (!\tdc_inst_0|int_sync_out[0][3]~q  & 
// (!\tdc_inst_0|int_sync_out[0][0]~q  & \tdc_inst_0|int_sync_out[0][2]~q )))) # (!\tdc_inst_0|int_sync_out[0][1]~q  & (\tdc_inst_0|int_sync_out[0][2]~q  & ((!\tdc_inst_0|int_sync_out[0][3]~q ) # (!\tdc_inst_0|int_sync_out[0][0]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][0]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][1]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][3]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7 .lut_mask = 16'h17C0;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout  & 
// (\tdc_inst_0|int_sync_out[0][4]~q  $ (VCC))) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout  & (\tdc_inst_0|int_sync_out[0][4]~q  & VCC))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout  & 
// \tdc_inst_0|int_sync_out[0][4]~q ))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~7_combout ),
	.datab(\tdc_inst_0|int_sync_out[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 .lut_mask = 16'h6688;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10_combout  = (\tdc_inst_0|int_sync_out[0][5]~q  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9  & VCC)) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  & (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 )))) # 
// (!\tdc_inst_0|int_sync_out[0][5]~q  & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 ) # (GND)))))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11  = CARRY((\tdc_inst_0|int_sync_out[0][5]~q  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout  & !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 )) # 
// (!\tdc_inst_0|int_sync_out[0][5]~q  & ((!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 ) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout ))))

	.dataa(\tdc_inst_0|int_sync_out[0][5]~q ),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~9 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 .lut_mask = 16'h9617;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12_combout  = ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout  $ 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout  $ (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 )))) # (GND)
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 ))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout  & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout  & 
// !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 )))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~4_combout ),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~11 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 .lut_mask = 16'h698E;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 ) # (GND)))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15  = CARRY((!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 
// ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~13 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout  & 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15  $ (GND))) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15  & VCC))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout  & 
// !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~15 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 ) # (GND)))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19  = CARRY((!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 
// ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~17 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout  & 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19  $ (GND))) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout  & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19  & VCC))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~21  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout  & 
// !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19 ))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~19 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~21 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22_combout  = \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~21 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~28  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~26 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~28 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~28  $ (\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [9]),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~28 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [9]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27_combout  = (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8] & (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8] & 
// (!\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26  & VCC))
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~28  = CARRY((\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8] & !\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~26 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~28 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~28  $ (\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [9]),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~28 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~20_combout ),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~8_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|in_reg [9])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|ip_reg [9])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|in_reg [9]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [9]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~8 .lut_mask = 16'hAAF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter [8]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \tdc_inst_0|gen[0].tc_inst|in_reg[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \tdc_inst_0|gen[0].tc_inst|ip_reg[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|ip_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|ip_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add1~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add1~9_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|in_reg [8])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|ip_reg [8])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|in_reg [8]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|ip_reg [8]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add1~9 .lut_mask = 16'hAAF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[8]~26_combout  = (\tdc_inst_0|gen[0].tc_inst|Add1~9_combout  & ((GND) # (!\tdc_inst_0|gen[0].tc_inst|int_out[7]~25 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add1~9_combout  & (\tdc_inst_0|gen[0].tc_inst|int_out[7]~25  $ (GND)))
// \tdc_inst_0|gen[0].tc_inst|int_out[8]~27  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add1~9_combout ) # (!\tdc_inst_0|gen[0].tc_inst|int_out[7]~25 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[7]~25 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[8]~26_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|int_out[8]~27 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 .lut_mask = 16'h3CCF;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|int_out[9]~28_combout  = \tdc_inst_0|gen[0].tc_inst|int_out[8]~27  $ (!\tdc_inst_0|gen[0].tc_inst|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|Add1~8_combout ),
	.cin(\tdc_inst_0|gen[0].tc_inst|int_out[8]~27 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|int_out[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 .lut_mask = 16'hF00F;
defparam \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[9]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][9]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][9]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [9]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][9]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \tdc_inst_0|i_sync|data[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \tdc_inst_0|i_sync|sync_data[0][9]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|sync_data[0][9]~feeder_combout  = \tdc_inst_0|i_sync|data[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|i_sync|data[0][9]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|sync_data[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][9]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|sync_data[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \tdc_inst_0|i_sync|sync_data[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|sync_data[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \tdc_inst_0|int_sync_out[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][9]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|int_sync_out[0][9]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \tdc_inst_0|gen[0].tc_inst|int_out[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|int_out[8]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|int_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|int_out[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|int_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|i_sync|data[0][8]~feeder (
// Equation(s):
// \tdc_inst_0|i_sync|data[0][8]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|int_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|int_out [8]),
	.cin(gnd),
	.combout(\tdc_inst_0|i_sync|data[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][8]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|i_sync|data[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \tdc_inst_0|i_sync|data[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|i_sync|data[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|data[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|data[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|data[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \tdc_inst_0|i_sync|sync_data[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|data[0][8]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|i_sync|sync_data[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|i_sync|sync_data[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|i_sync|sync_data[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \tdc_inst_0|int_sync_out[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|i_sync|sync_data[0][8]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|int_sync_out[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|int_sync_out[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|int_sync_out[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|int_sync_out[0][8]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [6] & 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2] $ (VCC))) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [6] & 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2] & VCC))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [6] & 
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2]))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [6]),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7] & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7] & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7] & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7] & ((!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3]))))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [7]),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [8] $ 
// (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2] $ (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [8] & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2]) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [8] & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2] & 
// !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [8]),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9] & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9] & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9] & 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3] & !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9] & ((!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3]))))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [9]),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0] $ (VCC)
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7  = CARRY(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0])

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 .lut_mask = 16'h33CC;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (!\tdc_inst_0|gen[0].tc_inst|mod_d~q  & (\tdc_inst_0|lr_mod[0][1]~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 .lut_mask = 16'h1000;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~q ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8 .lut_mask = 16'hFF33;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1] & (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 )) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1] & 
// ((\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10  = CARRY((!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~7 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2] & 
// (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10  & VCC))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12  = CARRY((\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~10 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3] & (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 )) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3] & 
// ((\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14  = CARRY((!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~12 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4] & (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4] & 
// (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14  & VCC))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~16  = CARRY((\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14 ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~14 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~16 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~16  $ (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [5]),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~16 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_d~q  & (\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|lr_signal[0][1]~q  $ (\tdc_inst_0|gen[0].tc_inst|signal_d~q ))))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 .lut_mask = 16'h1020;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [5] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q )

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [5]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1 .lut_mask = 16'h0A0A;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|mod_d~q  & (!\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|lr_signal[0][1]~q  $ (\tdc_inst_0|gen[0].tc_inst|signal_d~q ))))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 .lut_mask = 16'h0408;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0] $ (VCC)
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7  = CARRY(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0])

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 .lut_mask = 16'h33CC;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4_combout  = (!\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q  & (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & \tdc_inst_0|gen[0].tc_inst|mod_d~q )))

	.dataa(\tdc_inst_0|lr_mod[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 .lut_mask = 16'h0400;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~q ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q )

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8 .lut_mask = 16'hAAFF;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1] & (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 )) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1] & 
// ((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10  = CARRY((!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~7 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2] & 
// (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10  & VCC))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12  = CARRY((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~10 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3] & (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 )) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3] & 
// ((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 ) # (GND)))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14  = CARRY((!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 ) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~12 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4] & (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14  $ (GND))) # (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4] & 
// (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14  & VCC))
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~16  = CARRY((\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~14 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~16 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~16  $ (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [5]),
	.cin(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~16 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~3 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~3_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hn_reg [5]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hp_reg [5]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|hp_reg [5]),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|hn_reg [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~3 .lut_mask = 16'hEE44;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout  & (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|lr_signal[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 .lut_mask = 16'h0201;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout  & (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] $ 
// (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 .lut_mask = 16'h0012;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout  = (\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|mod_d~q  & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))) # (!\tdc_inst_0|lr_mod[0][1]~q  & 
// ((\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q ))))

	.dataa(\tdc_inst_0|lr_mod[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 .lut_mask = 16'hD00D;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1])))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 .lut_mask = 16'h7800;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [3] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] & \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr 
// [1]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [3]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 .lut_mask = 16'h6AAA;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 .lut_mask = 16'h2100;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [3] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] & \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr 
// [1])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [3]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 .lut_mask = 16'h8000;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout  & (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout  $ 
// (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 .lut_mask = 16'h0012;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [5] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout )))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [5]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 .lut_mask = 16'h7800;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [5] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout )))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [5]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 .lut_mask = 16'h1230;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tn_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13_combout  = (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & (!\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout  & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q ))))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 .lut_mask = 16'h0009;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (!\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] $ 
// (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 .lut_mask = 16'h0012;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout  = (\tdc_inst_0|gen[0].tc_inst|mod_d~q  & (\tdc_inst_0|lr_mod[0][1]~q  & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))) # (!\tdc_inst_0|gen[0].tc_inst|mod_d~q  & 
// (\tdc_inst_0|lr_signal[0][1]~q  $ (((!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|mod_d~q ),
	.datac(\tdc_inst_0|lr_mod[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 .lut_mask = 16'hA251;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1])))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 .lut_mask = 16'h7800;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [3] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr 
// [1]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [3]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 .lut_mask = 16'h6CCC;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout  & (!\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 .lut_mask = 16'h0082;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [3] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr 
// [1])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [3]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 .lut_mask = 16'h8000;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10_combout  = (!\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout  & (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4] $ 
// (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 .lut_mask = 16'h0110;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [5] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout )))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [5]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 .lut_mask = 16'h7800;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [5] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout )))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [5]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 .lut_mask = 16'h1230;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~2_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tn_reg [5])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tp_reg [5])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tn_reg [5]),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~2 .lut_mask = 16'hB8B8;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4] & (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout  & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))) # 
// (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout  & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0_combout ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 .lut_mask = 16'h6006;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4] & (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q )))) # 
// (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4] & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 .lut_mask = 16'h4182;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~4_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tn_reg [4])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tp_reg [4])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tn_reg [4]),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~4 .lut_mask = 16'hB8B8;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [4]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [4] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q )

	.dataa(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [4]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2 .lut_mask = 16'h0A0A;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [4] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [4]),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2 .lut_mask = 16'h0C0C;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~5 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~5_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hn_reg [4]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hp_reg [4]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|hp_reg [4]),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[0].tc_inst|hn_reg [4]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~5 .lut_mask = 16'hFC0C;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [3] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [3]),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3 .lut_mask = 16'h0C0C;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~7 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~7_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hn_reg [3]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hp_reg [3]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|hp_reg [3]),
	.datad(\tdc_inst_0|gen[0].tc_inst|hn_reg [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~7 .lut_mask = 16'hFA50;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 .lut_mask = 16'hC300;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2_combout  = (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  $ (!\tdc_inst_0|lr_signal[0][1]~q )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|lr_signal[0][1]~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 .lut_mask = 16'hA500;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~6 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~6_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tn_reg [3]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tp_reg [3]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [3]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tn_reg [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~6 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1])))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [2]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 .lut_mask = 16'h1222;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|signal_xor~combout  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2] $ (((\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1] & 
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0])))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_xor~combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 .lut_mask = 16'h1320;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~8 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~8_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tn_reg [2]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tp_reg [2]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [2]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tn_reg [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~8 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~9_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hn_reg [2]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hp_reg [2]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|hp_reg [2]),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datad(\tdc_inst_0|gen[0].tc_inst|hn_reg [2]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~9 .lut_mask = 16'hFA0A;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0_combout  = (\tdc_inst_0|lr_signal[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|signal_d~q  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] $ (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1])))) # 
// (!\tdc_inst_0|lr_signal[0][1]~q  & (!\tdc_inst_0|gen[0].tc_inst|signal_d~q  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] $ (\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]))))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 .lut_mask = 16'h0990;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0_combout  = (\tdc_inst_0|gen[0].tc_inst|signal_d~q  & (\tdc_inst_0|lr_signal[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] $ (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1])))) # 
// (!\tdc_inst_0|gen[0].tc_inst|signal_d~q  & (!\tdc_inst_0|lr_signal[0][1]~q  & (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] $ (\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.datab(\tdc_inst_0|lr_signal[0][1]~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 .lut_mask = 16'h0990;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tn_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~10 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~10_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tn_reg [1]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tp_reg [1]))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|tn_reg [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~10 .lut_mask = 16'hFC30;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5_combout  = (\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [1] & !\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [1]),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5 .lut_mask = 16'h0C0C;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~11_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hn_reg [1])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hp_reg [1])))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|hn_reg [1]),
	.datad(\tdc_inst_0|gen[0].tc_inst|hp_reg [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~11 .lut_mask = 16'hF5A0;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \tdc_inst_0|gen[0].tc_inst|hp_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hp_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hp_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q  & \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block~q ),
	.datad(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0 .lut_mask = 16'h0F00;
defparam \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \tdc_inst_0|gen[0].tc_inst|hn_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|hn_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|hn_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~1 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~1_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|hn_reg [0]))) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|hp_reg [0]))

	.dataa(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|hp_reg [0]),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|hn_reg [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~1 .lut_mask = 16'hEE44;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0] & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))

	.dataa(gnd),
	.datab(\tdc_inst_0|lr_signal[0][1]~q ),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 .lut_mask = 16'h0C03;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \tdc_inst_0|gen[0].tc_inst|tn_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tn_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tn_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0_combout  = (!\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0] & (\tdc_inst_0|lr_signal[0][1]~q  $ (!\tdc_inst_0|gen[0].tc_inst|signal_d~q )))

	.dataa(\tdc_inst_0|lr_signal[0][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|signal_d~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 .lut_mask = 16'h0A05;
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|mod_negedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \tdc_inst_0|gen[0].tc_inst|tp_reg[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|tp_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|tp_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|Add0~0 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|Add0~0_combout  = (\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & (\tdc_inst_0|gen[0].tc_inst|tn_reg [0])) # (!\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout  & ((\tdc_inst_0|gen[0].tc_inst|tp_reg [0])))

	.dataa(gnd),
	.datab(\tdc_inst_0|gen[0].tc_inst|tn_reg [0]),
	.datac(\tdc_inst_0|gen[0].tc_inst|tp_reg [0]),
	.datad(\tdc_inst_0|gen[0].tc_inst|n_data_valid~0_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|Add0~0 .lut_mask = 16'hCCF0;
defparam \tdc_inst_0|gen[0].tc_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7_combout  = (\tdc_inst_0|gen[0].tc_inst|Add0~1_combout  & (\tdc_inst_0|gen[0].tc_inst|Add0~0_combout  $ (VCC))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~1_combout  & (\tdc_inst_0|gen[0].tc_inst|Add0~0_combout  & VCC))
// \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~1_combout  & \tdc_inst_0|gen[0].tc_inst|Add0~0_combout ))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~1_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 .lut_mask = 16'h6688;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9_combout  = (\tdc_inst_0|gen[0].tc_inst|Add0~10_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~11_combout  & (\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add0~11_combout  & 
// (!\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 )))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~10_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~11_combout  & (!\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~11_combout  & 
// ((\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 ) # (GND)))))
// \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~10_combout  & (!\tdc_inst_0|gen[0].tc_inst|Add0~11_combout  & !\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~10_combout  & 
// ((!\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 ) # (!\tdc_inst_0|gen[0].tc_inst|Add0~11_combout ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~10_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~8 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 .lut_mask = 16'h9617;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11_combout  = ((\tdc_inst_0|gen[0].tc_inst|Add0~8_combout  $ (\tdc_inst_0|gen[0].tc_inst|Add0~9_combout  $ (!\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 )))) # (GND)
// \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~8_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~9_combout ) # (!\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~8_combout  & 
// (\tdc_inst_0|gen[0].tc_inst|Add0~9_combout  & !\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~8_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~10 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 .lut_mask = 16'h698E;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13_combout  = (\tdc_inst_0|gen[0].tc_inst|Add0~7_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~6_combout  & (\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add0~6_combout  & 
// (!\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 )))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~7_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~6_combout  & (!\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~6_combout  & 
// ((\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 ) # (GND)))))
// \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~7_combout  & (!\tdc_inst_0|gen[0].tc_inst|Add0~6_combout  & !\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~7_combout  & 
// ((!\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 ) # (!\tdc_inst_0|gen[0].tc_inst|Add0~6_combout ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~7_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~12 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 .lut_mask = 16'h9617;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15_combout  = ((\tdc_inst_0|gen[0].tc_inst|Add0~4_combout  $ (\tdc_inst_0|gen[0].tc_inst|Add0~5_combout  $ (!\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 )))) # (GND)
// \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~4_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~5_combout ) # (!\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 ))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~4_combout  & 
// (\tdc_inst_0|gen[0].tc_inst|Add0~5_combout  & !\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 )))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~4_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~14 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 .lut_mask = 16'h698E;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17_combout  = (\tdc_inst_0|gen[0].tc_inst|Add0~3_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~2_combout  & (\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16  & VCC)) # (!\tdc_inst_0|gen[0].tc_inst|Add0~2_combout  & 
// (!\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 )))) # (!\tdc_inst_0|gen[0].tc_inst|Add0~3_combout  & ((\tdc_inst_0|gen[0].tc_inst|Add0~2_combout  & (!\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~2_combout  & 
// ((\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 ) # (GND)))))
// \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~18  = CARRY((\tdc_inst_0|gen[0].tc_inst|Add0~3_combout  & (!\tdc_inst_0|gen[0].tc_inst|Add0~2_combout  & !\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 )) # (!\tdc_inst_0|gen[0].tc_inst|Add0~3_combout  & 
// ((!\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 ) # (!\tdc_inst_0|gen[0].tc_inst|Add0~2_combout ))))

	.dataa(\tdc_inst_0|gen[0].tc_inst|Add0~3_combout ),
	.datab(\tdc_inst_0|gen[0].tc_inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~16 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17_combout ),
	.cout(\tdc_inst_0|gen[0].tc_inst|fr_sum[5]~18 ));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 .lut_mask = 16'h9617;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiii_lcell_comb \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 (
// Equation(s):
// \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19_combout  = !\tdc_inst_0|gen[0].tc_inst|fr_sum[5]~18 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tdc_inst_0|gen[0].tc_inst|fr_sum[5]~18 ),
	.combout(\tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data[0][6]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|data[0][6]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|fr_sum [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|fr_sum [6]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \tdc_inst_0|fr_sync|data[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][6]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][6]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][6]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \tdc_inst_0|fr_sync|sync_data[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \tdc_inst_0|frac_sync_out[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|sync_data[0][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~1 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~1_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][6]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_wr~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|frac_sync_out[0][6]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~1 .lut_mask = 16'hCC00;
defparam \tdc_inst_0|mlt_inst|frac_delay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8_combout  = \tdc_inst_0|int_sync_out[0][1]~q  $ (\tdc_inst_0|int_sync_out[0][3]~q  $ (((\tdc_inst_0|int_sync_out[0][0]~q  & \tdc_inst_0|int_sync_out[0][2]~q ))))

	.dataa(\tdc_inst_0|int_sync_out[0][0]~q ),
	.datab(\tdc_inst_0|int_sync_out[0][1]~q ),
	.datac(\tdc_inst_0|int_sync_out[0][2]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8 .lut_mask = 16'h936C;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data[0][5]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|data[0][5]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|fr_sum [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|fr_sum [5]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|data[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \tdc_inst_0|fr_sync|data[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \tdc_inst_0|fr_sync|sync_data[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|data[0][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|frac_sync_out[0][5]~feeder (
// Equation(s):
// \tdc_inst_0|frac_sync_out[0][5]~feeder_combout  = \tdc_inst_0|fr_sync|sync_data[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|sync_data[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|frac_sync_out[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|frac_sync_out[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \tdc_inst_0|frac_sync_out[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|frac_sync_out[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~2 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~2_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][5]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_wr~q ),
	.datac(\tdc_inst_0|frac_sync_out[0][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~2 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|frac_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \tdc_inst_0|fr_sync|data[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|fr_sum [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][4]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][4]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \tdc_inst_0|fr_sync|sync_data[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|frac_sync_out[0][4]~feeder (
// Equation(s):
// \tdc_inst_0|frac_sync_out[0][4]~feeder_combout  = \tdc_inst_0|fr_sync|sync_data[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|sync_data[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|frac_sync_out[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][4]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|frac_sync_out[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \tdc_inst_0|frac_sync_out[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|frac_sync_out[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~3 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~3_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][4]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_wr~q ),
	.datac(\tdc_inst_0|frac_sync_out[0][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~3 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|frac_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9_combout  = \tdc_inst_0|int_sync_out[0][2]~q  $ (\tdc_inst_0|int_sync_out[0][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|int_sync_out[0][2]~q ),
	.datad(\tdc_inst_0|int_sync_out[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9 .lut_mask = 16'h0FF0;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data[0][3]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|data[0][3]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|fr_sum [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|fr_sum [3]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \tdc_inst_0|fr_sync|data[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][3]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][3]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \tdc_inst_0|fr_sync|sync_data[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneiii_lcell_comb \tdc_inst_0|frac_sync_out[0][3]~feeder (
// Equation(s):
// \tdc_inst_0|frac_sync_out[0][3]~feeder_combout  = \tdc_inst_0|fr_sync|sync_data[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|sync_data[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|frac_sync_out[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][3]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|frac_sync_out[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \tdc_inst_0|frac_sync_out[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|frac_sync_out[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~4 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~4_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][3]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_wr~q ),
	.datac(gnd),
	.datad(\tdc_inst_0|frac_sync_out[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~4 .lut_mask = 16'hCC00;
defparam \tdc_inst_0|mlt_inst|frac_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|int_sync_out[0][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|int_sync_out[0][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|mlt_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \tdc_inst_0|fr_sync|data[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|fr_sum [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][2]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][2]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \tdc_inst_0|fr_sync|sync_data[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneiii_lcell_comb \tdc_inst_0|frac_sync_out[0][2]~feeder (
// Equation(s):
// \tdc_inst_0|frac_sync_out[0][2]~feeder_combout  = \tdc_inst_0|fr_sync|sync_data[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|sync_data[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|frac_sync_out[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|frac_sync_out[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \tdc_inst_0|frac_sync_out[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|frac_sync_out[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~5 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~5_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_wr~q ),
	.datad(\tdc_inst_0|frac_sync_out[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~5 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|frac_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q  & (\tdc_inst_0|mlt_inst|frac_delay[0][2]~q  $ (VCC))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q  & (\tdc_inst_0|mlt_inst|frac_delay[0][2]~q  & VCC))
// \tdc_inst_0|mlt_inst|sum_st_1[0][2]~15  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q  & \tdc_inst_0|mlt_inst|frac_delay[0][2]~q ))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~q ),
	.datab(\tdc_inst_0|mlt_inst|frac_delay[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~14_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14 .lut_mask = 16'h6688;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16_combout  = (\tdc_inst_0|mlt_inst|frac_delay[0][3]~q  & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q  & (\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15  & VCC)) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 )))) # (!\tdc_inst_0|mlt_inst|frac_delay[0][3]~q  & 
// ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q  
// & ((\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 ) # (GND)))))
// \tdc_inst_0|mlt_inst|sum_st_1[0][3]~17  = CARRY((\tdc_inst_0|mlt_inst|frac_delay[0][3]~q  & (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q  & !\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 )) # 
// (!\tdc_inst_0|mlt_inst|frac_delay[0][3]~q  & ((!\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q ))))

	.dataa(\tdc_inst_0|mlt_inst|frac_delay[0][3]~q ),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~15 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~16_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16 .lut_mask = 16'h9617;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18_combout  = ((\tdc_inst_0|mlt_inst|frac_delay[0][4]~q  $ (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [0] $ 
// (!\tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 )))) # (GND)
// \tdc_inst_0|mlt_inst|sum_st_1[0][4]~19  = CARRY((\tdc_inst_0|mlt_inst|frac_delay[0][4]~q  & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [0]) # 
// (!\tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 ))) # (!\tdc_inst_0|mlt_inst|frac_delay[0][4]~q  & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [0] & !\tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 
// )))

	.dataa(\tdc_inst_0|mlt_inst|frac_delay[0][4]~q ),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~17 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~18_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18 .lut_mask = 16'h698E;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1] & ((\tdc_inst_0|mlt_inst|frac_delay[0][5]~q  & 
// (\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19  & VCC)) # (!\tdc_inst_0|mlt_inst|frac_delay[0][5]~q  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 )))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1] & ((\tdc_inst_0|mlt_inst|frac_delay[0][5]~q  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 )) # 
// (!\tdc_inst_0|mlt_inst|frac_delay[0][5]~q  & ((\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 ) # (GND)))))
// \tdc_inst_0|mlt_inst|sum_st_1[0][5]~21  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1] & (!\tdc_inst_0|mlt_inst|frac_delay[0][5]~q  & !\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 
// )) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1] & ((!\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 ) # (!\tdc_inst_0|mlt_inst|frac_delay[0][5]~q ))))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [1]),
	.datab(\tdc_inst_0|mlt_inst|frac_delay[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~19 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~20_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20 .lut_mask = 16'h9617;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22_combout  = ((\tdc_inst_0|mlt_inst|frac_delay[0][6]~q  $ (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [2] $ 
// (!\tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 )))) # (GND)
// \tdc_inst_0|mlt_inst|sum_st_1[0][6]~23  = CARRY((\tdc_inst_0|mlt_inst|frac_delay[0][6]~q  & ((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [2]) # 
// (!\tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 ))) # (!\tdc_inst_0|mlt_inst|frac_delay[0][6]~q  & (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [2] & !\tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 
// )))

	.dataa(\tdc_inst_0|mlt_inst|frac_delay[0][6]~q ),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~21 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~22_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22 .lut_mask = 16'h698E;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [3] & (!\tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [3] & ((\tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 ) # (GND)))
// \tdc_inst_0|mlt_inst|sum_st_1[0][7]~25  = CARRY((!\tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [3]))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~23 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~24_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~25 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [4] & (\tdc_inst_0|mlt_inst|sum_st_1[0][7]~25  $ (GND))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [4] & (!\tdc_inst_0|mlt_inst|sum_st_1[0][7]~25  & VCC))
// \tdc_inst_0|mlt_inst|sum_st_1[0][8]~27  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [4] & !\tdc_inst_0|mlt_inst|sum_st_1[0][7]~25 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~25 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~26_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [5] & (!\tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [5] & ((\tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 ) # (GND)))
// \tdc_inst_0|mlt_inst|sum_st_1[0][9]~29  = CARRY((!\tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [5]))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~27 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~28_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~29 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\tdc_inst_0|mlt_inst|sum_st_1[0][9]~29  $ (GND))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][9]~29  & VCC))
// \tdc_inst_0|mlt_inst|sum_st_1[0][10]~31  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\tdc_inst_0|mlt_inst|sum_st_1[0][9]~29 ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~29 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~30_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30 .lut_mask = 16'hC30C;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 ) # (GND)))
// \tdc_inst_0|mlt_inst|sum_st_1[0][11]~33  = CARRY((!\tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~31 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~32_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~33 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32 .lut_mask = 16'h5A5F;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\tdc_inst_0|mlt_inst|sum_st_1[0][11]~33  $ (GND))) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][11]~33  & VCC))
// \tdc_inst_0|mlt_inst|sum_st_1[0][12]~35  = CARRY((\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\tdc_inst_0|mlt_inst|sum_st_1[0][11]~33 ))

	.dataa(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~33 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~34_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34 .lut_mask = 16'hA50A;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36_combout  = (\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 )) # 
// (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 ) # (GND)))
// \tdc_inst_0|mlt_inst|sum_st_1[0][13]~37  = CARRY((!\tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 ) # (!\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~36_combout ),
	.cout(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~37 ));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36 .lut_mask = 16'h3C3F;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][13]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][13] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~2 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~2_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][13]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~2 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][13] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~2 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~2_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][13]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][13]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~2 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N11
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][13] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][13]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \tdc_inst_0|mlt_inst|sum_st_4[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[13] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][12] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~3 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~3_combout  = (\tdc_inst_0|mlt_inst|sum_st_1[0][12]~q  & \tdc_inst_0|mlt_inst|lr_ena [1])

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|sum_st_1[0][12]~q ),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~3 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][12] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~3 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~3_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][12]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][12]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~3 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][12] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][12]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \tdc_inst_0|mlt_inst|sum_st_4[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[12] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = !\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h0F0F;
defparam \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38_combout  = \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (!\tdc_inst_0|mlt_inst|sum_st_1[0][13]~37 )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\tdc_inst_0|mlt_inst|sum_st_1[0][13]~37 ),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1[0][14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38 .lut_mask = 16'hC3C3;
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][14]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][14]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][14] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~1 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~1_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][14]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][14]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~1 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][14] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~1 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~1_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][14]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][14]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~1 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N17
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][14] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][14]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \tdc_inst_0|mlt_inst|sum_st_4[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[14] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|data[0][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|data[0][0]~feeder_combout  = \tdc_inst_0|gen[0].tc_inst|fr_sum [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|gen[0].tc_inst|fr_sum [0]),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|data[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|data[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \tdc_inst_0|fr_sync|data[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|data[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][0]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][0]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \tdc_inst_0|fr_sync|sync_data[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \tdc_inst_0|frac_sync_out[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|fr_sync|sync_data[0][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~0 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~0_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_wr~q ),
	.datad(\tdc_inst_0|frac_sync_out[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~0 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|frac_delay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1~13 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1~13_combout  = (\tdc_inst_0|mlt_inst|frac_delay[0][0]~q  & \tdc_inst_0|mlt_inst|lr_ena [0])

	.dataa(\tdc_inst_0|mlt_inst|frac_delay[0][0]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1~13 .lut_mask = 16'hA0A0;
defparam \tdc_inst_0|mlt_inst|sum_st_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~0 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~0_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][0]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~0 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~0 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~0_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~0 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][0]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \tdc_inst_0|mlt_inst|sum_st_4[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[0] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneiii_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\tdc_inst_0|mlt_inst|sum_st_4 [13]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [12]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [14]) # (\tdc_inst_0|mlt_inst|sum_st_4 [0])))

	.dataa(\tdc_inst_0|mlt_inst|sum_st_4 [13]),
	.datab(\tdc_inst_0|mlt_inst|sum_st_4 [12]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [14]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [0]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][10] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~5 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~5_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][10]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_1[0][10]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~5 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][10] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~5 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~5_combout  = (\tdc_inst_0|mlt_inst|sum_st_2[0][10]~q  & \tdc_inst_0|mlt_inst|lr_ena [2])

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|sum_st_2[0][10]~q ),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~5 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][10] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][10]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \tdc_inst_0|mlt_inst|sum_st_4[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[10] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~6 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~6_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][9]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_1[0][9]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~6 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~6 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~6_combout  = (\tdc_inst_0|mlt_inst|sum_st_2[0][9]~q  & \tdc_inst_0|mlt_inst|lr_ena [2])

	.dataa(\tdc_inst_0|mlt_inst|sum_st_2[0][9]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~6 .lut_mask = 16'hA0A0;
defparam \tdc_inst_0|mlt_inst|sum_st_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][9] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][9]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \tdc_inst_0|mlt_inst|sum_st_4[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[9] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~7 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~7_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][8]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~7 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~7 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~7_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][8]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][8]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~7 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][8] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][8]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \tdc_inst_0|mlt_inst|sum_st_4[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[8] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][11] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~4 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~4_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_1[0][11]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~4 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][11] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~4 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~4_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][11]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][11]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~4 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3~4_combout ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][11] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][11]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \tdc_inst_0|mlt_inst|sum_st_4[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[11] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneiii_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (\tdc_inst_0|mlt_inst|sum_st_4 [10]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [9]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [8]) # (\tdc_inst_0|mlt_inst|sum_st_4 [11])))

	.dataa(\tdc_inst_0|mlt_inst|sum_st_4 [10]),
	.datab(\tdc_inst_0|mlt_inst|sum_st_4 [9]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [8]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [11]),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~9 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~9_combout  = (\tdc_inst_0|mlt_inst|sum_st_1[0][6]~q  & \tdc_inst_0|mlt_inst|lr_ena [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][6]~q ),
	.datad(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~9 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~9 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~9_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][6]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_2[0][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~9_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~9 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][6]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \tdc_inst_0|mlt_inst|sum_st_4[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[6] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~10 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~10_combout  = (\tdc_inst_0|mlt_inst|sum_st_1[0][5]~q  & \tdc_inst_0|mlt_inst|lr_ena [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][5]~q ),
	.datad(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~10 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~10 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~10_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][5]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~10_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~10 .lut_mask = 16'hCC00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][5]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \tdc_inst_0|mlt_inst|sum_st_4[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[5] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~11 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~11_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_1[0][4]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~11_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~11 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~11 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~11_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][4]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_2[0][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~11_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~11 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \tdc_inst_0|mlt_inst|sum_st_4[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_3[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~8 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~8_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][7]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~8 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~8 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~8_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][7]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_2[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~8 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][7] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][7]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \tdc_inst_0|mlt_inst|sum_st_4[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[7] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneiii_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (\tdc_inst_0|mlt_inst|sum_st_4 [6]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [5]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [4]) # (\tdc_inst_0|mlt_inst|sum_st_4 [7])))

	.dataa(\tdc_inst_0|mlt_inst|sum_st_4 [6]),
	.datab(\tdc_inst_0|mlt_inst|sum_st_4 [5]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [4]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [7]),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'hFFFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~12 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~12_combout  = (\tdc_inst_0|mlt_inst|lr_ena [1] & \tdc_inst_0|mlt_inst|sum_st_1[0][3]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~12 .lut_mask = 16'hC0C0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~12 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~12_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][3]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][3]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~12_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~12 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \tdc_inst_0|mlt_inst|sum_st_4[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_3[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \tdc_inst_0|gen[0].tc_inst|fr_sum[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|gen[0].tc_inst|wr_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|gen[0].tc_inst|fr_sum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|gen[0].tc_inst|fr_sum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \tdc_inst_0|fr_sync|data[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|gen[0].tc_inst|fr_sum [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tdc_inst_0|fr_sync|data_wr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|data[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneiii_lcell_comb \tdc_inst_0|fr_sync|sync_data[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|fr_sync|sync_data[0][1]~feeder_combout  = \tdc_inst_0|fr_sync|data[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|data[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|fr_sync|sync_data[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|fr_sync|sync_data[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \tdc_inst_0|fr_sync|sync_data[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|fr_sync|sync_data[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|state.st_read_data~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|fr_sync|sync_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|fr_sync|sync_data[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|fr_sync|sync_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneiii_lcell_comb \tdc_inst_0|frac_sync_out[0][1]~feeder (
// Equation(s):
// \tdc_inst_0|frac_sync_out[0][1]~feeder_combout  = \tdc_inst_0|fr_sync|sync_data[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|fr_sync|sync_data[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|frac_sync_out[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][1]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|frac_sync_out[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \tdc_inst_0|frac_sync_out[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|frac_sync_out[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tdc_inst_0|fr_sync|out_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|frac_sync_out[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|frac_sync_out[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|frac_sync_out[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|frac_delay~6 (
// Equation(s):
// \tdc_inst_0|mlt_inst|frac_delay~6_combout  = (\tdc_inst_0|mlt_wr~q  & \tdc_inst_0|frac_sync_out[0][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_wr~q ),
	.datad(\tdc_inst_0|frac_sync_out[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|frac_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay~6 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|frac_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \tdc_inst_0|mlt_inst|frac_delay[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|frac_delay~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|frac_delay[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|frac_delay[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|frac_delay[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_1~40 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_1~40_combout  = (\tdc_inst_0|mlt_inst|lr_ena [0] & \tdc_inst_0|mlt_inst|frac_delay[0][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [0]),
	.datad(\tdc_inst_0|mlt_inst|frac_delay[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1~40 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~14 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~14_combout  = (\tdc_inst_0|mlt_inst|sum_st_1[0][1]~q  & \tdc_inst_0|mlt_inst|lr_ena [1])

	.dataa(\tdc_inst_0|mlt_inst|sum_st_1[0][1]~q ),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~14_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~14 .lut_mask = 16'hA0A0;
defparam \tdc_inst_0|mlt_inst|sum_st_2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~14 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~14_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][1]~q )

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][1]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~14 .lut_mask = 16'hAA00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \tdc_inst_0|mlt_inst|sum_st_4[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_3[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[1] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \tdc_inst_0|mlt_inst|sum_st_1[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\tdc_inst_0|mlt_inst|lr_ena [0]),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_1[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_2~13 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_2~13_combout  = (\tdc_inst_0|mlt_inst|sum_st_1[0][2]~q  & \tdc_inst_0|mlt_inst|lr_ena [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_1[0][2]~q ),
	.datad(\tdc_inst_0|mlt_inst|lr_ena [1]),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_2~13_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2~13 .lut_mask = 16'hF000;
defparam \tdc_inst_0|mlt_inst|sum_st_2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \tdc_inst_0|mlt_inst|sum_st_2[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_3~13 (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_3~13_combout  = (\tdc_inst_0|mlt_inst|lr_ena [2] & \tdc_inst_0|mlt_inst|sum_st_2[0][2]~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_2[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_3~13_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3~13 .lut_mask = 16'hCC00;
defparam \tdc_inst_0|mlt_inst|sum_st_3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \tdc_inst_0|mlt_inst|sum_st_3[0][2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_3[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_3[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneiii_lcell_comb \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder (
// Equation(s):
// \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_3[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_3[0][2]~q ),
	.cin(gnd),
	.combout(\tdc_inst_0|mlt_inst|sum_st_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder .lut_mask = 16'hFF00;
defparam \tdc_inst_0|mlt_inst|sum_st_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \tdc_inst_0|mlt_inst|sum_st_4[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tdc_inst_0|mlt_inst|sum_st_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|sum_st_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|sum_st_4[2] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|sum_st_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneiii_lcell_comb \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = (\tdc_inst_0|mlt_inst|sum_st_4 [3]) # ((\tdc_inst_0|mlt_inst|sum_st_4 [1]) # (\tdc_inst_0|mlt_inst|sum_st_4 [2]))

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|sum_st_4 [3]),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [1]),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [2]),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = 16'hFFFC;
defparam \WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneiii_lcell_comb \WideOr0~4 (
// Equation(s):
// \WideOr0~4_combout  = (\WideOr0~0_combout ) # ((\WideOr0~1_combout ) # ((\WideOr0~2_combout ) # (\WideOr0~3_combout )))

	.dataa(\WideOr0~0_combout ),
	.datab(\WideOr0~1_combout ),
	.datac(\WideOr0~2_combout ),
	.datad(\WideOr0~3_combout ),
	.cin(gnd),
	.combout(\WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~4 .lut_mask = 16'hFFFE;
defparam \WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \tdc_inst_0|mlt_inst|lr_ena[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|lr_ena [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|lr_ena [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[3] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|lr_ena[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \tdc_inst_0|mlt_inst|lr_ena[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|lr_ena [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tdc_inst_0|mlt_inst|lr_ena[4] .is_wysiwyg = "true";
defparam \tdc_inst_0|mlt_inst|lr_ena[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneiii_lcell_comb \ph_ctl|key_ctl_d[0]~feeder (
// Equation(s):
// \ph_ctl|key_ctl_d[0]~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\ph_ctl|key_ctl_d[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|key_ctl_d[0]~feeder .lut_mask = 16'hFF00;
defparam \ph_ctl|key_ctl_d[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N7
dffeas \ph_ctl|key_ctl_d[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|key_ctl_d[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|key_ctl_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|key_ctl_d[0] .is_wysiwyg = "true";
defparam \ph_ctl|key_ctl_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneiii_lcell_comb \ph_ctl|key_ctl_q[0]~feeder (
// Equation(s):
// \ph_ctl|key_ctl_q[0]~feeder_combout  = \ph_ctl|key_ctl_d [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ph_ctl|key_ctl_d [0]),
	.cin(gnd),
	.combout(\ph_ctl|key_ctl_q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|key_ctl_q[0]~feeder .lut_mask = 16'hFF00;
defparam \ph_ctl|key_ctl_q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N13
dffeas \ph_ctl|key_ctl_q[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|key_ctl_q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|key_ctl_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|key_ctl_q[0] .is_wysiwyg = "true";
defparam \ph_ctl|key_ctl_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneiii_lcell_comb \ph_ctl|always0~1 (
// Equation(s):
// \ph_ctl|always0~1_combout  = (!\ph_ctl|key_ctl_d [0] & \ph_ctl|key_ctl_q [0])

	.dataa(\ph_ctl|key_ctl_d [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ph_ctl|key_ctl_q [0]),
	.cin(gnd),
	.combout(\ph_ctl|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|always0~1 .lut_mask = 16'h5500;
defparam \ph_ctl|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneiii_lcell_comb \ph_ctl|clk_div[0]~16 (
// Equation(s):
// \ph_ctl|clk_div[0]~16_combout  = \ph_ctl|clk_div [0] $ (VCC)
// \ph_ctl|clk_div[0]~17  = CARRY(\ph_ctl|clk_div [0])

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ph_ctl|clk_div[0]~16_combout ),
	.cout(\ph_ctl|clk_div[0]~17 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[0]~16 .lut_mask = 16'h33CC;
defparam \ph_ctl|clk_div[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneiii_lcell_comb \ph_ctl|Equal0~7 (
// Equation(s):
// \ph_ctl|Equal0~7_combout  = (\ph_ctl|Equal0~4_combout  & \ph_ctl|Equal0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ph_ctl|Equal0~4_combout ),
	.datad(\ph_ctl|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~7 .lut_mask = 16'hF000;
defparam \ph_ctl|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N1
dffeas \ph_ctl|clk_div[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[0]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[0] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N2
cycloneiii_lcell_comb \ph_ctl|clk_div[1]~18 (
// Equation(s):
// \ph_ctl|clk_div[1]~18_combout  = (\ph_ctl|clk_div [1] & (!\ph_ctl|clk_div[0]~17 )) # (!\ph_ctl|clk_div [1] & ((\ph_ctl|clk_div[0]~17 ) # (GND)))
// \ph_ctl|clk_div[1]~19  = CARRY((!\ph_ctl|clk_div[0]~17 ) # (!\ph_ctl|clk_div [1]))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[0]~17 ),
	.combout(\ph_ctl|clk_div[1]~18_combout ),
	.cout(\ph_ctl|clk_div[1]~19 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[1]~18 .lut_mask = 16'h3C3F;
defparam \ph_ctl|clk_div[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N3
dffeas \ph_ctl|clk_div[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[1]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[1] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneiii_lcell_comb \ph_ctl|clk_div[2]~20 (
// Equation(s):
// \ph_ctl|clk_div[2]~20_combout  = (\ph_ctl|clk_div [2] & (\ph_ctl|clk_div[1]~19  $ (GND))) # (!\ph_ctl|clk_div [2] & (!\ph_ctl|clk_div[1]~19  & VCC))
// \ph_ctl|clk_div[2]~21  = CARRY((\ph_ctl|clk_div [2] & !\ph_ctl|clk_div[1]~19 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[1]~19 ),
	.combout(\ph_ctl|clk_div[2]~20_combout ),
	.cout(\ph_ctl|clk_div[2]~21 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[2]~20 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N5
dffeas \ph_ctl|clk_div[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[2]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[2] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneiii_lcell_comb \ph_ctl|clk_div[3]~22 (
// Equation(s):
// \ph_ctl|clk_div[3]~22_combout  = (\ph_ctl|clk_div [3] & (!\ph_ctl|clk_div[2]~21 )) # (!\ph_ctl|clk_div [3] & ((\ph_ctl|clk_div[2]~21 ) # (GND)))
// \ph_ctl|clk_div[3]~23  = CARRY((!\ph_ctl|clk_div[2]~21 ) # (!\ph_ctl|clk_div [3]))

	.dataa(\ph_ctl|clk_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[2]~21 ),
	.combout(\ph_ctl|clk_div[3]~22_combout ),
	.cout(\ph_ctl|clk_div[3]~23 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[3]~22 .lut_mask = 16'h5A5F;
defparam \ph_ctl|clk_div[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N7
dffeas \ph_ctl|clk_div[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[3]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[3] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N8
cycloneiii_lcell_comb \ph_ctl|clk_div[4]~24 (
// Equation(s):
// \ph_ctl|clk_div[4]~24_combout  = (\ph_ctl|clk_div [4] & (\ph_ctl|clk_div[3]~23  $ (GND))) # (!\ph_ctl|clk_div [4] & (!\ph_ctl|clk_div[3]~23  & VCC))
// \ph_ctl|clk_div[4]~25  = CARRY((\ph_ctl|clk_div [4] & !\ph_ctl|clk_div[3]~23 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[3]~23 ),
	.combout(\ph_ctl|clk_div[4]~24_combout ),
	.cout(\ph_ctl|clk_div[4]~25 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[4]~24 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N9
dffeas \ph_ctl|clk_div[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[4]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[4] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N10
cycloneiii_lcell_comb \ph_ctl|clk_div[5]~26 (
// Equation(s):
// \ph_ctl|clk_div[5]~26_combout  = (\ph_ctl|clk_div [5] & (!\ph_ctl|clk_div[4]~25 )) # (!\ph_ctl|clk_div [5] & ((\ph_ctl|clk_div[4]~25 ) # (GND)))
// \ph_ctl|clk_div[5]~27  = CARRY((!\ph_ctl|clk_div[4]~25 ) # (!\ph_ctl|clk_div [5]))

	.dataa(\ph_ctl|clk_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[4]~25 ),
	.combout(\ph_ctl|clk_div[5]~26_combout ),
	.cout(\ph_ctl|clk_div[5]~27 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[5]~26 .lut_mask = 16'h5A5F;
defparam \ph_ctl|clk_div[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N11
dffeas \ph_ctl|clk_div[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[5]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[5] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N12
cycloneiii_lcell_comb \ph_ctl|clk_div[6]~28 (
// Equation(s):
// \ph_ctl|clk_div[6]~28_combout  = (\ph_ctl|clk_div [6] & (\ph_ctl|clk_div[5]~27  $ (GND))) # (!\ph_ctl|clk_div [6] & (!\ph_ctl|clk_div[5]~27  & VCC))
// \ph_ctl|clk_div[6]~29  = CARRY((\ph_ctl|clk_div [6] & !\ph_ctl|clk_div[5]~27 ))

	.dataa(\ph_ctl|clk_div [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[5]~27 ),
	.combout(\ph_ctl|clk_div[6]~28_combout ),
	.cout(\ph_ctl|clk_div[6]~29 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[6]~28 .lut_mask = 16'hA50A;
defparam \ph_ctl|clk_div[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N13
dffeas \ph_ctl|clk_div[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[6]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[6] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N14
cycloneiii_lcell_comb \ph_ctl|clk_div[7]~30 (
// Equation(s):
// \ph_ctl|clk_div[7]~30_combout  = (\ph_ctl|clk_div [7] & (!\ph_ctl|clk_div[6]~29 )) # (!\ph_ctl|clk_div [7] & ((\ph_ctl|clk_div[6]~29 ) # (GND)))
// \ph_ctl|clk_div[7]~31  = CARRY((!\ph_ctl|clk_div[6]~29 ) # (!\ph_ctl|clk_div [7]))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[6]~29 ),
	.combout(\ph_ctl|clk_div[7]~30_combout ),
	.cout(\ph_ctl|clk_div[7]~31 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[7]~30 .lut_mask = 16'h3C3F;
defparam \ph_ctl|clk_div[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N15
dffeas \ph_ctl|clk_div[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[7]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[7] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneiii_lcell_comb \ph_ctl|clk_div[8]~32 (
// Equation(s):
// \ph_ctl|clk_div[8]~32_combout  = (\ph_ctl|clk_div [8] & (\ph_ctl|clk_div[7]~31  $ (GND))) # (!\ph_ctl|clk_div [8] & (!\ph_ctl|clk_div[7]~31  & VCC))
// \ph_ctl|clk_div[8]~33  = CARRY((\ph_ctl|clk_div [8] & !\ph_ctl|clk_div[7]~31 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[7]~31 ),
	.combout(\ph_ctl|clk_div[8]~32_combout ),
	.cout(\ph_ctl|clk_div[8]~33 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[8]~32 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N17
dffeas \ph_ctl|clk_div[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[8]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[8] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneiii_lcell_comb \ph_ctl|clk_div[9]~34 (
// Equation(s):
// \ph_ctl|clk_div[9]~34_combout  = (\ph_ctl|clk_div [9] & (!\ph_ctl|clk_div[8]~33 )) # (!\ph_ctl|clk_div [9] & ((\ph_ctl|clk_div[8]~33 ) # (GND)))
// \ph_ctl|clk_div[9]~35  = CARRY((!\ph_ctl|clk_div[8]~33 ) # (!\ph_ctl|clk_div [9]))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[8]~33 ),
	.combout(\ph_ctl|clk_div[9]~34_combout ),
	.cout(\ph_ctl|clk_div[9]~35 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[9]~34 .lut_mask = 16'h3C3F;
defparam \ph_ctl|clk_div[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N19
dffeas \ph_ctl|clk_div[9] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[9]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[9] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneiii_lcell_comb \ph_ctl|clk_div[10]~36 (
// Equation(s):
// \ph_ctl|clk_div[10]~36_combout  = (\ph_ctl|clk_div [10] & (\ph_ctl|clk_div[9]~35  $ (GND))) # (!\ph_ctl|clk_div [10] & (!\ph_ctl|clk_div[9]~35  & VCC))
// \ph_ctl|clk_div[10]~37  = CARRY((\ph_ctl|clk_div [10] & !\ph_ctl|clk_div[9]~35 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[9]~35 ),
	.combout(\ph_ctl|clk_div[10]~36_combout ),
	.cout(\ph_ctl|clk_div[10]~37 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[10]~36 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N21
dffeas \ph_ctl|clk_div[10] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[10]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[10] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneiii_lcell_comb \ph_ctl|clk_div[11]~38 (
// Equation(s):
// \ph_ctl|clk_div[11]~38_combout  = (\ph_ctl|clk_div [11] & (!\ph_ctl|clk_div[10]~37 )) # (!\ph_ctl|clk_div [11] & ((\ph_ctl|clk_div[10]~37 ) # (GND)))
// \ph_ctl|clk_div[11]~39  = CARRY((!\ph_ctl|clk_div[10]~37 ) # (!\ph_ctl|clk_div [11]))

	.dataa(\ph_ctl|clk_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[10]~37 ),
	.combout(\ph_ctl|clk_div[11]~38_combout ),
	.cout(\ph_ctl|clk_div[11]~39 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[11]~38 .lut_mask = 16'h5A5F;
defparam \ph_ctl|clk_div[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N23
dffeas \ph_ctl|clk_div[11] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[11]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[11] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N24
cycloneiii_lcell_comb \ph_ctl|clk_div[12]~40 (
// Equation(s):
// \ph_ctl|clk_div[12]~40_combout  = (\ph_ctl|clk_div [12] & (\ph_ctl|clk_div[11]~39  $ (GND))) # (!\ph_ctl|clk_div [12] & (!\ph_ctl|clk_div[11]~39  & VCC))
// \ph_ctl|clk_div[12]~41  = CARRY((\ph_ctl|clk_div [12] & !\ph_ctl|clk_div[11]~39 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[11]~39 ),
	.combout(\ph_ctl|clk_div[12]~40_combout ),
	.cout(\ph_ctl|clk_div[12]~41 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[12]~40 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N25
dffeas \ph_ctl|clk_div[12] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[12]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[12] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneiii_lcell_comb \ph_ctl|Equal0~5 (
// Equation(s):
// \ph_ctl|Equal0~5_combout  = (!\ph_ctl|clk_div [12] & (!\ph_ctl|clk_div [11] & (\ph_ctl|clk_div [10] & \ph_ctl|clk_div [9])))

	.dataa(\ph_ctl|clk_div [12]),
	.datab(\ph_ctl|clk_div [11]),
	.datac(\ph_ctl|clk_div [10]),
	.datad(\ph_ctl|clk_div [9]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~5 .lut_mask = 16'h1000;
defparam \ph_ctl|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneiii_lcell_comb \ph_ctl|clk_div[13]~42 (
// Equation(s):
// \ph_ctl|clk_div[13]~42_combout  = (\ph_ctl|clk_div [13] & (!\ph_ctl|clk_div[12]~41 )) # (!\ph_ctl|clk_div [13] & ((\ph_ctl|clk_div[12]~41 ) # (GND)))
// \ph_ctl|clk_div[13]~43  = CARRY((!\ph_ctl|clk_div[12]~41 ) # (!\ph_ctl|clk_div [13]))

	.dataa(\ph_ctl|clk_div [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[12]~41 ),
	.combout(\ph_ctl|clk_div[13]~42_combout ),
	.cout(\ph_ctl|clk_div[13]~43 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[13]~42 .lut_mask = 16'h5A5F;
defparam \ph_ctl|clk_div[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N27
dffeas \ph_ctl|clk_div[13] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[13]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[13] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneiii_lcell_comb \ph_ctl|clk_div[14]~44 (
// Equation(s):
// \ph_ctl|clk_div[14]~44_combout  = (\ph_ctl|clk_div [14] & (\ph_ctl|clk_div[13]~43  $ (GND))) # (!\ph_ctl|clk_div [14] & (!\ph_ctl|clk_div[13]~43  & VCC))
// \ph_ctl|clk_div[14]~45  = CARRY((\ph_ctl|clk_div [14] & !\ph_ctl|clk_div[13]~43 ))

	.dataa(gnd),
	.datab(\ph_ctl|clk_div [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ph_ctl|clk_div[13]~43 ),
	.combout(\ph_ctl|clk_div[14]~44_combout ),
	.cout(\ph_ctl|clk_div[14]~45 ));
// synopsys translate_off
defparam \ph_ctl|clk_div[14]~44 .lut_mask = 16'hC30C;
defparam \ph_ctl|clk_div[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N29
dffeas \ph_ctl|clk_div[14] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[14]~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[14] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N30
cycloneiii_lcell_comb \ph_ctl|clk_div[15]~46 (
// Equation(s):
// \ph_ctl|clk_div[15]~46_combout  = \ph_ctl|clk_div [15] $ (\ph_ctl|clk_div[14]~45 )

	.dataa(\ph_ctl|clk_div [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ph_ctl|clk_div[14]~45 ),
	.combout(\ph_ctl|clk_div[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_div[15]~46 .lut_mask = 16'h5A5A;
defparam \ph_ctl|clk_div[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y22_N31
dffeas \ph_ctl|clk_div[15] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_div[15]~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ph_ctl|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_div[15] .is_wysiwyg = "true";
defparam \ph_ctl|clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneiii_lcell_comb \ph_ctl|Equal0~6 (
// Equation(s):
// \ph_ctl|Equal0~6_combout  = (\ph_ctl|Equal0~5_combout  & (\ph_ctl|clk_div [13] & (!\ph_ctl|clk_div [15] & !\ph_ctl|clk_div [14])))

	.dataa(\ph_ctl|Equal0~5_combout ),
	.datab(\ph_ctl|clk_div [13]),
	.datac(\ph_ctl|clk_div [15]),
	.datad(\ph_ctl|clk_div [14]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~6 .lut_mask = 16'h0008;
defparam \ph_ctl|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneiii_lcell_comb \ph_ctl|clk_max[7]~8 (
// Equation(s):
// \ph_ctl|clk_max[7]~8_combout  = (\ph_ctl|always0~1_combout  & (\SW[0]~input_o  & ((!\ph_ctl|Equal0~6_combout ) # (!\ph_ctl|Equal0~4_combout ))))

	.dataa(\ph_ctl|always0~1_combout ),
	.datab(\ph_ctl|Equal0~4_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\ph_ctl|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[7]~8 .lut_mask = 16'h20A0;
defparam \ph_ctl|clk_max[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y22_N23
dffeas \ph_ctl|key_ctl_d[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|key_ctl_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|key_ctl_d[1] .is_wysiwyg = "true";
defparam \ph_ctl|key_ctl_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y22_N29
dffeas \ph_ctl|key_ctl_q[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ph_ctl|key_ctl_d [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|key_ctl_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|key_ctl_q[1] .is_wysiwyg = "true";
defparam \ph_ctl|key_ctl_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneiii_lcell_comb \ph_ctl|always0~0 (
// Equation(s):
// \ph_ctl|always0~0_combout  = (!\ph_ctl|key_ctl_d [1] & \ph_ctl|key_ctl_q [1])

	.dataa(\ph_ctl|key_ctl_d [1]),
	.datab(gnd),
	.datac(\ph_ctl|key_ctl_q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ph_ctl|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|always0~0 .lut_mask = 16'h5050;
defparam \ph_ctl|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneiii_lcell_comb \ph_ctl|clk_max[8]~0 (
// Equation(s):
// \ph_ctl|clk_max[8]~0_combout  = (!\ph_ctl|always0~1_combout  & (!\ph_ctl|always0~0_combout  & ((!\ph_ctl|Equal0~6_combout ) # (!\ph_ctl|Equal0~4_combout ))))

	.dataa(\ph_ctl|always0~1_combout ),
	.datab(\ph_ctl|always0~0_combout ),
	.datac(\ph_ctl|Equal0~4_combout ),
	.datad(\ph_ctl|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[8]~0 .lut_mask = 16'h0111;
defparam \ph_ctl|clk_max[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneiii_lcell_comb \ph_ctl|clk_max[7]~9 (
// Equation(s):
// \ph_ctl|clk_max[7]~9_combout  = (\ph_ctl|clk_max[7]~8_combout ) # ((\ph_ctl|clk_max [7] & \ph_ctl|clk_max[8]~0_combout ))

	.dataa(\ph_ctl|clk_max[7]~8_combout ),
	.datab(gnd),
	.datac(\ph_ctl|clk_max [7]),
	.datad(\ph_ctl|clk_max[8]~0_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[7]~9 .lut_mask = 16'hFAAA;
defparam \ph_ctl|clk_max[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N27
dffeas \ph_ctl|clk_max[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[7]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[7] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneiii_lcell_comb \ph_ctl|clk_max[8]~10 (
// Equation(s):
// \ph_ctl|clk_max[8]~10_combout  = (\ph_ctl|clk_max[8]~0_combout  & ((\ph_ctl|clk_max [8]))) # (!\ph_ctl|clk_max[8]~0_combout  & (\ph_ctl|clk_max[7]~8_combout ))

	.dataa(\ph_ctl|clk_max[7]~8_combout ),
	.datab(gnd),
	.datac(\ph_ctl|clk_max [8]),
	.datad(\ph_ctl|clk_max[8]~0_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[8]~10 .lut_mask = 16'hF0AA;
defparam \ph_ctl|clk_max[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \ph_ctl|clk_max[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[8]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[8] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneiii_lcell_comb \ph_ctl|Equal0~3 (
// Equation(s):
// \ph_ctl|Equal0~3_combout  = (\ph_ctl|clk_max [7] & (\ph_ctl|clk_div [7] & (\ph_ctl|clk_max [8] $ (\ph_ctl|clk_div [8])))) # (!\ph_ctl|clk_max [7] & (!\ph_ctl|clk_div [7] & (\ph_ctl|clk_max [8] $ (\ph_ctl|clk_div [8]))))

	.dataa(\ph_ctl|clk_max [7]),
	.datab(\ph_ctl|clk_max [8]),
	.datac(\ph_ctl|clk_div [7]),
	.datad(\ph_ctl|clk_div [8]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~3 .lut_mask = 16'h2184;
defparam \ph_ctl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneiii_lcell_comb \ph_ctl|clk_max[0]~1 (
// Equation(s):
// \ph_ctl|clk_max[0]~1_combout  = (\ph_ctl|clk_max[8]~0_combout  & (((\ph_ctl|clk_max [0])))) # (!\ph_ctl|clk_max[8]~0_combout  & (!\SW[0]~input_o  & ((!\ph_ctl|Equal0~7_combout ))))

	.dataa(\ph_ctl|clk_max[8]~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\ph_ctl|clk_max [0]),
	.datad(\ph_ctl|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[0]~1 .lut_mask = 16'hA0B1;
defparam \ph_ctl|clk_max[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \ph_ctl|clk_max[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[0] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneiii_lcell_comb \ph_ctl|clk_max[1]~2 (
// Equation(s):
// \ph_ctl|clk_max[1]~2_combout  = (!\ph_ctl|key_ctl_d [0] & (!\SW[0]~input_o  & \ph_ctl|key_ctl_q [0]))

	.dataa(\ph_ctl|key_ctl_d [0]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\ph_ctl|key_ctl_q [0]),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[1]~2 .lut_mask = 16'h0500;
defparam \ph_ctl|clk_max[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneiii_lcell_comb \ph_ctl|clk_max[1]~3 (
// Equation(s):
// \ph_ctl|clk_max[1]~3_combout  = (\ph_ctl|clk_max[8]~0_combout  & (((\ph_ctl|clk_max [1])))) # (!\ph_ctl|clk_max[8]~0_combout  & (!\ph_ctl|clk_max[1]~2_combout  & (!\ph_ctl|Equal0~7_combout )))

	.dataa(\ph_ctl|clk_max[1]~2_combout ),
	.datab(\ph_ctl|Equal0~7_combout ),
	.datac(\ph_ctl|clk_max [1]),
	.datad(\ph_ctl|clk_max[8]~0_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[1]~3 .lut_mask = 16'hF011;
defparam \ph_ctl|clk_max[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \ph_ctl|clk_max[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[1] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N28
cycloneiii_lcell_comb \ph_ctl|Equal0~0 (
// Equation(s):
// \ph_ctl|Equal0~0_combout  = (\ph_ctl|clk_max [0] & (!\ph_ctl|clk_div [0] & (\ph_ctl|clk_max [1] $ (\ph_ctl|clk_div [1])))) # (!\ph_ctl|clk_max [0] & (\ph_ctl|clk_div [0] & (\ph_ctl|clk_max [1] $ (\ph_ctl|clk_div [1]))))

	.dataa(\ph_ctl|clk_max [0]),
	.datab(\ph_ctl|clk_max [1]),
	.datac(\ph_ctl|clk_div [0]),
	.datad(\ph_ctl|clk_div [1]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~0 .lut_mask = 16'h1248;
defparam \ph_ctl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneiii_lcell_comb \ph_ctl|clk_max[6]~6 (
// Equation(s):
// \ph_ctl|clk_max[6]~6_combout  = (\ph_ctl|clk_max[8]~0_combout  & (((\ph_ctl|clk_max [6])))) # (!\ph_ctl|clk_max[8]~0_combout  & (\SW[0]~input_o  & (!\ph_ctl|Equal0~7_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\ph_ctl|Equal0~7_combout ),
	.datac(\ph_ctl|clk_max [6]),
	.datad(\ph_ctl|clk_max[8]~0_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[6]~6 .lut_mask = 16'hF022;
defparam \ph_ctl|clk_max[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N31
dffeas \ph_ctl|clk_max[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[6] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneiii_lcell_comb \ph_ctl|clk_max~4 (
// Equation(s):
// \ph_ctl|clk_max~4_combout  = \SW[0]~input_o  $ (((!\ph_ctl|key_ctl_d [0] & \ph_ctl|key_ctl_q [0])))

	.dataa(\ph_ctl|key_ctl_d [0]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\ph_ctl|key_ctl_q [0]),
	.cin(gnd),
	.combout(\ph_ctl|clk_max~4_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max~4 .lut_mask = 16'hA5F0;
defparam \ph_ctl|clk_max~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N10
cycloneiii_lcell_comb \ph_ctl|clk_max[4]~5 (
// Equation(s):
// \ph_ctl|clk_max[4]~5_combout  = (\ph_ctl|clk_max[8]~0_combout  & (((\ph_ctl|clk_max [4])))) # (!\ph_ctl|clk_max[8]~0_combout  & (!\ph_ctl|clk_max~4_combout  & ((!\ph_ctl|Equal0~7_combout ))))

	.dataa(\ph_ctl|clk_max[8]~0_combout ),
	.datab(\ph_ctl|clk_max~4_combout ),
	.datac(\ph_ctl|clk_max [4]),
	.datad(\ph_ctl|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[4]~5 .lut_mask = 16'hA0B1;
defparam \ph_ctl|clk_max[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \ph_ctl|clk_max[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[4] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneiii_lcell_comb \ph_ctl|Equal0~1 (
// Equation(s):
// \ph_ctl|Equal0~1_combout  = (\ph_ctl|clk_max [6] & (\ph_ctl|clk_div [6] & (\ph_ctl|clk_div [4] $ (!\ph_ctl|clk_max [4])))) # (!\ph_ctl|clk_max [6] & (!\ph_ctl|clk_div [6] & (\ph_ctl|clk_div [4] $ (!\ph_ctl|clk_max [4]))))

	.dataa(\ph_ctl|clk_max [6]),
	.datab(\ph_ctl|clk_div [6]),
	.datac(\ph_ctl|clk_div [4]),
	.datad(\ph_ctl|clk_max [4]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~1 .lut_mask = 16'h9009;
defparam \ph_ctl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneiii_lcell_comb \ph_ctl|clk_max[3]~7 (
// Equation(s):
// \ph_ctl|clk_max[3]~7_combout  = (!\ph_ctl|always0~1_combout  & (!\ph_ctl|Equal0~7_combout  & ((\ph_ctl|clk_max [3]) # (!\ph_ctl|clk_max[8]~0_combout ))))

	.dataa(\ph_ctl|always0~1_combout ),
	.datab(\ph_ctl|Equal0~7_combout ),
	.datac(\ph_ctl|clk_max [3]),
	.datad(\ph_ctl|clk_max[8]~0_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_max[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_max[3]~7 .lut_mask = 16'h1011;
defparam \ph_ctl|clk_max[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \ph_ctl|clk_max[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_max[3]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_max [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_max[3] .is_wysiwyg = "true";
defparam \ph_ctl|clk_max[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneiii_lcell_comb \ph_ctl|Equal0~2 (
// Equation(s):
// \ph_ctl|Equal0~2_combout  = (!\ph_ctl|clk_div [5] & ((\ph_ctl|clk_div [2] & (!\ph_ctl|clk_max [3] & \ph_ctl|clk_div [3])) # (!\ph_ctl|clk_div [2] & (\ph_ctl|clk_max [3] & !\ph_ctl|clk_div [3]))))

	.dataa(\ph_ctl|clk_div [2]),
	.datab(\ph_ctl|clk_max [3]),
	.datac(\ph_ctl|clk_div [5]),
	.datad(\ph_ctl|clk_div [3]),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~2 .lut_mask = 16'h0204;
defparam \ph_ctl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneiii_lcell_comb \ph_ctl|Equal0~4 (
// Equation(s):
// \ph_ctl|Equal0~4_combout  = (\ph_ctl|Equal0~3_combout  & (\ph_ctl|Equal0~0_combout  & (\ph_ctl|Equal0~1_combout  & \ph_ctl|Equal0~2_combout )))

	.dataa(\ph_ctl|Equal0~3_combout ),
	.datab(\ph_ctl|Equal0~0_combout ),
	.datac(\ph_ctl|Equal0~1_combout ),
	.datad(\ph_ctl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ph_ctl|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|Equal0~4 .lut_mask = 16'h8000;
defparam \ph_ctl|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneiii_lcell_comb \ph_ctl|clk_10k~0 (
// Equation(s):
// \ph_ctl|clk_10k~0_combout  = \ph_ctl|clk_10k~q  $ (((\ph_ctl|Equal0~4_combout  & \ph_ctl|Equal0~6_combout )))

	.dataa(gnd),
	.datab(\ph_ctl|Equal0~4_combout ),
	.datac(\ph_ctl|clk_10k~q ),
	.datad(\ph_ctl|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ph_ctl|clk_10k~0_combout ),
	.cout());
// synopsys translate_off
defparam \ph_ctl|clk_10k~0 .lut_mask = 16'h3CF0;
defparam \ph_ctl|clk_10k~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \ph_ctl|clk_10k (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ph_ctl|clk_10k~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ph_ctl|clk_10k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ph_ctl|clk_10k .is_wysiwyg = "true";
defparam \ph_ctl|clk_10k .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cycloneiii_lcell_comb \byass_data1|count_min_flag~0 (
// Equation(s):
// \byass_data1|count_min_flag~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\byass_data1|count_min_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_min_flag~0 .lut_mask = 16'h00FF;
defparam \byass_data1|count_min_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N21
dffeas \byass_data1|count_min_flag (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_min_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_min_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_min_flag .is_wysiwyg = "true";
defparam \byass_data1|count_min_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneiii_lcell_comb \byass_data1|Mux7~27 (
// Equation(s):
// \byass_data1|Mux7~27_combout  = (!\byass_data1|count_byass [1] & \byass_data1|count_byass [0])

	.dataa(gnd),
	.datab(\byass_data1|count_byass [1]),
	.datac(\byass_data1|count_byass [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byass_data1|Mux7~27_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~27 .lut_mask = 16'h3030;
defparam \byass_data1|Mux7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneiii_lcell_comb \byass_data1|count_byass~10 (
// Equation(s):
// \byass_data1|count_byass~10_combout  = (\byass_data1|count_byass [2] & (((\byass_data1|count_byass~4_combout  & \byass_data1|Mux7~27_combout )))) # (!\byass_data1|count_byass [2] & (\byass_data1|Add1~0_combout  & (!\byass_data1|count_byass~4_combout )))

	.dataa(\byass_data1|Add1~0_combout ),
	.datab(\byass_data1|count_byass [2]),
	.datac(\byass_data1|count_byass~4_combout ),
	.datad(\byass_data1|Mux7~27_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~10_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~10 .lut_mask = 16'hC202;
defparam \byass_data1|count_byass~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cycloneiii_lcell_comb \byass_data1|output_buf[3]~1 (
// Equation(s):
// \byass_data1|output_buf[3]~1_combout  = (!\byass_data1|count_byass [2] & \byass_data1|count_byass [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\byass_data1|count_byass [2]),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|output_buf[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|output_buf[3]~1 .lut_mask = 16'h0F00;
defparam \byass_data1|output_buf[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneiii_lcell_comb \byass_data1|count_plus_flag~0 (
// Equation(s):
// \byass_data1|count_plus_flag~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\byass_data1|count_plus_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_plus_flag~0 .lut_mask = 16'h0F0F;
defparam \byass_data1|count_plus_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N1
dffeas \byass_data1|count_plus_flag (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_plus_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_plus_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_plus_flag .is_wysiwyg = "true";
defparam \byass_data1|count_plus_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cycloneiii_lcell_comb \byass_data1|count_byass~6 (
// Equation(s):
// \byass_data1|count_byass~6_combout  = (!\KEY[2]~input_o  & !\byass_data1|count_plus_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\byass_data1|count_plus_flag~q ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~6_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~6 .lut_mask = 16'h000F;
defparam \byass_data1|count_byass~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneiii_lcell_comb \byass_data1|count_byass[1]~7 (
// Equation(s):
// \byass_data1|count_byass[1]~7_combout  = (!\byass_data1|count_byass~4_combout  & (\KEY[0]~input_o  & ((\byass_data1|output_buf[3]~1_combout ) # (!\byass_data1|count_byass~6_combout ))))

	.dataa(\byass_data1|output_buf[3]~1_combout ),
	.datab(\byass_data1|count_byass~6_combout ),
	.datac(\byass_data1|count_byass~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\byass_data1|count_byass[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass[1]~7 .lut_mask = 16'h0B00;
defparam \byass_data1|count_byass[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cycloneiii_lcell_comb \byass_data1|count_byass[3]~11 (
// Equation(s):
// \byass_data1|count_byass[3]~11_combout  = (\byass_data1|count_byass[1]~7_combout  & (((\byass_data1|count_byass [3])))) # (!\byass_data1|count_byass[1]~7_combout  & (\KEY[0]~input_o  & (\byass_data1|count_byass~10_combout  $ (\byass_data1|count_byass 
// [3]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\byass_data1|count_byass~10_combout ),
	.datac(\byass_data1|count_byass [3]),
	.datad(\byass_data1|count_byass[1]~7_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass[3]~11 .lut_mask = 16'hF028;
defparam \byass_data1|count_byass[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N3
dffeas \byass_data1|count_byass[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_byass[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_byass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_byass[3] .is_wysiwyg = "true";
defparam \byass_data1|count_byass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneiii_lcell_comb \byass_data1|always0~0 (
// Equation(s):
// \byass_data1|always0~0_combout  = (\KEY[1]~input_o ) # (\byass_data1|count_min_flag~q )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\byass_data1|count_min_flag~q ),
	.cin(gnd),
	.combout(\byass_data1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|always0~0 .lut_mask = 16'hFFAA;
defparam \byass_data1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneiii_lcell_comb \byass_data1|count_byass~4 (
// Equation(s):
// \byass_data1|count_byass~4_combout  = (!\byass_data1|always0~0_combout  & ((\byass_data1|count_byass [3]) # ((!\byass_data1|Mux7~27_combout ) # (!\byass_data1|count_byass [2]))))

	.dataa(\byass_data1|count_byass [3]),
	.datab(\byass_data1|always0~0_combout ),
	.datac(\byass_data1|count_byass [2]),
	.datad(\byass_data1|Mux7~27_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~4_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~4 .lut_mask = 16'h2333;
defparam \byass_data1|count_byass~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cycloneiii_lcell_comb \byass_data1|count_byass~8 (
// Equation(s):
// \byass_data1|count_byass~8_combout  = (\byass_data1|count_byass [0] & (\byass_data1|count_byass~6_combout  & (!\byass_data1|output_buf[3]~1_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|always0~0_combout  & 
// ((\byass_data1|output_buf[3]~1_combout ) # (!\byass_data1|count_byass~6_combout ))))

	.dataa(\byass_data1|count_byass~6_combout ),
	.datab(\byass_data1|count_byass [0]),
	.datac(\byass_data1|output_buf[3]~1_combout ),
	.datad(\byass_data1|always0~0_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~8_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~8 .lut_mask = 16'h3908;
defparam \byass_data1|count_byass~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cycloneiii_lcell_comb \byass_data1|count_byass~9 (
// Equation(s):
// \byass_data1|count_byass~9_combout  = (\KEY[0]~input_o  & (!\byass_data1|count_byass~8_combout  & ((!\byass_data1|count_byass [0]) # (!\byass_data1|count_byass~4_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\byass_data1|count_byass~4_combout ),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|count_byass~8_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~9_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~9 .lut_mask = 16'h002A;
defparam \byass_data1|count_byass~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N5
dffeas \byass_data1|count_byass[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_byass~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_byass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_byass[0] .is_wysiwyg = "true";
defparam \byass_data1|count_byass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneiii_lcell_comb \byass_data1|count_byass~5 (
// Equation(s):
// \byass_data1|count_byass~5_combout  = \byass_data1|count_byass [0] $ (\byass_data1|count_byass [1] $ (!\byass_data1|count_byass~4_combout ))

	.dataa(\byass_data1|count_byass [0]),
	.datab(gnd),
	.datac(\byass_data1|count_byass [1]),
	.datad(\byass_data1|count_byass~4_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~5_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~5 .lut_mask = 16'h5AA5;
defparam \byass_data1|count_byass~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \byass_data1|count_byass[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_byass~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(!\byass_data1|count_byass[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_byass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_byass[1] .is_wysiwyg = "true";
defparam \byass_data1|count_byass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneiii_lcell_comb \byass_data1|Add1~0 (
// Equation(s):
// \byass_data1|Add1~0_combout  = (\byass_data1|count_byass [1] & !\byass_data1|count_byass [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\byass_data1|count_byass [1]),
	.datad(\byass_data1|count_byass [0]),
	.cin(gnd),
	.combout(\byass_data1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Add1~0 .lut_mask = 16'h00F0;
defparam \byass_data1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneiii_lcell_comb \byass_data1|count_byass~13 (
// Equation(s):
// \byass_data1|count_byass~13_combout  = (\byass_data1|Add1~0_combout  & ((\byass_data1|count_byass [2] & ((\byass_data1|count_byass~6_combout ))) # (!\byass_data1|count_byass [2] & ((\byass_data1|count_byass [3]) # (!\byass_data1|count_byass~6_combout 
// ))))) # (!\byass_data1|Add1~0_combout  & (((!\byass_data1|count_byass [2]))))

	.dataa(\byass_data1|Add1~0_combout ),
	.datab(\byass_data1|count_byass [3]),
	.datac(\byass_data1|count_byass [2]),
	.datad(\byass_data1|count_byass~6_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~13_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~13 .lut_mask = 16'hAD0F;
defparam \byass_data1|count_byass~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneiii_lcell_comb \byass_data1|count_byass~12 (
// Equation(s):
// \byass_data1|count_byass~12_combout  = ((\byass_data1|count_byass~4_combout  & (\byass_data1|count_byass [2] $ (!\byass_data1|Mux7~27_combout )))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\byass_data1|count_byass [2]),
	.datac(\byass_data1|count_byass~4_combout ),
	.datad(\byass_data1|Mux7~27_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~12_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~12 .lut_mask = 16'hD575;
defparam \byass_data1|count_byass~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cycloneiii_lcell_comb \byass_data1|count_byass~14 (
// Equation(s):
// \byass_data1|count_byass~14_combout  = (!\byass_data1|count_byass~12_combout  & (((!\KEY[1]~input_o  & !\byass_data1|count_min_flag~q )) # (!\byass_data1|count_byass~13_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\byass_data1|count_min_flag~q ),
	.datac(\byass_data1|count_byass~13_combout ),
	.datad(\byass_data1|count_byass~12_combout ),
	.cin(gnd),
	.combout(\byass_data1|count_byass~14_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|count_byass~14 .lut_mask = 16'h001F;
defparam \byass_data1|count_byass~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N27
dffeas \byass_data1|count_byass[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|count_byass~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|count_byass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|count_byass[2] .is_wysiwyg = "true";
defparam \byass_data1|count_byass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneiii_lcell_comb \diff_inst|in_buf_2[5]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[5]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [5]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[5]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiii_lcell_comb \diff_inst|recv~0 (
// Equation(s):
// \diff_inst|recv~0_combout  = \diff_inst|recv~q  $ (\tdc_inst_0|mlt_inst|lr_ena [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\diff_inst|recv~q ),
	.datad(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.cin(gnd),
	.combout(\diff_inst|recv~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|recv~0 .lut_mask = 16'h0FF0;
defparam \diff_inst|recv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \diff_inst|recv (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|recv~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|recv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|recv .is_wysiwyg = "true";
defparam \diff_inst|recv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiii_lcell_comb \diff_inst|buf2_rdy~1 (
// Equation(s):
// \diff_inst|buf2_rdy~1_combout  = (\tdc_inst_0|mlt_inst|lr_ena [4] & \diff_inst|recv~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.datac(gnd),
	.datad(\diff_inst|recv~q ),
	.cin(gnd),
	.combout(\diff_inst|buf2_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|buf2_rdy~1 .lut_mask = 16'hCC00;
defparam \diff_inst|buf2_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N7
dffeas \diff_inst|in_buf_2[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[5] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneiii_lcell_comb \diff_inst|buf1_rdy~1 (
// Equation(s):
// \diff_inst|buf1_rdy~1_combout  = (\tdc_inst_0|mlt_inst|lr_ena [4] & !\diff_inst|recv~q )

	.dataa(gnd),
	.datab(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.datac(gnd),
	.datad(\diff_inst|recv~q ),
	.cin(gnd),
	.combout(\diff_inst|buf1_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|buf1_rdy~1 .lut_mask = 16'h00CC;
defparam \diff_inst|buf1_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \diff_inst|in_buf_1[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[5] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneiii_lcell_comb \diff_inst|in_buf_1[4]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[4]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [4]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[4]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N13
dffeas \diff_inst|in_buf_1[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[4] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cycloneiii_lcell_comb \diff_inst|in_buf_2[4]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[4]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [4]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[4]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \diff_inst|in_buf_2[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[4] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneiii_lcell_comb \diff_inst|in_buf_1[3]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[3]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [3]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[3]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \diff_inst|in_buf_1[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[3] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneiii_lcell_comb \diff_inst|in_buf_2[3]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[3]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [3]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[3]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N3
dffeas \diff_inst|in_buf_2[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[3] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cycloneiii_lcell_comb \diff_inst|in_buf_2[2]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[2]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [2]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[2]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \diff_inst|in_buf_2[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[2] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneiii_lcell_comb \diff_inst|in_buf_1[2]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[2]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [2]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[2]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N9
dffeas \diff_inst|in_buf_1[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[2] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneiii_lcell_comb \diff_inst|in_buf_2[1]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[1]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[1]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N11
dffeas \diff_inst|in_buf_2[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[1] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneiii_lcell_comb \diff_inst|in_buf_1[1]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[1]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[1]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \diff_inst|in_buf_1[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[1] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cycloneiii_lcell_comb \diff_inst|in_buf_2[0]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[0]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [0]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[0]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \diff_inst|in_buf_2[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[0] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneiii_lcell_comb \diff_inst|in_buf_1[0]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[0]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [0]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[0]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N5
dffeas \diff_inst|in_buf_1[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[0] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneiii_lcell_comb \diff_inst|Add2~0 (
// Equation(s):
// \diff_inst|Add2~0_combout  = (\diff_inst|in_buf_2 [0] & ((GND) # (!\diff_inst|in_buf_1 [0]))) # (!\diff_inst|in_buf_2 [0] & (\diff_inst|in_buf_1 [0] $ (GND)))
// \diff_inst|Add2~1  = CARRY((\diff_inst|in_buf_2 [0]) # (!\diff_inst|in_buf_1 [0]))

	.dataa(\diff_inst|in_buf_2 [0]),
	.datab(\diff_inst|in_buf_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\diff_inst|Add2~0_combout ),
	.cout(\diff_inst|Add2~1 ));
// synopsys translate_off
defparam \diff_inst|Add2~0 .lut_mask = 16'h66BB;
defparam \diff_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneiii_lcell_comb \diff_inst|Add2~2 (
// Equation(s):
// \diff_inst|Add2~2_combout  = (\diff_inst|in_buf_2 [1] & ((\diff_inst|in_buf_1 [1] & (!\diff_inst|Add2~1 )) # (!\diff_inst|in_buf_1 [1] & (\diff_inst|Add2~1  & VCC)))) # (!\diff_inst|in_buf_2 [1] & ((\diff_inst|in_buf_1 [1] & ((\diff_inst|Add2~1 ) # 
// (GND))) # (!\diff_inst|in_buf_1 [1] & (!\diff_inst|Add2~1 ))))
// \diff_inst|Add2~3  = CARRY((\diff_inst|in_buf_2 [1] & (\diff_inst|in_buf_1 [1] & !\diff_inst|Add2~1 )) # (!\diff_inst|in_buf_2 [1] & ((\diff_inst|in_buf_1 [1]) # (!\diff_inst|Add2~1 ))))

	.dataa(\diff_inst|in_buf_2 [1]),
	.datab(\diff_inst|in_buf_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~1 ),
	.combout(\diff_inst|Add2~2_combout ),
	.cout(\diff_inst|Add2~3 ));
// synopsys translate_off
defparam \diff_inst|Add2~2 .lut_mask = 16'h694D;
defparam \diff_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneiii_lcell_comb \diff_inst|Add2~4 (
// Equation(s):
// \diff_inst|Add2~4_combout  = ((\diff_inst|in_buf_2 [2] $ (\diff_inst|in_buf_1 [2] $ (\diff_inst|Add2~3 )))) # (GND)
// \diff_inst|Add2~5  = CARRY((\diff_inst|in_buf_2 [2] & ((!\diff_inst|Add2~3 ) # (!\diff_inst|in_buf_1 [2]))) # (!\diff_inst|in_buf_2 [2] & (!\diff_inst|in_buf_1 [2] & !\diff_inst|Add2~3 )))

	.dataa(\diff_inst|in_buf_2 [2]),
	.datab(\diff_inst|in_buf_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~3 ),
	.combout(\diff_inst|Add2~4_combout ),
	.cout(\diff_inst|Add2~5 ));
// synopsys translate_off
defparam \diff_inst|Add2~4 .lut_mask = 16'h962B;
defparam \diff_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneiii_lcell_comb \diff_inst|Add2~6 (
// Equation(s):
// \diff_inst|Add2~6_combout  = (\diff_inst|in_buf_1 [3] & ((\diff_inst|in_buf_2 [3] & (!\diff_inst|Add2~5 )) # (!\diff_inst|in_buf_2 [3] & ((\diff_inst|Add2~5 ) # (GND))))) # (!\diff_inst|in_buf_1 [3] & ((\diff_inst|in_buf_2 [3] & (\diff_inst|Add2~5  & 
// VCC)) # (!\diff_inst|in_buf_2 [3] & (!\diff_inst|Add2~5 ))))
// \diff_inst|Add2~7  = CARRY((\diff_inst|in_buf_1 [3] & ((!\diff_inst|Add2~5 ) # (!\diff_inst|in_buf_2 [3]))) # (!\diff_inst|in_buf_1 [3] & (!\diff_inst|in_buf_2 [3] & !\diff_inst|Add2~5 )))

	.dataa(\diff_inst|in_buf_1 [3]),
	.datab(\diff_inst|in_buf_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~5 ),
	.combout(\diff_inst|Add2~6_combout ),
	.cout(\diff_inst|Add2~7 ));
// synopsys translate_off
defparam \diff_inst|Add2~6 .lut_mask = 16'h692B;
defparam \diff_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneiii_lcell_comb \diff_inst|Add2~8 (
// Equation(s):
// \diff_inst|Add2~8_combout  = ((\diff_inst|in_buf_1 [4] $ (\diff_inst|in_buf_2 [4] $ (\diff_inst|Add2~7 )))) # (GND)
// \diff_inst|Add2~9  = CARRY((\diff_inst|in_buf_1 [4] & (\diff_inst|in_buf_2 [4] & !\diff_inst|Add2~7 )) # (!\diff_inst|in_buf_1 [4] & ((\diff_inst|in_buf_2 [4]) # (!\diff_inst|Add2~7 ))))

	.dataa(\diff_inst|in_buf_1 [4]),
	.datab(\diff_inst|in_buf_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~7 ),
	.combout(\diff_inst|Add2~8_combout ),
	.cout(\diff_inst|Add2~9 ));
// synopsys translate_off
defparam \diff_inst|Add2~8 .lut_mask = 16'h964D;
defparam \diff_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneiii_lcell_comb \diff_inst|Add2~10 (
// Equation(s):
// \diff_inst|Add2~10_combout  = (\diff_inst|in_buf_2 [5] & ((\diff_inst|in_buf_1 [5] & (!\diff_inst|Add2~9 )) # (!\diff_inst|in_buf_1 [5] & (\diff_inst|Add2~9  & VCC)))) # (!\diff_inst|in_buf_2 [5] & ((\diff_inst|in_buf_1 [5] & ((\diff_inst|Add2~9 ) # 
// (GND))) # (!\diff_inst|in_buf_1 [5] & (!\diff_inst|Add2~9 ))))
// \diff_inst|Add2~11  = CARRY((\diff_inst|in_buf_2 [5] & (\diff_inst|in_buf_1 [5] & !\diff_inst|Add2~9 )) # (!\diff_inst|in_buf_2 [5] & ((\diff_inst|in_buf_1 [5]) # (!\diff_inst|Add2~9 ))))

	.dataa(\diff_inst|in_buf_2 [5]),
	.datab(\diff_inst|in_buf_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~9 ),
	.combout(\diff_inst|Add2~10_combout ),
	.cout(\diff_inst|Add2~11 ));
// synopsys translate_off
defparam \diff_inst|Add2~10 .lut_mask = 16'h694D;
defparam \diff_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneiii_lcell_comb \diff_inst|diff[4]~14 (
// Equation(s):
// \diff_inst|diff[4]~14_combout  = \diff_inst|Add2~8_combout  $ (VCC)
// \diff_inst|diff[4]~15  = CARRY(\diff_inst|Add2~8_combout )

	.dataa(gnd),
	.datab(\diff_inst|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\diff_inst|diff[4]~14_combout ),
	.cout(\diff_inst|diff[4]~15 ));
// synopsys translate_off
defparam \diff_inst|diff[4]~14 .lut_mask = 16'h33CC;
defparam \diff_inst|diff[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneiii_lcell_comb \diff_inst|diff[5]~16 (
// Equation(s):
// \diff_inst|diff[5]~16_combout  = (\diff_inst|Add2~10_combout  & (\diff_inst|diff[4]~15  & VCC)) # (!\diff_inst|Add2~10_combout  & (!\diff_inst|diff[4]~15 ))
// \diff_inst|diff[5]~17  = CARRY((!\diff_inst|Add2~10_combout  & !\diff_inst|diff[4]~15 ))

	.dataa(\diff_inst|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[4]~15 ),
	.combout(\diff_inst|diff[5]~16_combout ),
	.cout(\diff_inst|diff[5]~17 ));
// synopsys translate_off
defparam \diff_inst|diff[5]~16 .lut_mask = 16'hA505;
defparam \diff_inst|diff[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cycloneiii_lcell_comb \diff_inst|Add0~0 (
// Equation(s):
// \diff_inst|Add0~0_combout  = (\diff_inst|in_buf_1 [0] & ((GND) # (!\diff_inst|in_buf_2 [0]))) # (!\diff_inst|in_buf_1 [0] & (\diff_inst|in_buf_2 [0] $ (GND)))
// \diff_inst|Add0~1  = CARRY((\diff_inst|in_buf_1 [0]) # (!\diff_inst|in_buf_2 [0]))

	.dataa(\diff_inst|in_buf_1 [0]),
	.datab(\diff_inst|in_buf_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\diff_inst|Add0~0_combout ),
	.cout(\diff_inst|Add0~1 ));
// synopsys translate_off
defparam \diff_inst|Add0~0 .lut_mask = 16'h66BB;
defparam \diff_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cycloneiii_lcell_comb \diff_inst|Add0~2 (
// Equation(s):
// \diff_inst|Add0~2_combout  = (\diff_inst|in_buf_1 [1] & ((\diff_inst|in_buf_2 [1] & (!\diff_inst|Add0~1 )) # (!\diff_inst|in_buf_2 [1] & (\diff_inst|Add0~1  & VCC)))) # (!\diff_inst|in_buf_1 [1] & ((\diff_inst|in_buf_2 [1] & ((\diff_inst|Add0~1 ) # 
// (GND))) # (!\diff_inst|in_buf_2 [1] & (!\diff_inst|Add0~1 ))))
// \diff_inst|Add0~3  = CARRY((\diff_inst|in_buf_1 [1] & (\diff_inst|in_buf_2 [1] & !\diff_inst|Add0~1 )) # (!\diff_inst|in_buf_1 [1] & ((\diff_inst|in_buf_2 [1]) # (!\diff_inst|Add0~1 ))))

	.dataa(\diff_inst|in_buf_1 [1]),
	.datab(\diff_inst|in_buf_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~1 ),
	.combout(\diff_inst|Add0~2_combout ),
	.cout(\diff_inst|Add0~3 ));
// synopsys translate_off
defparam \diff_inst|Add0~2 .lut_mask = 16'h694D;
defparam \diff_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cycloneiii_lcell_comb \diff_inst|Add0~4 (
// Equation(s):
// \diff_inst|Add0~4_combout  = ((\diff_inst|in_buf_2 [2] $ (\diff_inst|in_buf_1 [2] $ (\diff_inst|Add0~3 )))) # (GND)
// \diff_inst|Add0~5  = CARRY((\diff_inst|in_buf_2 [2] & (\diff_inst|in_buf_1 [2] & !\diff_inst|Add0~3 )) # (!\diff_inst|in_buf_2 [2] & ((\diff_inst|in_buf_1 [2]) # (!\diff_inst|Add0~3 ))))

	.dataa(\diff_inst|in_buf_2 [2]),
	.datab(\diff_inst|in_buf_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~3 ),
	.combout(\diff_inst|Add0~4_combout ),
	.cout(\diff_inst|Add0~5 ));
// synopsys translate_off
defparam \diff_inst|Add0~4 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cycloneiii_lcell_comb \diff_inst|Add0~6 (
// Equation(s):
// \diff_inst|Add0~6_combout  = (\diff_inst|in_buf_2 [3] & ((\diff_inst|in_buf_1 [3] & (!\diff_inst|Add0~5 )) # (!\diff_inst|in_buf_1 [3] & ((\diff_inst|Add0~5 ) # (GND))))) # (!\diff_inst|in_buf_2 [3] & ((\diff_inst|in_buf_1 [3] & (\diff_inst|Add0~5  & 
// VCC)) # (!\diff_inst|in_buf_1 [3] & (!\diff_inst|Add0~5 ))))
// \diff_inst|Add0~7  = CARRY((\diff_inst|in_buf_2 [3] & ((!\diff_inst|Add0~5 ) # (!\diff_inst|in_buf_1 [3]))) # (!\diff_inst|in_buf_2 [3] & (!\diff_inst|in_buf_1 [3] & !\diff_inst|Add0~5 )))

	.dataa(\diff_inst|in_buf_2 [3]),
	.datab(\diff_inst|in_buf_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~5 ),
	.combout(\diff_inst|Add0~6_combout ),
	.cout(\diff_inst|Add0~7 ));
// synopsys translate_off
defparam \diff_inst|Add0~6 .lut_mask = 16'h692B;
defparam \diff_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cycloneiii_lcell_comb \diff_inst|Add0~8 (
// Equation(s):
// \diff_inst|Add0~8_combout  = ((\diff_inst|in_buf_2 [4] $ (\diff_inst|in_buf_1 [4] $ (\diff_inst|Add0~7 )))) # (GND)
// \diff_inst|Add0~9  = CARRY((\diff_inst|in_buf_2 [4] & (\diff_inst|in_buf_1 [4] & !\diff_inst|Add0~7 )) # (!\diff_inst|in_buf_2 [4] & ((\diff_inst|in_buf_1 [4]) # (!\diff_inst|Add0~7 ))))

	.dataa(\diff_inst|in_buf_2 [4]),
	.datab(\diff_inst|in_buf_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~7 ),
	.combout(\diff_inst|Add0~8_combout ),
	.cout(\diff_inst|Add0~9 ));
// synopsys translate_off
defparam \diff_inst|Add0~8 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cycloneiii_lcell_comb \diff_inst|Add0~10 (
// Equation(s):
// \diff_inst|Add0~10_combout  = (\diff_inst|in_buf_2 [5] & ((\diff_inst|in_buf_1 [5] & (!\diff_inst|Add0~9 )) # (!\diff_inst|in_buf_1 [5] & ((\diff_inst|Add0~9 ) # (GND))))) # (!\diff_inst|in_buf_2 [5] & ((\diff_inst|in_buf_1 [5] & (\diff_inst|Add0~9  & 
// VCC)) # (!\diff_inst|in_buf_1 [5] & (!\diff_inst|Add0~9 ))))
// \diff_inst|Add0~11  = CARRY((\diff_inst|in_buf_2 [5] & ((!\diff_inst|Add0~9 ) # (!\diff_inst|in_buf_1 [5]))) # (!\diff_inst|in_buf_2 [5] & (!\diff_inst|in_buf_1 [5] & !\diff_inst|Add0~9 )))

	.dataa(\diff_inst|in_buf_2 [5]),
	.datab(\diff_inst|in_buf_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~9 ),
	.combout(\diff_inst|Add0~10_combout ),
	.cout(\diff_inst|Add0~11 ));
// synopsys translate_off
defparam \diff_inst|Add0~10 .lut_mask = 16'h692B;
defparam \diff_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
cycloneiii_lcell_comb \diff_inst|Add1~0 (
// Equation(s):
// \diff_inst|Add1~0_combout  = \diff_inst|Add0~8_combout  $ (VCC)
// \diff_inst|Add1~1  = CARRY(\diff_inst|Add0~8_combout )

	.dataa(\diff_inst|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\diff_inst|Add1~0_combout ),
	.cout(\diff_inst|Add1~1 ));
// synopsys translate_off
defparam \diff_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \diff_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
cycloneiii_lcell_comb \diff_inst|Add1~2 (
// Equation(s):
// \diff_inst|Add1~2_combout  = (\diff_inst|Add0~10_combout  & (\diff_inst|Add1~1  & VCC)) # (!\diff_inst|Add0~10_combout  & (!\diff_inst|Add1~1 ))
// \diff_inst|Add1~3  = CARRY((!\diff_inst|Add0~10_combout  & !\diff_inst|Add1~1 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~1 ),
	.combout(\diff_inst|Add1~2_combout ),
	.cout(\diff_inst|Add1~3 ));
// synopsys translate_off
defparam \diff_inst|Add1~2 .lut_mask = 16'hC303;
defparam \diff_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiii_lcell_comb \diff_inst|buf1_rdy~0 (
// Equation(s):
// \diff_inst|buf1_rdy~0_combout  = (\diff_inst|buf1_rdy~q  & (((!\diff_inst|buf2_rdy~q )))) # (!\diff_inst|buf1_rdy~q  & (\tdc_inst_0|mlt_inst|lr_ena [4] & ((!\diff_inst|recv~q ))))

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.datab(\diff_inst|buf2_rdy~q ),
	.datac(\diff_inst|buf1_rdy~q ),
	.datad(\diff_inst|recv~q ),
	.cin(gnd),
	.combout(\diff_inst|buf1_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|buf1_rdy~0 .lut_mask = 16'h303A;
defparam \diff_inst|buf1_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \diff_inst|buf1_rdy (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|buf1_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|buf1_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|buf1_rdy .is_wysiwyg = "true";
defparam \diff_inst|buf1_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneiii_lcell_comb \diff_inst|buf2_rdy~0 (
// Equation(s):
// \diff_inst|buf2_rdy~0_combout  = (\diff_inst|buf2_rdy~q  & (((!\diff_inst|buf1_rdy~q )))) # (!\diff_inst|buf2_rdy~q  & (\tdc_inst_0|mlt_inst|lr_ena [4] & (\diff_inst|recv~q )))

	.dataa(\tdc_inst_0|mlt_inst|lr_ena [4]),
	.datab(\diff_inst|recv~q ),
	.datac(\diff_inst|buf2_rdy~q ),
	.datad(\diff_inst|buf1_rdy~q ),
	.cin(gnd),
	.combout(\diff_inst|buf2_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|buf2_rdy~0 .lut_mask = 16'h08F8;
defparam \diff_inst|buf2_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \diff_inst|buf2_rdy (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|buf2_rdy~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|buf2_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|buf2_rdy .is_wysiwyg = "true";
defparam \diff_inst|buf2_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneiii_lcell_comb \diff_inst|always0~0 (
// Equation(s):
// \diff_inst|always0~0_combout  = (\diff_inst|buf2_rdy~q  & \diff_inst|buf1_rdy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\diff_inst|buf2_rdy~q ),
	.datad(\diff_inst|buf1_rdy~q ),
	.cin(gnd),
	.combout(\diff_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|always0~0 .lut_mask = 16'hF000;
defparam \diff_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N3
dffeas \diff_inst|diff[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[5]~16_combout ),
	.asdata(\diff_inst|Add1~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[5] .is_wysiwyg = "true";
defparam \diff_inst|diff[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \diff_inst|diff_1[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[5] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N17
dffeas \diff_inst|in_buf_2[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[7] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \diff_inst|in_buf_1[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[7] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cycloneiii_lcell_comb \diff_inst|in_buf_2[6]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[6]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [6]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[6]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N7
dffeas \diff_inst|in_buf_2[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[6] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneiii_lcell_comb \diff_inst|in_buf_1[6]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[6]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [6]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[6]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \diff_inst|in_buf_1[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[6] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneiii_lcell_comb \diff_inst|Add2~12 (
// Equation(s):
// \diff_inst|Add2~12_combout  = ((\diff_inst|in_buf_2 [6] $ (\diff_inst|in_buf_1 [6] $ (\diff_inst|Add2~11 )))) # (GND)
// \diff_inst|Add2~13  = CARRY((\diff_inst|in_buf_2 [6] & ((!\diff_inst|Add2~11 ) # (!\diff_inst|in_buf_1 [6]))) # (!\diff_inst|in_buf_2 [6] & (!\diff_inst|in_buf_1 [6] & !\diff_inst|Add2~11 )))

	.dataa(\diff_inst|in_buf_2 [6]),
	.datab(\diff_inst|in_buf_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~11 ),
	.combout(\diff_inst|Add2~12_combout ),
	.cout(\diff_inst|Add2~13 ));
// synopsys translate_off
defparam \diff_inst|Add2~12 .lut_mask = 16'h962B;
defparam \diff_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneiii_lcell_comb \diff_inst|Add2~14 (
// Equation(s):
// \diff_inst|Add2~14_combout  = (\diff_inst|in_buf_2 [7] & ((\diff_inst|in_buf_1 [7] & (!\diff_inst|Add2~13 )) # (!\diff_inst|in_buf_1 [7] & (\diff_inst|Add2~13  & VCC)))) # (!\diff_inst|in_buf_2 [7] & ((\diff_inst|in_buf_1 [7] & ((\diff_inst|Add2~13 ) # 
// (GND))) # (!\diff_inst|in_buf_1 [7] & (!\diff_inst|Add2~13 ))))
// \diff_inst|Add2~15  = CARRY((\diff_inst|in_buf_2 [7] & (\diff_inst|in_buf_1 [7] & !\diff_inst|Add2~13 )) # (!\diff_inst|in_buf_2 [7] & ((\diff_inst|in_buf_1 [7]) # (!\diff_inst|Add2~13 ))))

	.dataa(\diff_inst|in_buf_2 [7]),
	.datab(\diff_inst|in_buf_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~13 ),
	.combout(\diff_inst|Add2~14_combout ),
	.cout(\diff_inst|Add2~15 ));
// synopsys translate_off
defparam \diff_inst|Add2~14 .lut_mask = 16'h694D;
defparam \diff_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneiii_lcell_comb \diff_inst|diff[6]~18 (
// Equation(s):
// \diff_inst|diff[6]~18_combout  = (\diff_inst|Add2~12_combout  & ((GND) # (!\diff_inst|diff[5]~17 ))) # (!\diff_inst|Add2~12_combout  & (\diff_inst|diff[5]~17  $ (GND)))
// \diff_inst|diff[6]~19  = CARRY((\diff_inst|Add2~12_combout ) # (!\diff_inst|diff[5]~17 ))

	.dataa(gnd),
	.datab(\diff_inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[5]~17 ),
	.combout(\diff_inst|diff[6]~18_combout ),
	.cout(\diff_inst|diff[6]~19 ));
// synopsys translate_off
defparam \diff_inst|diff[6]~18 .lut_mask = 16'h3CCF;
defparam \diff_inst|diff[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneiii_lcell_comb \diff_inst|diff[7]~20 (
// Equation(s):
// \diff_inst|diff[7]~20_combout  = (\diff_inst|Add2~14_combout  & (\diff_inst|diff[6]~19  & VCC)) # (!\diff_inst|Add2~14_combout  & (!\diff_inst|diff[6]~19 ))
// \diff_inst|diff[7]~21  = CARRY((!\diff_inst|Add2~14_combout  & !\diff_inst|diff[6]~19 ))

	.dataa(gnd),
	.datab(\diff_inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[6]~19 ),
	.combout(\diff_inst|diff[7]~20_combout ),
	.cout(\diff_inst|diff[7]~21 ));
// synopsys translate_off
defparam \diff_inst|diff[7]~20 .lut_mask = 16'hC303;
defparam \diff_inst|diff[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cycloneiii_lcell_comb \diff_inst|Add0~12 (
// Equation(s):
// \diff_inst|Add0~12_combout  = ((\diff_inst|in_buf_2 [6] $ (\diff_inst|in_buf_1 [6] $ (\diff_inst|Add0~11 )))) # (GND)
// \diff_inst|Add0~13  = CARRY((\diff_inst|in_buf_2 [6] & (\diff_inst|in_buf_1 [6] & !\diff_inst|Add0~11 )) # (!\diff_inst|in_buf_2 [6] & ((\diff_inst|in_buf_1 [6]) # (!\diff_inst|Add0~11 ))))

	.dataa(\diff_inst|in_buf_2 [6]),
	.datab(\diff_inst|in_buf_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~11 ),
	.combout(\diff_inst|Add0~12_combout ),
	.cout(\diff_inst|Add0~13 ));
// synopsys translate_off
defparam \diff_inst|Add0~12 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cycloneiii_lcell_comb \diff_inst|Add0~14 (
// Equation(s):
// \diff_inst|Add0~14_combout  = (\diff_inst|in_buf_2 [7] & ((\diff_inst|in_buf_1 [7] & (!\diff_inst|Add0~13 )) # (!\diff_inst|in_buf_1 [7] & ((\diff_inst|Add0~13 ) # (GND))))) # (!\diff_inst|in_buf_2 [7] & ((\diff_inst|in_buf_1 [7] & (\diff_inst|Add0~13  & 
// VCC)) # (!\diff_inst|in_buf_1 [7] & (!\diff_inst|Add0~13 ))))
// \diff_inst|Add0~15  = CARRY((\diff_inst|in_buf_2 [7] & ((!\diff_inst|Add0~13 ) # (!\diff_inst|in_buf_1 [7]))) # (!\diff_inst|in_buf_2 [7] & (!\diff_inst|in_buf_1 [7] & !\diff_inst|Add0~13 )))

	.dataa(\diff_inst|in_buf_2 [7]),
	.datab(\diff_inst|in_buf_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~13 ),
	.combout(\diff_inst|Add0~14_combout ),
	.cout(\diff_inst|Add0~15 ));
// synopsys translate_off
defparam \diff_inst|Add0~14 .lut_mask = 16'h692B;
defparam \diff_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N4
cycloneiii_lcell_comb \diff_inst|Add1~4 (
// Equation(s):
// \diff_inst|Add1~4_combout  = (\diff_inst|Add0~12_combout  & ((GND) # (!\diff_inst|Add1~3 ))) # (!\diff_inst|Add0~12_combout  & (\diff_inst|Add1~3  $ (GND)))
// \diff_inst|Add1~5  = CARRY((\diff_inst|Add0~12_combout ) # (!\diff_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~3 ),
	.combout(\diff_inst|Add1~4_combout ),
	.cout(\diff_inst|Add1~5 ));
// synopsys translate_off
defparam \diff_inst|Add1~4 .lut_mask = 16'h3CCF;
defparam \diff_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N6
cycloneiii_lcell_comb \diff_inst|Add1~6 (
// Equation(s):
// \diff_inst|Add1~6_combout  = (\diff_inst|Add0~14_combout  & (\diff_inst|Add1~5  & VCC)) # (!\diff_inst|Add0~14_combout  & (!\diff_inst|Add1~5 ))
// \diff_inst|Add1~7  = CARRY((!\diff_inst|Add0~14_combout  & !\diff_inst|Add1~5 ))

	.dataa(\diff_inst|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~5 ),
	.combout(\diff_inst|Add1~6_combout ),
	.cout(\diff_inst|Add1~7 ));
// synopsys translate_off
defparam \diff_inst|Add1~6 .lut_mask = 16'hA505;
defparam \diff_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N7
dffeas \diff_inst|diff[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[7]~20_combout ),
	.asdata(\diff_inst|Add1~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[7] .is_wysiwyg = "true";
defparam \diff_inst|diff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneiii_lcell_comb \diff_inst|diff_1[7]~feeder (
// Equation(s):
// \diff_inst|diff_1[7]~feeder_combout  = \diff_inst|diff [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|diff [7]),
	.cin(gnd),
	.combout(\diff_inst|diff_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff_1[7]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|diff_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \diff_inst|diff_1[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[7] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneiii_lcell_comb \byass_data1|Mux7~3 (
// Equation(s):
// \byass_data1|Mux7~3_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [7]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [5]))

	.dataa(\diff_inst|diff_1 [5]),
	.datab(\diff_inst|diff_1 [7]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~3 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N1
dffeas \diff_inst|diff[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[4]~14_combout ),
	.asdata(\diff_inst|Add1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[4] .is_wysiwyg = "true";
defparam \diff_inst|diff[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \diff_inst|diff_1[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[4] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \diff_inst|diff[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[6]~18_combout ),
	.asdata(\diff_inst|Add1~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[6] .is_wysiwyg = "true";
defparam \diff_inst|diff[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N19
dffeas \diff_inst|diff_1[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[6] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneiii_lcell_comb \byass_data1|Mux4~0 (
// Equation(s):
// \byass_data1|Mux4~0_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [6]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [4]))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [4]),
	.datac(\diff_inst|diff_1 [6]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~0 .lut_mask = 16'hF0CC;
defparam \byass_data1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneiii_lcell_comb \byass_data1|Mux7~4 (
// Equation(s):
// \byass_data1|Mux7~4_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux4~0_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux7~3_combout ))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\byass_data1|Mux7~3_combout ),
	.datac(\byass_data1|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\byass_data1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~4 .lut_mask = 16'hE4E4;
defparam \byass_data1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneiii_lcell_comb \diff_inst|diff~32 (
// Equation(s):
// \diff_inst|diff~32_combout  = (\clk_10k~q  & (\diff_inst|Add0~6_combout )) # (!\clk_10k~q  & ((\diff_inst|Add2~6_combout )))

	.dataa(gnd),
	.datab(\clk_10k~q ),
	.datac(\diff_inst|Add0~6_combout ),
	.datad(\diff_inst|Add2~6_combout ),
	.cin(gnd),
	.combout(\diff_inst|diff~32_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff~32 .lut_mask = 16'hF3C0;
defparam \diff_inst|diff~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \diff_inst|diff[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[3] .is_wysiwyg = "true";
defparam \diff_inst|diff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \diff_inst|diff_1[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[3] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneiii_lcell_comb \diff_inst|diff~33 (
// Equation(s):
// \diff_inst|diff~33_combout  = (\clk_10k~q  & ((\diff_inst|Add0~2_combout ))) # (!\clk_10k~q  & (\diff_inst|Add2~2_combout ))

	.dataa(\diff_inst|Add2~2_combout ),
	.datab(gnd),
	.datac(\clk_10k~q ),
	.datad(\diff_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\diff_inst|diff~33_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff~33 .lut_mask = 16'hFA0A;
defparam \diff_inst|diff~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \diff_inst|diff[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[1] .is_wysiwyg = "true";
defparam \diff_inst|diff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N21
dffeas \diff_inst|diff_1[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[1] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneiii_lcell_comb \byass_data1|Mux6~0 (
// Equation(s):
// \byass_data1|Mux6~0_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [3])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [1])))

	.dataa(\diff_inst|diff_1 [3]),
	.datab(\diff_inst|diff_1 [1]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~0 .lut_mask = 16'hAACC;
defparam \byass_data1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneiii_lcell_comb \diff_inst|diff~30 (
// Equation(s):
// \diff_inst|diff~30_combout  = (\clk_10k~q  & ((\diff_inst|Add0~4_combout ))) # (!\clk_10k~q  & (\diff_inst|Add2~4_combout ))

	.dataa(\diff_inst|Add2~4_combout ),
	.datab(\clk_10k~q ),
	.datac(gnd),
	.datad(\diff_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\diff_inst|diff~30_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff~30 .lut_mask = 16'hEE22;
defparam \diff_inst|diff~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \diff_inst|diff[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[2] .is_wysiwyg = "true";
defparam \diff_inst|diff[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \diff_inst|diff_1[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[2] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneiii_lcell_comb \diff_inst|diff~31 (
// Equation(s):
// \diff_inst|diff~31_combout  = (\clk_10k~q  & ((\diff_inst|Add0~0_combout ))) # (!\clk_10k~q  & (\diff_inst|Add2~0_combout ))

	.dataa(gnd),
	.datab(\clk_10k~q ),
	.datac(\diff_inst|Add2~0_combout ),
	.datad(\diff_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\diff_inst|diff~31_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff~31 .lut_mask = 16'hFC30;
defparam \diff_inst|diff~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \diff_inst|diff[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[0] .is_wysiwyg = "true";
defparam \diff_inst|diff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \diff_inst|diff_1[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[0] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneiii_lcell_comb \byass_data1|Mux7~5 (
// Equation(s):
// \byass_data1|Mux7~5_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|count_byass [1] & (\diff_inst|diff_1 [2])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [0])))))

	.dataa(\diff_inst|diff_1 [2]),
	.datab(\byass_data1|count_byass [0]),
	.datac(\diff_inst|diff_1 [0]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~5 .lut_mask = 16'h88C0;
defparam \byass_data1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneiii_lcell_comb \byass_data1|Mux7~6 (
// Equation(s):
// \byass_data1|Mux7~6_combout  = (\byass_data1|Mux7~5_combout ) # ((!\byass_data1|count_byass [0] & \byass_data1|Mux6~0_combout ))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\byass_data1|Mux6~0_combout ),
	.datac(gnd),
	.datad(\byass_data1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~6 .lut_mask = 16'hFF44;
defparam \byass_data1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneiii_lcell_comb \byass_data1|Mux7~7 (
// Equation(s):
// \byass_data1|Mux7~7_combout  = (\byass_data1|count_byass [2] & (((\byass_data1|Mux7~6_combout  & !\byass_data1|count_byass [3])))) # (!\byass_data1|count_byass [2] & ((\byass_data1|Mux7~4_combout ) # ((\byass_data1|count_byass [3]))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\byass_data1|Mux7~4_combout ),
	.datac(\byass_data1|Mux7~6_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~7 .lut_mask = 16'h55E4;
defparam \byass_data1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \diff_inst|in_buf_2[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[12] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N7
dffeas \diff_inst|in_buf_1[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[12] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \diff_inst|in_buf_2[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[11] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneiii_lcell_comb \diff_inst|in_buf_1[11]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[11]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[11]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \diff_inst|in_buf_1[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[11] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneiii_lcell_comb \diff_inst|in_buf_2[10]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[10]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[10]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N31
dffeas \diff_inst|in_buf_2[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[10] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneiii_lcell_comb \diff_inst|in_buf_1[10]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[10]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[10]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \diff_inst|in_buf_1[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[10] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiii_lcell_comb \diff_inst|in_buf_2[9]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[9]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[9]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \diff_inst|in_buf_2[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[9] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneiii_lcell_comb \diff_inst|in_buf_1[9]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[9]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tdc_inst_0|mlt_inst|sum_st_4 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[9]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|in_buf_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \diff_inst|in_buf_1[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[9] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiii_lcell_comb \diff_inst|in_buf_2[8]~feeder (
// Equation(s):
// \diff_inst|in_buf_2[8]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [8]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_2[8]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \diff_inst|in_buf_2[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[8] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneiii_lcell_comb \diff_inst|in_buf_1[8]~feeder (
// Equation(s):
// \diff_inst|in_buf_1[8]~feeder_combout  = \tdc_inst_0|mlt_inst|sum_st_4 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tdc_inst_0|mlt_inst|sum_st_4 [8]),
	.cin(gnd),
	.combout(\diff_inst|in_buf_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|in_buf_1[8]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|in_buf_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \diff_inst|in_buf_1[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|in_buf_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[8] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneiii_lcell_comb \diff_inst|Add2~16 (
// Equation(s):
// \diff_inst|Add2~16_combout  = ((\diff_inst|in_buf_2 [8] $ (\diff_inst|in_buf_1 [8] $ (\diff_inst|Add2~15 )))) # (GND)
// \diff_inst|Add2~17  = CARRY((\diff_inst|in_buf_2 [8] & ((!\diff_inst|Add2~15 ) # (!\diff_inst|in_buf_1 [8]))) # (!\diff_inst|in_buf_2 [8] & (!\diff_inst|in_buf_1 [8] & !\diff_inst|Add2~15 )))

	.dataa(\diff_inst|in_buf_2 [8]),
	.datab(\diff_inst|in_buf_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~15 ),
	.combout(\diff_inst|Add2~16_combout ),
	.cout(\diff_inst|Add2~17 ));
// synopsys translate_off
defparam \diff_inst|Add2~16 .lut_mask = 16'h962B;
defparam \diff_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneiii_lcell_comb \diff_inst|Add2~18 (
// Equation(s):
// \diff_inst|Add2~18_combout  = (\diff_inst|in_buf_2 [9] & ((\diff_inst|in_buf_1 [9] & (!\diff_inst|Add2~17 )) # (!\diff_inst|in_buf_1 [9] & (\diff_inst|Add2~17  & VCC)))) # (!\diff_inst|in_buf_2 [9] & ((\diff_inst|in_buf_1 [9] & ((\diff_inst|Add2~17 ) # 
// (GND))) # (!\diff_inst|in_buf_1 [9] & (!\diff_inst|Add2~17 ))))
// \diff_inst|Add2~19  = CARRY((\diff_inst|in_buf_2 [9] & (\diff_inst|in_buf_1 [9] & !\diff_inst|Add2~17 )) # (!\diff_inst|in_buf_2 [9] & ((\diff_inst|in_buf_1 [9]) # (!\diff_inst|Add2~17 ))))

	.dataa(\diff_inst|in_buf_2 [9]),
	.datab(\diff_inst|in_buf_1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~17 ),
	.combout(\diff_inst|Add2~18_combout ),
	.cout(\diff_inst|Add2~19 ));
// synopsys translate_off
defparam \diff_inst|Add2~18 .lut_mask = 16'h694D;
defparam \diff_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneiii_lcell_comb \diff_inst|Add2~20 (
// Equation(s):
// \diff_inst|Add2~20_combout  = ((\diff_inst|in_buf_2 [10] $ (\diff_inst|in_buf_1 [10] $ (\diff_inst|Add2~19 )))) # (GND)
// \diff_inst|Add2~21  = CARRY((\diff_inst|in_buf_2 [10] & ((!\diff_inst|Add2~19 ) # (!\diff_inst|in_buf_1 [10]))) # (!\diff_inst|in_buf_2 [10] & (!\diff_inst|in_buf_1 [10] & !\diff_inst|Add2~19 )))

	.dataa(\diff_inst|in_buf_2 [10]),
	.datab(\diff_inst|in_buf_1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~19 ),
	.combout(\diff_inst|Add2~20_combout ),
	.cout(\diff_inst|Add2~21 ));
// synopsys translate_off
defparam \diff_inst|Add2~20 .lut_mask = 16'h962B;
defparam \diff_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneiii_lcell_comb \diff_inst|Add2~22 (
// Equation(s):
// \diff_inst|Add2~22_combout  = (\diff_inst|in_buf_2 [11] & ((\diff_inst|in_buf_1 [11] & (!\diff_inst|Add2~21 )) # (!\diff_inst|in_buf_1 [11] & (\diff_inst|Add2~21  & VCC)))) # (!\diff_inst|in_buf_2 [11] & ((\diff_inst|in_buf_1 [11] & ((\diff_inst|Add2~21 ) 
// # (GND))) # (!\diff_inst|in_buf_1 [11] & (!\diff_inst|Add2~21 ))))
// \diff_inst|Add2~23  = CARRY((\diff_inst|in_buf_2 [11] & (\diff_inst|in_buf_1 [11] & !\diff_inst|Add2~21 )) # (!\diff_inst|in_buf_2 [11] & ((\diff_inst|in_buf_1 [11]) # (!\diff_inst|Add2~21 ))))

	.dataa(\diff_inst|in_buf_2 [11]),
	.datab(\diff_inst|in_buf_1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~21 ),
	.combout(\diff_inst|Add2~22_combout ),
	.cout(\diff_inst|Add2~23 ));
// synopsys translate_off
defparam \diff_inst|Add2~22 .lut_mask = 16'h694D;
defparam \diff_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneiii_lcell_comb \diff_inst|Add2~24 (
// Equation(s):
// \diff_inst|Add2~24_combout  = ((\diff_inst|in_buf_2 [12] $ (\diff_inst|in_buf_1 [12] $ (\diff_inst|Add2~23 )))) # (GND)
// \diff_inst|Add2~25  = CARRY((\diff_inst|in_buf_2 [12] & ((!\diff_inst|Add2~23 ) # (!\diff_inst|in_buf_1 [12]))) # (!\diff_inst|in_buf_2 [12] & (!\diff_inst|in_buf_1 [12] & !\diff_inst|Add2~23 )))

	.dataa(\diff_inst|in_buf_2 [12]),
	.datab(\diff_inst|in_buf_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~23 ),
	.combout(\diff_inst|Add2~24_combout ),
	.cout(\diff_inst|Add2~25 ));
// synopsys translate_off
defparam \diff_inst|Add2~24 .lut_mask = 16'h962B;
defparam \diff_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneiii_lcell_comb \diff_inst|diff[8]~22 (
// Equation(s):
// \diff_inst|diff[8]~22_combout  = (\diff_inst|Add2~16_combout  & ((GND) # (!\diff_inst|diff[7]~21 ))) # (!\diff_inst|Add2~16_combout  & (\diff_inst|diff[7]~21  $ (GND)))
// \diff_inst|diff[8]~23  = CARRY((\diff_inst|Add2~16_combout ) # (!\diff_inst|diff[7]~21 ))

	.dataa(\diff_inst|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[7]~21 ),
	.combout(\diff_inst|diff[8]~22_combout ),
	.cout(\diff_inst|diff[8]~23 ));
// synopsys translate_off
defparam \diff_inst|diff[8]~22 .lut_mask = 16'h5AAF;
defparam \diff_inst|diff[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiii_lcell_comb \diff_inst|diff[9]~24 (
// Equation(s):
// \diff_inst|diff[9]~24_combout  = (\diff_inst|Add2~18_combout  & (\diff_inst|diff[8]~23  & VCC)) # (!\diff_inst|Add2~18_combout  & (!\diff_inst|diff[8]~23 ))
// \diff_inst|diff[9]~25  = CARRY((!\diff_inst|Add2~18_combout  & !\diff_inst|diff[8]~23 ))

	.dataa(\diff_inst|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[8]~23 ),
	.combout(\diff_inst|diff[9]~24_combout ),
	.cout(\diff_inst|diff[9]~25 ));
// synopsys translate_off
defparam \diff_inst|diff[9]~24 .lut_mask = 16'hA505;
defparam \diff_inst|diff[9]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneiii_lcell_comb \diff_inst|diff[10]~26 (
// Equation(s):
// \diff_inst|diff[10]~26_combout  = (\diff_inst|Add2~20_combout  & ((GND) # (!\diff_inst|diff[9]~25 ))) # (!\diff_inst|Add2~20_combout  & (\diff_inst|diff[9]~25  $ (GND)))
// \diff_inst|diff[10]~27  = CARRY((\diff_inst|Add2~20_combout ) # (!\diff_inst|diff[9]~25 ))

	.dataa(\diff_inst|Add2~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[9]~25 ),
	.combout(\diff_inst|diff[10]~26_combout ),
	.cout(\diff_inst|diff[10]~27 ));
// synopsys translate_off
defparam \diff_inst|diff[10]~26 .lut_mask = 16'h5AAF;
defparam \diff_inst|diff[10]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneiii_lcell_comb \diff_inst|diff[11]~28 (
// Equation(s):
// \diff_inst|diff[11]~28_combout  = (\diff_inst|Add2~22_combout  & (!\diff_inst|diff[10]~27 )) # (!\diff_inst|Add2~22_combout  & ((\diff_inst|diff[10]~27 ) # (GND)))
// \diff_inst|diff[11]~29  = CARRY((!\diff_inst|diff[10]~27 ) # (!\diff_inst|Add2~22_combout ))

	.dataa(\diff_inst|Add2~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[10]~27 ),
	.combout(\diff_inst|diff[11]~28_combout ),
	.cout(\diff_inst|diff[11]~29 ));
// synopsys translate_off
defparam \diff_inst|diff[11]~28 .lut_mask = 16'h5A5F;
defparam \diff_inst|diff[11]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneiii_lcell_comb \diff_inst|diff[12]~34 (
// Equation(s):
// \diff_inst|diff[12]~34_combout  = (\diff_inst|Add2~24_combout  & (\diff_inst|diff[11]~29  $ (GND))) # (!\diff_inst|Add2~24_combout  & (!\diff_inst|diff[11]~29  & VCC))
// \diff_inst|diff[12]~35  = CARRY((\diff_inst|Add2~24_combout  & !\diff_inst|diff[11]~29 ))

	.dataa(gnd),
	.datab(\diff_inst|Add2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[11]~29 ),
	.combout(\diff_inst|diff[12]~34_combout ),
	.cout(\diff_inst|diff[12]~35 ));
// synopsys translate_off
defparam \diff_inst|diff[12]~34 .lut_mask = 16'hC30C;
defparam \diff_inst|diff[12]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiii_lcell_comb \diff_inst|Add0~16 (
// Equation(s):
// \diff_inst|Add0~16_combout  = ((\diff_inst|in_buf_2 [8] $ (\diff_inst|in_buf_1 [8] $ (\diff_inst|Add0~15 )))) # (GND)
// \diff_inst|Add0~17  = CARRY((\diff_inst|in_buf_2 [8] & (\diff_inst|in_buf_1 [8] & !\diff_inst|Add0~15 )) # (!\diff_inst|in_buf_2 [8] & ((\diff_inst|in_buf_1 [8]) # (!\diff_inst|Add0~15 ))))

	.dataa(\diff_inst|in_buf_2 [8]),
	.datab(\diff_inst|in_buf_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~15 ),
	.combout(\diff_inst|Add0~16_combout ),
	.cout(\diff_inst|Add0~17 ));
// synopsys translate_off
defparam \diff_inst|Add0~16 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiii_lcell_comb \diff_inst|Add0~18 (
// Equation(s):
// \diff_inst|Add0~18_combout  = (\diff_inst|in_buf_1 [9] & ((\diff_inst|in_buf_2 [9] & (!\diff_inst|Add0~17 )) # (!\diff_inst|in_buf_2 [9] & (\diff_inst|Add0~17  & VCC)))) # (!\diff_inst|in_buf_1 [9] & ((\diff_inst|in_buf_2 [9] & ((\diff_inst|Add0~17 ) # 
// (GND))) # (!\diff_inst|in_buf_2 [9] & (!\diff_inst|Add0~17 ))))
// \diff_inst|Add0~19  = CARRY((\diff_inst|in_buf_1 [9] & (\diff_inst|in_buf_2 [9] & !\diff_inst|Add0~17 )) # (!\diff_inst|in_buf_1 [9] & ((\diff_inst|in_buf_2 [9]) # (!\diff_inst|Add0~17 ))))

	.dataa(\diff_inst|in_buf_1 [9]),
	.datab(\diff_inst|in_buf_2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~17 ),
	.combout(\diff_inst|Add0~18_combout ),
	.cout(\diff_inst|Add0~19 ));
// synopsys translate_off
defparam \diff_inst|Add0~18 .lut_mask = 16'h694D;
defparam \diff_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiii_lcell_comb \diff_inst|Add0~20 (
// Equation(s):
// \diff_inst|Add0~20_combout  = ((\diff_inst|in_buf_2 [10] $ (\diff_inst|in_buf_1 [10] $ (\diff_inst|Add0~19 )))) # (GND)
// \diff_inst|Add0~21  = CARRY((\diff_inst|in_buf_2 [10] & (\diff_inst|in_buf_1 [10] & !\diff_inst|Add0~19 )) # (!\diff_inst|in_buf_2 [10] & ((\diff_inst|in_buf_1 [10]) # (!\diff_inst|Add0~19 ))))

	.dataa(\diff_inst|in_buf_2 [10]),
	.datab(\diff_inst|in_buf_1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~19 ),
	.combout(\diff_inst|Add0~20_combout ),
	.cout(\diff_inst|Add0~21 ));
// synopsys translate_off
defparam \diff_inst|Add0~20 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiii_lcell_comb \diff_inst|Add0~22 (
// Equation(s):
// \diff_inst|Add0~22_combout  = (\diff_inst|in_buf_1 [11] & ((\diff_inst|in_buf_2 [11] & (!\diff_inst|Add0~21 )) # (!\diff_inst|in_buf_2 [11] & (\diff_inst|Add0~21  & VCC)))) # (!\diff_inst|in_buf_1 [11] & ((\diff_inst|in_buf_2 [11] & ((\diff_inst|Add0~21 ) 
// # (GND))) # (!\diff_inst|in_buf_2 [11] & (!\diff_inst|Add0~21 ))))
// \diff_inst|Add0~23  = CARRY((\diff_inst|in_buf_1 [11] & (\diff_inst|in_buf_2 [11] & !\diff_inst|Add0~21 )) # (!\diff_inst|in_buf_1 [11] & ((\diff_inst|in_buf_2 [11]) # (!\diff_inst|Add0~21 ))))

	.dataa(\diff_inst|in_buf_1 [11]),
	.datab(\diff_inst|in_buf_2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~21 ),
	.combout(\diff_inst|Add0~22_combout ),
	.cout(\diff_inst|Add0~23 ));
// synopsys translate_off
defparam \diff_inst|Add0~22 .lut_mask = 16'h694D;
defparam \diff_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiii_lcell_comb \diff_inst|Add0~24 (
// Equation(s):
// \diff_inst|Add0~24_combout  = ((\diff_inst|in_buf_1 [12] $ (\diff_inst|in_buf_2 [12] $ (\diff_inst|Add0~23 )))) # (GND)
// \diff_inst|Add0~25  = CARRY((\diff_inst|in_buf_1 [12] & ((!\diff_inst|Add0~23 ) # (!\diff_inst|in_buf_2 [12]))) # (!\diff_inst|in_buf_1 [12] & (!\diff_inst|in_buf_2 [12] & !\diff_inst|Add0~23 )))

	.dataa(\diff_inst|in_buf_1 [12]),
	.datab(\diff_inst|in_buf_2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~23 ),
	.combout(\diff_inst|Add0~24_combout ),
	.cout(\diff_inst|Add0~25 ));
// synopsys translate_off
defparam \diff_inst|Add0~24 .lut_mask = 16'h962B;
defparam \diff_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cycloneiii_lcell_comb \diff_inst|Add1~8 (
// Equation(s):
// \diff_inst|Add1~8_combout  = (\diff_inst|Add0~16_combout  & ((GND) # (!\diff_inst|Add1~7 ))) # (!\diff_inst|Add0~16_combout  & (\diff_inst|Add1~7  $ (GND)))
// \diff_inst|Add1~9  = CARRY((\diff_inst|Add0~16_combout ) # (!\diff_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~7 ),
	.combout(\diff_inst|Add1~8_combout ),
	.cout(\diff_inst|Add1~9 ));
// synopsys translate_off
defparam \diff_inst|Add1~8 .lut_mask = 16'h3CCF;
defparam \diff_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N10
cycloneiii_lcell_comb \diff_inst|Add1~10 (
// Equation(s):
// \diff_inst|Add1~10_combout  = (\diff_inst|Add0~18_combout  & (\diff_inst|Add1~9  & VCC)) # (!\diff_inst|Add0~18_combout  & (!\diff_inst|Add1~9 ))
// \diff_inst|Add1~11  = CARRY((!\diff_inst|Add0~18_combout  & !\diff_inst|Add1~9 ))

	.dataa(\diff_inst|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~9 ),
	.combout(\diff_inst|Add1~10_combout ),
	.cout(\diff_inst|Add1~11 ));
// synopsys translate_off
defparam \diff_inst|Add1~10 .lut_mask = 16'hA505;
defparam \diff_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
cycloneiii_lcell_comb \diff_inst|Add1~12 (
// Equation(s):
// \diff_inst|Add1~12_combout  = (\diff_inst|Add0~20_combout  & ((GND) # (!\diff_inst|Add1~11 ))) # (!\diff_inst|Add0~20_combout  & (\diff_inst|Add1~11  $ (GND)))
// \diff_inst|Add1~13  = CARRY((\diff_inst|Add0~20_combout ) # (!\diff_inst|Add1~11 ))

	.dataa(\diff_inst|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~11 ),
	.combout(\diff_inst|Add1~12_combout ),
	.cout(\diff_inst|Add1~13 ));
// synopsys translate_off
defparam \diff_inst|Add1~12 .lut_mask = 16'h5AAF;
defparam \diff_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
cycloneiii_lcell_comb \diff_inst|Add1~14 (
// Equation(s):
// \diff_inst|Add1~14_combout  = (\diff_inst|Add0~22_combout  & (!\diff_inst|Add1~13 )) # (!\diff_inst|Add0~22_combout  & ((\diff_inst|Add1~13 ) # (GND)))
// \diff_inst|Add1~15  = CARRY((!\diff_inst|Add1~13 ) # (!\diff_inst|Add0~22_combout ))

	.dataa(\diff_inst|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~13 ),
	.combout(\diff_inst|Add1~14_combout ),
	.cout(\diff_inst|Add1~15 ));
// synopsys translate_off
defparam \diff_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \diff_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N16
cycloneiii_lcell_comb \diff_inst|Add1~16 (
// Equation(s):
// \diff_inst|Add1~16_combout  = (\diff_inst|Add0~24_combout  & (\diff_inst|Add1~15  $ (GND))) # (!\diff_inst|Add0~24_combout  & (!\diff_inst|Add1~15  & VCC))
// \diff_inst|Add1~17  = CARRY((\diff_inst|Add0~24_combout  & !\diff_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~15 ),
	.combout(\diff_inst|Add1~16_combout ),
	.cout(\diff_inst|Add1~17 ));
// synopsys translate_off
defparam \diff_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \diff_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \diff_inst|diff[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[12]~34_combout ),
	.asdata(\diff_inst|Add1~16_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [12]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[12] .is_wysiwyg = "true";
defparam \diff_inst|diff[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N9
dffeas \diff_inst|diff_1[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [12]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[12] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneiii_lcell_comb \byass_data1|Mux7~8 (
// Equation(s):
// \byass_data1|Mux7~8_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|count_byass [1] & (\diff_inst|diff_1 [7])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [12]))))) # (!\byass_data1|count_byass [0] & (\diff_inst|diff_1 [7]))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\diff_inst|diff_1 [7]),
	.datac(\diff_inst|diff_1 [12]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~8 .lut_mask = 16'hCCE4;
defparam \byass_data1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N13
dffeas \diff_inst|diff[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[10]~26_combout ),
	.asdata(\diff_inst|Add1~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [10]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[10] .is_wysiwyg = "true";
defparam \diff_inst|diff[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N29
dffeas \diff_inst|diff_1[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[10] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N9
dffeas \diff_inst|diff[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[8]~22_combout ),
	.asdata(\diff_inst|Add1~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [8]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[8] .is_wysiwyg = "true";
defparam \diff_inst|diff[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N21
dffeas \diff_inst|diff_1[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[8] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneiii_lcell_comb \byass_data1|Mux7~0 (
// Equation(s):
// \byass_data1|Mux7~0_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [10])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [8])))

	.dataa(\byass_data1|count_byass [1]),
	.datab(\diff_inst|diff_1 [10]),
	.datac(gnd),
	.datad(\diff_inst|diff_1 [8]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~0 .lut_mask = 16'hDD88;
defparam \byass_data1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N11
dffeas \diff_inst|diff[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[9]~24_combout ),
	.asdata(\diff_inst|Add1~10_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [9]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[9] .is_wysiwyg = "true";
defparam \diff_inst|diff[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N13
dffeas \diff_inst|diff_1[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[9] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y23_N15
dffeas \diff_inst|diff[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[11]~28_combout ),
	.asdata(\diff_inst|Add1~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [11]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[11] .is_wysiwyg = "true";
defparam \diff_inst|diff[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N5
dffeas \diff_inst|diff_1[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [11]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[11] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneiii_lcell_comb \byass_data1|Mux7~1 (
// Equation(s):
// \byass_data1|Mux7~1_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [11]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [9]))

	.dataa(\diff_inst|diff_1 [9]),
	.datab(\diff_inst|diff_1 [11]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~1 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneiii_lcell_comb \byass_data1|Mux7~2 (
// Equation(s):
// \byass_data1|Mux7~2_combout  = (\byass_data1|count_byass [0] & (\byass_data1|Mux7~0_combout )) # (!\byass_data1|count_byass [0] & ((\byass_data1|Mux7~1_combout )))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\byass_data1|Mux7~0_combout ),
	.datac(gnd),
	.datad(\byass_data1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~2 .lut_mask = 16'hDD88;
defparam \byass_data1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneiii_lcell_comb \byass_data1|Mux7~9 (
// Equation(s):
// \byass_data1|Mux7~9_combout  = (\byass_data1|Mux7~7_combout  & ((\byass_data1|Mux7~8_combout ) # ((!\byass_data1|count_byass [3])))) # (!\byass_data1|Mux7~7_combout  & (((\byass_data1|Mux7~2_combout  & \byass_data1|count_byass [3]))))

	.dataa(\byass_data1|Mux7~7_combout ),
	.datab(\byass_data1|Mux7~8_combout ),
	.datac(\byass_data1|Mux7~2_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~9 .lut_mask = 16'hD8AA;
defparam \byass_data1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \byass_data1|output_buf[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[0] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneiii_lcell_comb \byass_data1|Mux6~3 (
// Equation(s):
// \byass_data1|Mux6~3_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [4])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [2])))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [4]),
	.datac(\diff_inst|diff_1 [2]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~3 .lut_mask = 16'hCCF0;
defparam \byass_data1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneiii_lcell_comb \byass_data1|Mux6~4 (
// Equation(s):
// \byass_data1|Mux6~4_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux6~0_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux6~3_combout ))

	.dataa(\byass_data1|Mux6~3_combout ),
	.datab(\byass_data1|Mux6~0_combout ),
	.datac(gnd),
	.datad(\byass_data1|count_byass [0]),
	.cin(gnd),
	.combout(\byass_data1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~4 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneiii_lcell_comb \byass_data1|output_buf[3]~0 (
// Equation(s):
// \byass_data1|output_buf[3]~0_combout  = (\byass_data1|count_byass [3] & (((\byass_data1|count_byass [1]) # (\byass_data1|count_byass [2])) # (!\byass_data1|count_byass [0])))

	.dataa(\byass_data1|count_byass [3]),
	.datab(\byass_data1|count_byass [0]),
	.datac(\byass_data1|count_byass [1]),
	.datad(\byass_data1|count_byass [2]),
	.cin(gnd),
	.combout(\byass_data1|output_buf[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|output_buf[3]~0 .lut_mask = 16'hAAA2;
defparam \byass_data1|output_buf[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \diff_inst|in_buf_1[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[13] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \diff_inst|in_buf_2[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[13] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiii_lcell_comb \diff_inst|Add2~26 (
// Equation(s):
// \diff_inst|Add2~26_combout  = (\diff_inst|in_buf_1 [13] & ((\diff_inst|in_buf_2 [13] & (!\diff_inst|Add2~25 )) # (!\diff_inst|in_buf_2 [13] & ((\diff_inst|Add2~25 ) # (GND))))) # (!\diff_inst|in_buf_1 [13] & ((\diff_inst|in_buf_2 [13] & 
// (\diff_inst|Add2~25  & VCC)) # (!\diff_inst|in_buf_2 [13] & (!\diff_inst|Add2~25 ))))
// \diff_inst|Add2~27  = CARRY((\diff_inst|in_buf_1 [13] & ((!\diff_inst|Add2~25 ) # (!\diff_inst|in_buf_2 [13]))) # (!\diff_inst|in_buf_1 [13] & (!\diff_inst|in_buf_2 [13] & !\diff_inst|Add2~25 )))

	.dataa(\diff_inst|in_buf_1 [13]),
	.datab(\diff_inst|in_buf_2 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~25 ),
	.combout(\diff_inst|Add2~26_combout ),
	.cout(\diff_inst|Add2~27 ));
// synopsys translate_off
defparam \diff_inst|Add2~26 .lut_mask = 16'h692B;
defparam \diff_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneiii_lcell_comb \diff_inst|diff[13]~36 (
// Equation(s):
// \diff_inst|diff[13]~36_combout  = (\diff_inst|Add2~26_combout  & (!\diff_inst|diff[12]~35 )) # (!\diff_inst|Add2~26_combout  & ((\diff_inst|diff[12]~35 ) # (GND)))
// \diff_inst|diff[13]~37  = CARRY((!\diff_inst|diff[12]~35 ) # (!\diff_inst|Add2~26_combout ))

	.dataa(\diff_inst|Add2~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[12]~35 ),
	.combout(\diff_inst|diff[13]~36_combout ),
	.cout(\diff_inst|diff[13]~37 ));
// synopsys translate_off
defparam \diff_inst|diff[13]~36 .lut_mask = 16'h5A5F;
defparam \diff_inst|diff[13]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiii_lcell_comb \diff_inst|Add0~26 (
// Equation(s):
// \diff_inst|Add0~26_combout  = (\diff_inst|in_buf_2 [13] & ((\diff_inst|in_buf_1 [13] & (!\diff_inst|Add0~25 )) # (!\diff_inst|in_buf_1 [13] & ((\diff_inst|Add0~25 ) # (GND))))) # (!\diff_inst|in_buf_2 [13] & ((\diff_inst|in_buf_1 [13] & 
// (\diff_inst|Add0~25  & VCC)) # (!\diff_inst|in_buf_1 [13] & (!\diff_inst|Add0~25 ))))
// \diff_inst|Add0~27  = CARRY((\diff_inst|in_buf_2 [13] & ((!\diff_inst|Add0~25 ) # (!\diff_inst|in_buf_1 [13]))) # (!\diff_inst|in_buf_2 [13] & (!\diff_inst|in_buf_1 [13] & !\diff_inst|Add0~25 )))

	.dataa(\diff_inst|in_buf_2 [13]),
	.datab(\diff_inst|in_buf_1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~25 ),
	.combout(\diff_inst|Add0~26_combout ),
	.cout(\diff_inst|Add0~27 ));
// synopsys translate_off
defparam \diff_inst|Add0~26 .lut_mask = 16'h692B;
defparam \diff_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N18
cycloneiii_lcell_comb \diff_inst|Add1~18 (
// Equation(s):
// \diff_inst|Add1~18_combout  = (\diff_inst|Add0~26_combout  & (!\diff_inst|Add1~17 )) # (!\diff_inst|Add0~26_combout  & ((\diff_inst|Add1~17 ) # (GND)))
// \diff_inst|Add1~19  = CARRY((!\diff_inst|Add1~17 ) # (!\diff_inst|Add0~26_combout ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~17 ),
	.combout(\diff_inst|Add1~18_combout ),
	.cout(\diff_inst|Add1~19 ));
// synopsys translate_off
defparam \diff_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \diff_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N19
dffeas \diff_inst|diff[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[13]~36_combout ),
	.asdata(\diff_inst|Add1~18_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [13]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[13] .is_wysiwyg = "true";
defparam \diff_inst|diff[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \diff_inst|diff_1[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [13]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[13] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneiii_lcell_comb \byass_data1|Mux7~12 (
// Equation(s):
// \byass_data1|Mux7~12_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [8]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [6]))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [6]),
	.datac(\diff_inst|diff_1 [8]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~12 .lut_mask = 16'hF0CC;
defparam \byass_data1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneiii_lcell_comb \byass_data1|Mux7~13 (
// Equation(s):
// \byass_data1|Mux7~13_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux7~3_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux7~12_combout ))

	.dataa(\byass_data1|Mux7~12_combout ),
	.datab(\byass_data1|Mux7~3_combout ),
	.datac(gnd),
	.datad(\byass_data1|count_byass [0]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~13 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneiii_lcell_comb \byass_data1|Mux6~1 (
// Equation(s):
// \byass_data1|Mux6~1_combout  = (\byass_data1|output_buf[3]~0_combout  & (((\byass_data1|output_buf[3]~1_combout )))) # (!\byass_data1|output_buf[3]~0_combout  & ((\byass_data1|output_buf[3]~1_combout  & (\diff_inst|diff_1 [13])) # 
// (!\byass_data1|output_buf[3]~1_combout  & ((\byass_data1|Mux7~13_combout )))))

	.dataa(\byass_data1|output_buf[3]~0_combout ),
	.datab(\diff_inst|diff_1 [13]),
	.datac(\byass_data1|output_buf[3]~1_combout ),
	.datad(\byass_data1|Mux7~13_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~1 .lut_mask = 16'hE5E0;
defparam \byass_data1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneiii_lcell_comb \byass_data1|Mux7~10 (
// Equation(s):
// \byass_data1|Mux7~10_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [12])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [10])))

	.dataa(\diff_inst|diff_1 [12]),
	.datab(gnd),
	.datac(\diff_inst|diff_1 [10]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~10 .lut_mask = 16'hAAF0;
defparam \byass_data1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneiii_lcell_comb \byass_data1|Mux7~11 (
// Equation(s):
// \byass_data1|Mux7~11_combout  = (\byass_data1|count_byass [0] & (\byass_data1|Mux7~1_combout )) # (!\byass_data1|count_byass [0] & ((\byass_data1|Mux7~10_combout )))

	.dataa(\byass_data1|Mux7~1_combout ),
	.datab(\byass_data1|Mux7~10_combout ),
	.datac(\byass_data1|count_byass [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byass_data1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~11 .lut_mask = 16'hACAC;
defparam \byass_data1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneiii_lcell_comb \byass_data1|Mux6~2 (
// Equation(s):
// \byass_data1|Mux6~2_combout  = (\byass_data1|output_buf[3]~0_combout  & ((\byass_data1|Mux6~1_combout  & (\diff_inst|diff_1 [8])) # (!\byass_data1|Mux6~1_combout  & ((\byass_data1|Mux7~11_combout ))))) # (!\byass_data1|output_buf[3]~0_combout  & 
// (\byass_data1|Mux6~1_combout ))

	.dataa(\byass_data1|output_buf[3]~0_combout ),
	.datab(\byass_data1|Mux6~1_combout ),
	.datac(\diff_inst|diff_1 [8]),
	.datad(\byass_data1|Mux7~11_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~2 .lut_mask = 16'hE6C4;
defparam \byass_data1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneiii_lcell_comb \byass_data1|Mux6~5 (
// Equation(s):
// \byass_data1|Mux6~5_combout  = (\byass_data1|count_byass [2] & ((\byass_data1|count_byass [3] & ((\byass_data1|Mux6~2_combout ))) # (!\byass_data1|count_byass [3] & (\byass_data1|Mux6~4_combout )))) # (!\byass_data1|count_byass [2] & 
// (((\byass_data1|Mux6~2_combout ))))

	.dataa(\byass_data1|Mux6~4_combout ),
	.datab(\byass_data1|count_byass [2]),
	.datac(\byass_data1|Mux6~2_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux6~5 .lut_mask = 16'hF0B8;
defparam \byass_data1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N3
dffeas \byass_data1|output_buf[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[1] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneiii_lcell_comb \byass_data1|Mux4~1 (
// Equation(s):
// \byass_data1|Mux4~1_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [5]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [3]))

	.dataa(\diff_inst|diff_1 [3]),
	.datab(\diff_inst|diff_1 [5]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~1 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneiii_lcell_comb \byass_data1|Mux5~2 (
// Equation(s):
// \byass_data1|Mux5~2_combout  = (\byass_data1|count_byass [0] & (\byass_data1|Mux6~3_combout )) # (!\byass_data1|count_byass [0] & ((\byass_data1|Mux4~1_combout )))

	.dataa(\byass_data1|Mux6~3_combout ),
	.datab(gnd),
	.datac(\byass_data1|Mux4~1_combout ),
	.datad(\byass_data1|count_byass [0]),
	.cin(gnd),
	.combout(\byass_data1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux5~2 .lut_mask = 16'hAAF0;
defparam \byass_data1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneiii_lcell_comb \byass_data1|Mux7~14 (
// Equation(s):
// \byass_data1|Mux7~14_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [13])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [11])))

	.dataa(\diff_inst|diff_1 [13]),
	.datab(\diff_inst|diff_1 [11]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~14 .lut_mask = 16'hAACC;
defparam \byass_data1|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneiii_lcell_comb \byass_data1|Mux7~15 (
// Equation(s):
// \byass_data1|Mux7~15_combout  = (\byass_data1|count_byass [0] & (\byass_data1|Mux7~10_combout )) # (!\byass_data1|count_byass [0] & ((\byass_data1|Mux7~14_combout )))

	.dataa(gnd),
	.datab(\byass_data1|Mux7~10_combout ),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|Mux7~14_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~15 .lut_mask = 16'hCFC0;
defparam \byass_data1|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \diff_inst|in_buf_1[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf1_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_1[14] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \diff_inst|in_buf_2[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tdc_inst_0|mlt_inst|sum_st_4 [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\diff_inst|buf2_rdy~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|in_buf_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|in_buf_2[14] .is_wysiwyg = "true";
defparam \diff_inst|in_buf_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiii_lcell_comb \diff_inst|Add2~28 (
// Equation(s):
// \diff_inst|Add2~28_combout  = ((\diff_inst|in_buf_1 [14] $ (\diff_inst|in_buf_2 [14] $ (\diff_inst|Add2~27 )))) # (GND)
// \diff_inst|Add2~29  = CARRY((\diff_inst|in_buf_1 [14] & (\diff_inst|in_buf_2 [14] & !\diff_inst|Add2~27 )) # (!\diff_inst|in_buf_1 [14] & ((\diff_inst|in_buf_2 [14]) # (!\diff_inst|Add2~27 ))))

	.dataa(\diff_inst|in_buf_1 [14]),
	.datab(\diff_inst|in_buf_2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~27 ),
	.combout(\diff_inst|Add2~28_combout ),
	.cout(\diff_inst|Add2~29 ));
// synopsys translate_off
defparam \diff_inst|Add2~28 .lut_mask = 16'h964D;
defparam \diff_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiii_lcell_comb \diff_inst|diff[14]~38 (
// Equation(s):
// \diff_inst|diff[14]~38_combout  = (\diff_inst|Add2~28_combout  & (\diff_inst|diff[13]~37  $ (GND))) # (!\diff_inst|Add2~28_combout  & (!\diff_inst|diff[13]~37  & VCC))
// \diff_inst|diff[14]~39  = CARRY((\diff_inst|Add2~28_combout  & !\diff_inst|diff[13]~37 ))

	.dataa(\diff_inst|Add2~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[13]~37 ),
	.combout(\diff_inst|diff[14]~38_combout ),
	.cout(\diff_inst|diff[14]~39 ));
// synopsys translate_off
defparam \diff_inst|diff[14]~38 .lut_mask = 16'hA50A;
defparam \diff_inst|diff[14]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiii_lcell_comb \diff_inst|Add0~28 (
// Equation(s):
// \diff_inst|Add0~28_combout  = ((\diff_inst|in_buf_2 [14] $ (\diff_inst|in_buf_1 [14] $ (\diff_inst|Add0~27 )))) # (GND)
// \diff_inst|Add0~29  = CARRY((\diff_inst|in_buf_2 [14] & (\diff_inst|in_buf_1 [14] & !\diff_inst|Add0~27 )) # (!\diff_inst|in_buf_2 [14] & ((\diff_inst|in_buf_1 [14]) # (!\diff_inst|Add0~27 ))))

	.dataa(\diff_inst|in_buf_2 [14]),
	.datab(\diff_inst|in_buf_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~27 ),
	.combout(\diff_inst|Add0~28_combout ),
	.cout(\diff_inst|Add0~29 ));
// synopsys translate_off
defparam \diff_inst|Add0~28 .lut_mask = 16'h964D;
defparam \diff_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
cycloneiii_lcell_comb \diff_inst|Add1~20 (
// Equation(s):
// \diff_inst|Add1~20_combout  = (\diff_inst|Add0~28_combout  & (\diff_inst|Add1~19  $ (GND))) # (!\diff_inst|Add0~28_combout  & (!\diff_inst|Add1~19  & VCC))
// \diff_inst|Add1~21  = CARRY((\diff_inst|Add0~28_combout  & !\diff_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~19 ),
	.combout(\diff_inst|Add1~20_combout ),
	.cout(\diff_inst|Add1~21 ));
// synopsys translate_off
defparam \diff_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \diff_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N21
dffeas \diff_inst|diff[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[14]~38_combout ),
	.asdata(\diff_inst|Add1~20_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [14]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[14] .is_wysiwyg = "true";
defparam \diff_inst|diff[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cycloneiii_lcell_comb \diff_inst|diff_1[14]~feeder (
// Equation(s):
// \diff_inst|diff_1[14]~feeder_combout  = \diff_inst|diff [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|diff [14]),
	.cin(gnd),
	.combout(\diff_inst|diff_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff_1[14]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|diff_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N15
dffeas \diff_inst|diff_1[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[14] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneiii_lcell_comb \byass_data1|Mux7~16 (
// Equation(s):
// \byass_data1|Mux7~16_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [9])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [7])))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [9]),
	.datac(\byass_data1|count_byass [1]),
	.datad(\diff_inst|diff_1 [7]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~16 .lut_mask = 16'hCFC0;
defparam \byass_data1|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneiii_lcell_comb \byass_data1|Mux7~17 (
// Equation(s):
// \byass_data1|Mux7~17_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux7~12_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux7~16_combout ))

	.dataa(gnd),
	.datab(\byass_data1|Mux7~16_combout ),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|Mux7~12_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~17 .lut_mask = 16'hFC0C;
defparam \byass_data1|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneiii_lcell_comb \byass_data1|Mux5~0 (
// Equation(s):
// \byass_data1|Mux5~0_combout  = (\byass_data1|output_buf[3]~0_combout  & (((\byass_data1|output_buf[3]~1_combout )))) # (!\byass_data1|output_buf[3]~0_combout  & ((\byass_data1|output_buf[3]~1_combout  & (\diff_inst|diff_1 [14])) # 
// (!\byass_data1|output_buf[3]~1_combout  & ((\byass_data1|Mux7~17_combout )))))

	.dataa(\byass_data1|output_buf[3]~0_combout ),
	.datab(\diff_inst|diff_1 [14]),
	.datac(\byass_data1|output_buf[3]~1_combout ),
	.datad(\byass_data1|Mux7~17_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux5~0 .lut_mask = 16'hE5E0;
defparam \byass_data1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneiii_lcell_comb \byass_data1|Mux5~1 (
// Equation(s):
// \byass_data1|Mux5~1_combout  = (\byass_data1|output_buf[3]~0_combout  & ((\byass_data1|Mux5~0_combout  & (\diff_inst|diff_1 [9])) # (!\byass_data1|Mux5~0_combout  & ((\byass_data1|Mux7~15_combout ))))) # (!\byass_data1|output_buf[3]~0_combout  & 
// (((\byass_data1|Mux5~0_combout ))))

	.dataa(\byass_data1|output_buf[3]~0_combout ),
	.datab(\diff_inst|diff_1 [9]),
	.datac(\byass_data1|Mux7~15_combout ),
	.datad(\byass_data1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux5~1 .lut_mask = 16'hDDA0;
defparam \byass_data1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneiii_lcell_comb \byass_data1|Mux5~3 (
// Equation(s):
// \byass_data1|Mux5~3_combout  = (\byass_data1|count_byass [2] & ((\byass_data1|count_byass [3] & ((\byass_data1|Mux5~1_combout ))) # (!\byass_data1|count_byass [3] & (\byass_data1|Mux5~2_combout )))) # (!\byass_data1|count_byass [2] & 
// (((\byass_data1|Mux5~1_combout ))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\byass_data1|Mux5~2_combout ),
	.datac(\byass_data1|Mux5~1_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux5~3 .lut_mask = 16'hF0D8;
defparam \byass_data1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \byass_data1|output_buf[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[2] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneiii_lcell_comb \byass_data1|Mux4~4 (
// Equation(s):
// \byass_data1|Mux4~4_combout  = (\byass_data1|count_byass [0] & (\byass_data1|Mux4~1_combout )) # (!\byass_data1|count_byass [0] & ((\byass_data1|Mux4~0_combout )))

	.dataa(\byass_data1|Mux4~1_combout ),
	.datab(gnd),
	.datac(\byass_data1|Mux4~0_combout ),
	.datad(\byass_data1|count_byass [0]),
	.cin(gnd),
	.combout(\byass_data1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~4 .lut_mask = 16'hAAF0;
defparam \byass_data1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneiii_lcell_comb \diff_inst|Add2~30 (
// Equation(s):
// \diff_inst|Add2~30_combout  = !\diff_inst|Add2~29 
// \diff_inst|Add2~31  = CARRY(!\diff_inst|Add2~29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add2~29 ),
	.combout(\diff_inst|Add2~30_combout ),
	.cout(\diff_inst|Add2~31 ));
// synopsys translate_off
defparam \diff_inst|Add2~30 .lut_mask = 16'h0F0F;
defparam \diff_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneiii_lcell_comb \diff_inst|diff[15]~40 (
// Equation(s):
// \diff_inst|diff[15]~40_combout  = (\diff_inst|Add2~30_combout  & (!\diff_inst|diff[14]~39 )) # (!\diff_inst|Add2~30_combout  & ((\diff_inst|diff[14]~39 ) # (GND)))
// \diff_inst|diff[15]~41  = CARRY((!\diff_inst|diff[14]~39 ) # (!\diff_inst|Add2~30_combout ))

	.dataa(\diff_inst|Add2~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[14]~39 ),
	.combout(\diff_inst|diff[15]~40_combout ),
	.cout(\diff_inst|diff[15]~41 ));
// synopsys translate_off
defparam \diff_inst|diff[15]~40 .lut_mask = 16'h5A5F;
defparam \diff_inst|diff[15]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiii_lcell_comb \diff_inst|Add0~30 (
// Equation(s):
// \diff_inst|Add0~30_combout  = !\diff_inst|Add0~29 
// \diff_inst|Add0~31  = CARRY(!\diff_inst|Add0~29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add0~29 ),
	.combout(\diff_inst|Add0~30_combout ),
	.cout(\diff_inst|Add0~31 ));
// synopsys translate_off
defparam \diff_inst|Add0~30 .lut_mask = 16'h0F0F;
defparam \diff_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N22
cycloneiii_lcell_comb \diff_inst|Add1~22 (
// Equation(s):
// \diff_inst|Add1~22_combout  = (\diff_inst|Add0~30_combout  & (!\diff_inst|Add1~21 )) # (!\diff_inst|Add0~30_combout  & ((\diff_inst|Add1~21 ) # (GND)))
// \diff_inst|Add1~23  = CARRY((!\diff_inst|Add1~21 ) # (!\diff_inst|Add0~30_combout ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~21 ),
	.combout(\diff_inst|Add1~22_combout ),
	.cout(\diff_inst|Add1~23 ));
// synopsys translate_off
defparam \diff_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \diff_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N23
dffeas \diff_inst|diff[15] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[15]~40_combout ),
	.asdata(\diff_inst|Add1~22_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [15]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[15] .is_wysiwyg = "true";
defparam \diff_inst|diff[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N17
dffeas \diff_inst|diff_1[15] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|diff [15]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[15] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneiii_lcell_comb \byass_data1|Mux7~20 (
// Equation(s):
// \byass_data1|Mux7~20_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux7~16_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux7~0_combout ))

	.dataa(\byass_data1|Mux7~0_combout ),
	.datab(gnd),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|Mux7~16_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~20 .lut_mask = 16'hFA0A;
defparam \byass_data1|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneiii_lcell_comb \byass_data1|Mux7~18 (
// Equation(s):
// \byass_data1|Mux7~18_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [14]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [12]))

	.dataa(\diff_inst|diff_1 [12]),
	.datab(\diff_inst|diff_1 [14]),
	.datac(gnd),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~18 .lut_mask = 16'hCCAA;
defparam \byass_data1|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneiii_lcell_comb \byass_data1|Mux7~19 (
// Equation(s):
// \byass_data1|Mux7~19_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|Mux7~14_combout ))) # (!\byass_data1|count_byass [0] & (\byass_data1|Mux7~18_combout ))

	.dataa(gnd),
	.datab(\byass_data1|Mux7~18_combout ),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|Mux7~14_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~19 .lut_mask = 16'hFC0C;
defparam \byass_data1|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneiii_lcell_comb \byass_data1|Mux4~2 (
// Equation(s):
// \byass_data1|Mux4~2_combout  = (\byass_data1|output_buf[3]~1_combout  & (((\byass_data1|output_buf[3]~0_combout )))) # (!\byass_data1|output_buf[3]~1_combout  & ((\byass_data1|output_buf[3]~0_combout  & ((\byass_data1|Mux7~19_combout ))) # 
// (!\byass_data1|output_buf[3]~0_combout  & (\byass_data1|Mux7~20_combout ))))

	.dataa(\byass_data1|Mux7~20_combout ),
	.datab(\byass_data1|output_buf[3]~1_combout ),
	.datac(\byass_data1|Mux7~19_combout ),
	.datad(\byass_data1|output_buf[3]~0_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~2 .lut_mask = 16'hFC22;
defparam \byass_data1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneiii_lcell_comb \byass_data1|Mux4~3 (
// Equation(s):
// \byass_data1|Mux4~3_combout  = (\byass_data1|output_buf[3]~1_combout  & ((\byass_data1|Mux4~2_combout  & ((\diff_inst|diff_1 [10]))) # (!\byass_data1|Mux4~2_combout  & (\diff_inst|diff_1 [15])))) # (!\byass_data1|output_buf[3]~1_combout  & 
// (((\byass_data1|Mux4~2_combout ))))

	.dataa(\diff_inst|diff_1 [15]),
	.datab(\diff_inst|diff_1 [10]),
	.datac(\byass_data1|output_buf[3]~1_combout ),
	.datad(\byass_data1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~3 .lut_mask = 16'hCFA0;
defparam \byass_data1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneiii_lcell_comb \byass_data1|Mux4~5 (
// Equation(s):
// \byass_data1|Mux4~5_combout  = (\byass_data1|count_byass [2] & ((\byass_data1|count_byass [3] & ((\byass_data1|Mux4~3_combout ))) # (!\byass_data1|count_byass [3] & (\byass_data1|Mux4~4_combout )))) # (!\byass_data1|count_byass [2] & 
// (((\byass_data1|Mux4~3_combout ))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\byass_data1|Mux4~4_combout ),
	.datac(\byass_data1|Mux4~3_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux4~5 .lut_mask = 16'hF0D8;
defparam \byass_data1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \byass_data1|output_buf[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[3] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneiii_lcell_comb \byass_data1|Mux3~0 (
// Equation(s):
// \byass_data1|Mux3~0_combout  = (!\byass_data1|count_byass [3] & ((\byass_data1|count_byass [2] & (\byass_data1|Mux7~4_combout )) # (!\byass_data1|count_byass [2] & ((\byass_data1|Mux7~2_combout )))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\byass_data1|Mux7~4_combout ),
	.datac(\byass_data1|Mux7~2_combout ),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux3~0 .lut_mask = 16'h00D8;
defparam \byass_data1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneiii_lcell_comb \byass_data1|Mux7~21 (
// Equation(s):
// \byass_data1|Mux7~21_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [15])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [13])))

	.dataa(\byass_data1|count_byass [1]),
	.datab(\diff_inst|diff_1 [15]),
	.datac(\diff_inst|diff_1 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\byass_data1|Mux7~21_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~21 .lut_mask = 16'hD8D8;
defparam \byass_data1|Mux7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneiii_lcell_comb \byass_data1|output_buf[4]~2 (
// Equation(s):
// \byass_data1|output_buf[4]~2_combout  = ((!\byass_data1|count_byass [2] & \byass_data1|count_byass [1])) # (!\byass_data1|count_byass [0])

	.dataa(\byass_data1|count_byass [2]),
	.datab(gnd),
	.datac(\byass_data1|count_byass [0]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|output_buf[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|output_buf[4]~2 .lut_mask = 16'h5F0F;
defparam \byass_data1|output_buf[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneiii_lcell_comb \diff_inst|Add2~32 (
// Equation(s):
// \diff_inst|Add2~32_combout  = \diff_inst|Add2~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\diff_inst|Add2~31 ),
	.combout(\diff_inst|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|Add2~32 .lut_mask = 16'hF0F0;
defparam \diff_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneiii_lcell_comb \diff_inst|diff[16]~42 (
// Equation(s):
// \diff_inst|diff[16]~42_combout  = (\diff_inst|Add2~32_combout  & (\diff_inst|diff[15]~41  $ (GND))) # (!\diff_inst|Add2~32_combout  & (!\diff_inst|diff[15]~41  & VCC))
// \diff_inst|diff[16]~43  = CARRY((\diff_inst|Add2~32_combout  & !\diff_inst|diff[15]~41 ))

	.dataa(gnd),
	.datab(\diff_inst|Add2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|diff[15]~41 ),
	.combout(\diff_inst|diff[16]~42_combout ),
	.cout(\diff_inst|diff[16]~43 ));
// synopsys translate_off
defparam \diff_inst|diff[16]~42 .lut_mask = 16'hC30C;
defparam \diff_inst|diff[16]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneiii_lcell_comb \diff_inst|Add0~32 (
// Equation(s):
// \diff_inst|Add0~32_combout  = \diff_inst|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\diff_inst|Add0~31 ),
	.combout(\diff_inst|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|Add0~32 .lut_mask = 16'hF0F0;
defparam \diff_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneiii_lcell_comb \diff_inst|Add1~24 (
// Equation(s):
// \diff_inst|Add1~24_combout  = (\diff_inst|Add0~32_combout  & (\diff_inst|Add1~23  $ (GND))) # (!\diff_inst|Add0~32_combout  & (!\diff_inst|Add1~23  & VCC))
// \diff_inst|Add1~25  = CARRY((\diff_inst|Add0~32_combout  & !\diff_inst|Add1~23 ))

	.dataa(gnd),
	.datab(\diff_inst|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\diff_inst|Add1~23 ),
	.combout(\diff_inst|Add1~24_combout ),
	.cout(\diff_inst|Add1~25 ));
// synopsys translate_off
defparam \diff_inst|Add1~24 .lut_mask = 16'hC30C;
defparam \diff_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N25
dffeas \diff_inst|diff[16] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[16]~42_combout ),
	.asdata(\diff_inst|Add1~24_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [16]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[16] .is_wysiwyg = "true";
defparam \diff_inst|diff[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneiii_lcell_comb \diff_inst|diff_1[16]~feeder (
// Equation(s):
// \diff_inst|diff_1[16]~feeder_combout  = \diff_inst|diff [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|diff [16]),
	.cin(gnd),
	.combout(\diff_inst|diff_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff_1[16]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|diff_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \diff_inst|diff_1[16] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[16] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneiii_lcell_comb \byass_data1|Mux3~1 (
// Equation(s):
// \byass_data1|Mux3~1_combout  = (\byass_data1|count_byass [2] & (((!\byass_data1|output_buf[4]~2_combout  & \byass_data1|Mux7~18_combout )))) # (!\byass_data1|count_byass [2] & ((\diff_inst|diff_1 [16]) # ((\byass_data1|output_buf[4]~2_combout ))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\diff_inst|diff_1 [16]),
	.datac(\byass_data1|output_buf[4]~2_combout ),
	.datad(\byass_data1|Mux7~18_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux3~1 .lut_mask = 16'h5E54;
defparam \byass_data1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneiii_lcell_comb \byass_data1|Mux3~2 (
// Equation(s):
// \byass_data1|Mux3~2_combout  = (\byass_data1|output_buf[4]~2_combout  & ((\byass_data1|Mux3~1_combout  & ((\diff_inst|diff_1 [11]))) # (!\byass_data1|Mux3~1_combout  & (\byass_data1|Mux7~21_combout )))) # (!\byass_data1|output_buf[4]~2_combout  & 
// (((\byass_data1|Mux3~1_combout ))))

	.dataa(\byass_data1|Mux7~21_combout ),
	.datab(\diff_inst|diff_1 [11]),
	.datac(\byass_data1|output_buf[4]~2_combout ),
	.datad(\byass_data1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux3~2 .lut_mask = 16'hCFA0;
defparam \byass_data1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneiii_lcell_comb \byass_data1|Mux3~3 (
// Equation(s):
// \byass_data1|Mux3~3_combout  = (\byass_data1|Mux3~0_combout ) # ((\byass_data1|count_byass [3] & \byass_data1|Mux3~2_combout ))

	.dataa(\byass_data1|count_byass [3]),
	.datab(\byass_data1|Mux3~0_combout ),
	.datac(gnd),
	.datad(\byass_data1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux3~3 .lut_mask = 16'hEECC;
defparam \byass_data1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \byass_data1|output_buf[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[4] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneiii_lcell_comb \byass_data1|Mux7~22 (
// Equation(s):
// \byass_data1|Mux7~22_combout  = (\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [16]))) # (!\byass_data1|count_byass [1] & (\diff_inst|diff_1 [14]))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [14]),
	.datac(\diff_inst|diff_1 [16]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~22_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~22 .lut_mask = 16'hF0CC;
defparam \byass_data1|Mux7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneiii_lcell_comb \diff_inst|diff[17]~44 (
// Equation(s):
// \diff_inst|diff[17]~44_combout  = \diff_inst|diff[16]~43  $ (\diff_inst|Add2~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|Add2~32_combout ),
	.cin(\diff_inst|diff[16]~43 ),
	.combout(\diff_inst|diff[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff[17]~44 .lut_mask = 16'h0FF0;
defparam \diff_inst|diff[17]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N26
cycloneiii_lcell_comb \diff_inst|Add1~26 (
// Equation(s):
// \diff_inst|Add1~26_combout  = \diff_inst|Add1~25  $ (\diff_inst|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|Add0~32_combout ),
	.cin(\diff_inst|Add1~25 ),
	.combout(\diff_inst|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|Add1~26 .lut_mask = 16'h0FF0;
defparam \diff_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y23_N27
dffeas \diff_inst|diff[17] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff[17]~44_combout ),
	.asdata(\diff_inst|Add1~26_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\clk_10k~q ),
	.ena(\diff_inst|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff [17]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff[17] .is_wysiwyg = "true";
defparam \diff_inst|diff[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneiii_lcell_comb \diff_inst|diff_1[17]~feeder (
// Equation(s):
// \diff_inst|diff_1[17]~feeder_combout  = \diff_inst|diff [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\diff_inst|diff [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\diff_inst|diff_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|diff_1[17]~feeder .lut_mask = 16'hF0F0;
defparam \diff_inst|diff_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \diff_inst|diff_1[17] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|diff_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|diff_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|diff_1[17] .is_wysiwyg = "true";
defparam \diff_inst|diff_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiii_lcell_comb \byass_data1|Mux2~1 (
// Equation(s):
// \byass_data1|Mux2~1_combout  = (\byass_data1|output_buf[4]~2_combout  & (((!\byass_data1|count_byass [2])))) # (!\byass_data1|output_buf[4]~2_combout  & ((\byass_data1|count_byass [2] & ((\byass_data1|Mux7~21_combout ))) # (!\byass_data1|count_byass [2] & 
// (\diff_inst|diff_1 [17]))))

	.dataa(\byass_data1|output_buf[4]~2_combout ),
	.datab(\diff_inst|diff_1 [17]),
	.datac(\byass_data1|count_byass [2]),
	.datad(\byass_data1|Mux7~21_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux2~1 .lut_mask = 16'h5E0E;
defparam \byass_data1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneiii_lcell_comb \byass_data1|Mux2~2 (
// Equation(s):
// \byass_data1|Mux2~2_combout  = (\byass_data1|output_buf[4]~2_combout  & ((\byass_data1|Mux2~1_combout  & (\diff_inst|diff_1 [12])) # (!\byass_data1|Mux2~1_combout  & ((\byass_data1|Mux7~22_combout ))))) # (!\byass_data1|output_buf[4]~2_combout  & 
// (((\byass_data1|Mux2~1_combout ))))

	.dataa(\diff_inst|diff_1 [12]),
	.datab(\byass_data1|Mux7~22_combout ),
	.datac(\byass_data1|output_buf[4]~2_combout ),
	.datad(\byass_data1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux2~2 .lut_mask = 16'hAFC0;
defparam \byass_data1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneiii_lcell_comb \byass_data1|Mux2~0 (
// Equation(s):
// \byass_data1|Mux2~0_combout  = (!\byass_data1|count_byass [3] & ((\byass_data1|count_byass [2] & (\byass_data1|Mux7~13_combout )) # (!\byass_data1|count_byass [2] & ((\byass_data1|Mux7~11_combout )))))

	.dataa(\byass_data1|count_byass [2]),
	.datab(\byass_data1|Mux7~13_combout ),
	.datac(\byass_data1|count_byass [3]),
	.datad(\byass_data1|Mux7~11_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux2~0 .lut_mask = 16'h0D08;
defparam \byass_data1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneiii_lcell_comb \byass_data1|Mux2~3 (
// Equation(s):
// \byass_data1|Mux2~3_combout  = (\byass_data1|Mux2~0_combout ) # ((\byass_data1|count_byass [3] & \byass_data1|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\byass_data1|count_byass [3]),
	.datac(\byass_data1|Mux2~2_combout ),
	.datad(\byass_data1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux2~3 .lut_mask = 16'hFFC0;
defparam \byass_data1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \byass_data1|output_buf[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[5] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneiii_lcell_comb \byass_data1|Mux1~0 (
// Equation(s):
// \byass_data1|Mux1~0_combout  = (!\byass_data1|count_byass [3] & ((\byass_data1|count_byass [2] & (\byass_data1|Mux7~17_combout )) # (!\byass_data1|count_byass [2] & ((\byass_data1|Mux7~15_combout )))))

	.dataa(\byass_data1|count_byass [3]),
	.datab(\byass_data1|Mux7~17_combout ),
	.datac(\byass_data1|Mux7~15_combout ),
	.datad(\byass_data1|count_byass [2]),
	.cin(gnd),
	.combout(\byass_data1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux1~0 .lut_mask = 16'h4450;
defparam \byass_data1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneiii_lcell_comb \byass_data1|Mux7~23 (
// Equation(s):
// \byass_data1|Mux7~23_combout  = (\byass_data1|count_byass [1] & (\diff_inst|diff_1 [17])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [15])))

	.dataa(\byass_data1|count_byass [1]),
	.datab(\diff_inst|diff_1 [17]),
	.datac(gnd),
	.datad(\diff_inst|diff_1 [15]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~23_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~23 .lut_mask = 16'hDD88;
defparam \byass_data1|Mux7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiii_lcell_comb \byass_data1|Mux1~1 (
// Equation(s):
// \byass_data1|Mux1~1_combout  = (\byass_data1|output_buf[4]~2_combout  & (((!\byass_data1|count_byass [2])))) # (!\byass_data1|output_buf[4]~2_combout  & ((\byass_data1|count_byass [2] & ((\byass_data1|Mux7~22_combout ))) # (!\byass_data1|count_byass [2] & 
// (\diff_inst|diff_1 [17]))))

	.dataa(\byass_data1|output_buf[4]~2_combout ),
	.datab(\diff_inst|diff_1 [17]),
	.datac(\byass_data1|count_byass [2]),
	.datad(\byass_data1|Mux7~22_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux1~1 .lut_mask = 16'h5E0E;
defparam \byass_data1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneiii_lcell_comb \byass_data1|Mux1~2 (
// Equation(s):
// \byass_data1|Mux1~2_combout  = (\byass_data1|output_buf[4]~2_combout  & ((\byass_data1|Mux1~1_combout  & (\diff_inst|diff_1 [13])) # (!\byass_data1|Mux1~1_combout  & ((\byass_data1|Mux7~23_combout ))))) # (!\byass_data1|output_buf[4]~2_combout  & 
// (((\byass_data1|Mux1~1_combout ))))

	.dataa(\byass_data1|output_buf[4]~2_combout ),
	.datab(\diff_inst|diff_1 [13]),
	.datac(\byass_data1|Mux7~23_combout ),
	.datad(\byass_data1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux1~2 .lut_mask = 16'hDDA0;
defparam \byass_data1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneiii_lcell_comb \byass_data1|Mux1~3 (
// Equation(s):
// \byass_data1|Mux1~3_combout  = (\byass_data1|Mux1~0_combout ) # ((\byass_data1|Mux1~2_combout  & \byass_data1|count_byass [3]))

	.dataa(\byass_data1|Mux1~0_combout ),
	.datab(\byass_data1|Mux1~2_combout ),
	.datac(gnd),
	.datad(\byass_data1|count_byass [3]),
	.cin(gnd),
	.combout(\byass_data1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux1~3 .lut_mask = 16'hEEAA;
defparam \byass_data1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \byass_data1|output_buf[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[6] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneiii_lcell_comb \byass_data1|Mux7~24 (
// Equation(s):
// \byass_data1|Mux7~24_combout  = (!\byass_data1|count_byass [1] & ((\byass_data1|count_byass [0] & (\diff_inst|diff_1 [15])) # (!\byass_data1|count_byass [0] & ((\diff_inst|diff_1 [16])))))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\diff_inst|diff_1 [15]),
	.datac(\diff_inst|diff_1 [16]),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~24_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~24 .lut_mask = 16'h00D8;
defparam \byass_data1|Mux7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneiii_lcell_comb \byass_data1|Mux7~25 (
// Equation(s):
// \byass_data1|Mux7~25_combout  = (\byass_data1|Mux7~24_combout ) # ((\diff_inst|diff_1 [17] & \byass_data1|count_byass [1]))

	.dataa(gnd),
	.datab(\diff_inst|diff_1 [17]),
	.datac(\byass_data1|Mux7~24_combout ),
	.datad(\byass_data1|count_byass [1]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~25_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~25 .lut_mask = 16'hFCF0;
defparam \byass_data1|Mux7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneiii_lcell_comb \byass_data1|Mux7~26 (
// Equation(s):
// \byass_data1|Mux7~26_combout  = (\byass_data1|count_byass [0] & ((\byass_data1|count_byass [1] & (\diff_inst|diff_1 [14])) # (!\byass_data1|count_byass [1] & ((\diff_inst|diff_1 [17]))))) # (!\byass_data1|count_byass [0] & (((\diff_inst|diff_1 [14]))))

	.dataa(\byass_data1|count_byass [0]),
	.datab(\byass_data1|count_byass [1]),
	.datac(\diff_inst|diff_1 [14]),
	.datad(\diff_inst|diff_1 [17]),
	.cin(gnd),
	.combout(\byass_data1|Mux7~26_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux7~26 .lut_mask = 16'hF2D0;
defparam \byass_data1|Mux7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneiii_lcell_comb \byass_data1|Mux0~0 (
// Equation(s):
// \byass_data1|Mux0~0_combout  = (\byass_data1|count_byass [3] & (((!\byass_data1|count_byass [2])))) # (!\byass_data1|count_byass [3] & ((\byass_data1|count_byass [2] & ((\byass_data1|Mux7~20_combout ))) # (!\byass_data1|count_byass [2] & 
// (\byass_data1|Mux7~19_combout ))))

	.dataa(\byass_data1|count_byass [3]),
	.datab(\byass_data1|Mux7~19_combout ),
	.datac(\byass_data1|Mux7~20_combout ),
	.datad(\byass_data1|count_byass [2]),
	.cin(gnd),
	.combout(\byass_data1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux0~0 .lut_mask = 16'h50EE;
defparam \byass_data1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneiii_lcell_comb \byass_data1|Mux0~1 (
// Equation(s):
// \byass_data1|Mux0~1_combout  = (\byass_data1|count_byass [3] & ((\byass_data1|Mux0~0_combout  & ((\byass_data1|Mux7~26_combout ))) # (!\byass_data1|Mux0~0_combout  & (\byass_data1|Mux7~25_combout )))) # (!\byass_data1|count_byass [3] & 
// (((\byass_data1|Mux0~0_combout ))))

	.dataa(\byass_data1|Mux7~25_combout ),
	.datab(\byass_data1|count_byass [3]),
	.datac(\byass_data1|Mux7~26_combout ),
	.datad(\byass_data1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\byass_data1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \byass_data1|Mux0~1 .lut_mask = 16'hF388;
defparam \byass_data1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \byass_data1|output_buf[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\byass_data1|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\byass_data1|output_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \byass_data1|output_buf[7] .is_wysiwyg = "true";
defparam \byass_data1|output_buf[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \diff_inst|out_valid (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|always0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|out_valid .is_wysiwyg = "true";
defparam \diff_inst|out_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \diff_inst|wr_delay[0] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|out_valid~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[0] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiii_lcell_comb \diff_inst|wr_delay[1]~feeder (
// Equation(s):
// \diff_inst|wr_delay[1]~feeder_combout  = \diff_inst|wr_delay [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [0]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[1]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \diff_inst|wr_delay[1] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[1] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiii_lcell_comb \diff_inst|wr_delay[2]~feeder (
// Equation(s):
// \diff_inst|wr_delay[2]~feeder_combout  = \diff_inst|wr_delay [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [1]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[2]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \diff_inst|wr_delay[2] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[2] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneiii_lcell_comb \diff_inst|wr_delay[3]~feeder (
// Equation(s):
// \diff_inst|wr_delay[3]~feeder_combout  = \diff_inst|wr_delay [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [2]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[3]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \diff_inst|wr_delay[3] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[3] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \diff_inst|wr_delay[4] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|wr_delay [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[4] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiii_lcell_comb \diff_inst|wr_delay[5]~feeder (
// Equation(s):
// \diff_inst|wr_delay[5]~feeder_combout  = \diff_inst|wr_delay [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [4]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[5]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \diff_inst|wr_delay[5] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[5] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \diff_inst|wr_delay[6] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|wr_delay [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[6] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneiii_lcell_comb \diff_inst|wr_delay[7]~feeder (
// Equation(s):
// \diff_inst|wr_delay[7]~feeder_combout  = \diff_inst|wr_delay [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [6]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[7]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \diff_inst|wr_delay[7] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[7] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneiii_lcell_comb \diff_inst|wr_delay[8]~feeder (
// Equation(s):
// \diff_inst|wr_delay[8]~feeder_combout  = \diff_inst|wr_delay [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [7]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[8]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \diff_inst|wr_delay[8] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[8] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneiii_lcell_comb \diff_inst|wr_delay[9]~feeder (
// Equation(s):
// \diff_inst|wr_delay[9]~feeder_combout  = \diff_inst|wr_delay [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [8]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[9]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \diff_inst|wr_delay[9] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[9] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneiii_lcell_comb \diff_inst|wr_delay[10]~feeder (
// Equation(s):
// \diff_inst|wr_delay[10]~feeder_combout  = \diff_inst|wr_delay [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [9]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[10]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \diff_inst|wr_delay[10] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[10] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \diff_inst|wr_delay[11] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|wr_delay [10]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[11] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiii_lcell_comb \diff_inst|WideAnd0~1 (
// Equation(s):
// \diff_inst|WideAnd0~1_combout  = (!\diff_inst|wr_delay [8] & (!\diff_inst|wr_delay [11] & (!\diff_inst|wr_delay [10] & !\diff_inst|wr_delay [9])))

	.dataa(\diff_inst|wr_delay [8]),
	.datab(\diff_inst|wr_delay [11]),
	.datac(\diff_inst|wr_delay [10]),
	.datad(\diff_inst|wr_delay [9]),
	.cin(gnd),
	.combout(\diff_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|WideAnd0~1 .lut_mask = 16'h0001;
defparam \diff_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneiii_lcell_comb \diff_inst|WideAnd0~3 (
// Equation(s):
// \diff_inst|WideAnd0~3_combout  = (!\diff_inst|wr_delay [0] & (!\diff_inst|wr_delay [1] & (!\diff_inst|wr_delay [3] & !\diff_inst|wr_delay [2])))

	.dataa(\diff_inst|wr_delay [0]),
	.datab(\diff_inst|wr_delay [1]),
	.datac(\diff_inst|wr_delay [3]),
	.datad(\diff_inst|wr_delay [2]),
	.cin(gnd),
	.combout(\diff_inst|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|WideAnd0~3 .lut_mask = 16'h0001;
defparam \diff_inst|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiii_lcell_comb \diff_inst|WideAnd0~2 (
// Equation(s):
// \diff_inst|WideAnd0~2_combout  = (!\diff_inst|wr_delay [4] & (!\diff_inst|wr_delay [6] & (!\diff_inst|wr_delay [5] & !\diff_inst|wr_delay [7])))

	.dataa(\diff_inst|wr_delay [4]),
	.datab(\diff_inst|wr_delay [6]),
	.datac(\diff_inst|wr_delay [5]),
	.datad(\diff_inst|wr_delay [7]),
	.cin(gnd),
	.combout(\diff_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|WideAnd0~2 .lut_mask = 16'h0001;
defparam \diff_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneiii_lcell_comb \diff_inst|wr_delay[12]~feeder (
// Equation(s):
// \diff_inst|wr_delay[12]~feeder_combout  = \diff_inst|wr_delay [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [11]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[12]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \diff_inst|wr_delay[12] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[12] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneiii_lcell_comb \diff_inst|wr_delay[13]~feeder (
// Equation(s):
// \diff_inst|wr_delay[13]~feeder_combout  = \diff_inst|wr_delay [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [12]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[13]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N7
dffeas \diff_inst|wr_delay[13] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[13] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneiii_lcell_comb \diff_inst|wr_delay[14]~feeder (
// Equation(s):
// \diff_inst|wr_delay[14]~feeder_combout  = \diff_inst|wr_delay [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\diff_inst|wr_delay [13]),
	.cin(gnd),
	.combout(\diff_inst|wr_delay[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|wr_delay[14]~feeder .lut_mask = 16'hFF00;
defparam \diff_inst|wr_delay[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N9
dffeas \diff_inst|wr_delay[14] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\diff_inst|wr_delay[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[14] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N23
dffeas \diff_inst|wr_delay[15] (
	.clk(!\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\diff_inst|wr_delay [14]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\diff_inst|wr_delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \diff_inst|wr_delay[15] .is_wysiwyg = "true";
defparam \diff_inst|wr_delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cycloneiii_lcell_comb \diff_inst|WideAnd0~0 (
// Equation(s):
// \diff_inst|WideAnd0~0_combout  = (!\diff_inst|wr_delay [12] & (!\diff_inst|wr_delay [14] & (!\diff_inst|wr_delay [15] & !\diff_inst|wr_delay [13])))

	.dataa(\diff_inst|wr_delay [12]),
	.datab(\diff_inst|wr_delay [14]),
	.datac(\diff_inst|wr_delay [15]),
	.datad(\diff_inst|wr_delay [13]),
	.cin(gnd),
	.combout(\diff_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|WideAnd0~0 .lut_mask = 16'h0001;
defparam \diff_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneiii_lcell_comb \diff_inst|WideAnd0~4 (
// Equation(s):
// \diff_inst|WideAnd0~4_combout  = (\diff_inst|WideAnd0~1_combout  & (\diff_inst|WideAnd0~3_combout  & (\diff_inst|WideAnd0~2_combout  & \diff_inst|WideAnd0~0_combout )))

	.dataa(\diff_inst|WideAnd0~1_combout ),
	.datab(\diff_inst|WideAnd0~3_combout ),
	.datac(\diff_inst|WideAnd0~2_combout ),
	.datad(\diff_inst|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\diff_inst|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \diff_inst|WideAnd0~4 .lut_mask = 16'h8000;
defparam \diff_inst|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N15
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5])))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout  = (!\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datad(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 .lut_mask = 16'h0040;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0_combout  = \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 .lut_mask = 16'hF0F0;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneiii_lcell_comb \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual (
// Equation(s):
// \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout  = (\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0_combout ) # ((\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (\sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout  & \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout )))

	.dataa(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(\sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.datac(\sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.datad(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0_combout ),
	.cin(gnd),
	.combout(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual .lut_mask = 16'hFF80;
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N7
dffeas \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y2_N0
cycloneiii_ram_block \singen1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\singen1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sin8bit.mif";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ALTSYNCRAM";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000000000000000000000000000000000000000000000001F4007C001E80079001DC0075001D00072001C4006F001B8006C001A800690019C006600190006300184005F00178005C0016C00590016000560015400530014800500013C004D00130004A0012400470011800450010C004200100003F000F8003C000E;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hC003A000E00037000D80034000CC0032000C4002F000B8002D000B0002A000A400280009C002600094002400088002100080001F00078001D00070001B0006800190006000170005800160005400140004C001200044001000040000F00038000D00034000C0002C000B00028000A0002400080002000070001C00060001800050001400040001000040000C00030000C00020000800020000400010000400010000400000000000000000000000000000000000000000000000000000000000000000000000400010000400010000400020000800020000C00030000C00040001000040001400050001800060001C000700020000800024000A00028000B000;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h2C000C00034000D00038000F0004000100004400120004C001400054001600058001700060001900068001B00070001D00078001F0008000210008800240009400260009C0028000A4002A000B0002D000B8002F000C40032000CC0034000D80037000E0003A000EC003C000F8003F0010000420010C004500118004700124004A00130004D0013C00500014800530015400560016000590016C005C00178005F0018400630019000660019C0069001A8006C001B8006F001C40072001D00075001DC0079001E8007C001F4007F0020400820021000850021C008900228008C00234008F0024000920025000950025C009800268009B00274009F0028000A200;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h28C00A50029800A8002A400AB002B000AE002BC00B1002C800B4002D400B7002E000B9002EC00BC002F800BF0030000C20030C00C40031800C70032000CA0032C00CC0033400CF0034000D10034800D40035400D60035C00D80036400DA0037000DD0037800DF0038000E10038800E30039000E50039800E7003A000E8003A400EA003AC00EC003B400EE003B800EF003C000F1003C400F2003CC00F3003D000F4003D400F6003D800F7003DC00F8003E000F9003E400FA003E800FA003EC00FB003EC00FC003F000FC003F400FD003F400FD003F400FE003F800FE003F800FE003F800FE003F800FE003F800FE003F800FE003F800FE003F400FD003F400FD0;
defparam \singen1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h03F400FC003F000FC003EC00FB003EC00FA003E800FA003E400F9003E000F8003DC00F7003D800F6003D400F4003D000F3003CC00F2003C400F1003C000EF003B800EE003B400EC003AC00EA003A400E8003A000E70039800E50039000E30038800E10038000DF0037800DD0037000DA0036400D80035C00D60035400D40034800D10034000CF0033400CC0032C00CA0032000C70031800C40030C00C20030000BF002F800BC002EC00B9002E000B7002D400B4002C800B1002BC00AE002B000AB002A400A80029800A50028C00A200280009F00274009B0026800980025C009500250009200240008F00234008C0022800890021C008500210008200204007F;
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiii_lcell_comb \spi_data_transm1|clkout~0 (
// Equation(s):
// \spi_data_transm1|clkout~0_combout  = \spi_data_transm1|clkout~q  $ (\clk_20k~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_data_transm1|clkout~q ),
	.datad(\clk_20k~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|clkout~0 .lut_mask = 16'h0FF0;
defparam \spi_data_transm1|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \spi_data_transm1|clkout (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|clkout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|clkout .is_wysiwyg = "true";
defparam \spi_data_transm1|clkout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneiii_lcell_comb \spi_data_transm1|clkout_prev~feeder (
// Equation(s):
// \spi_data_transm1|clkout_prev~feeder_combout  = \spi_data_transm1|clkout~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_data_transm1|clkout~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|clkout_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|clkout_prev~feeder .lut_mask = 16'hFF00;
defparam \spi_data_transm1|clkout_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N21
dffeas \spi_data_transm1|clkout_prev (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|clkout_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|clkout_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|clkout_prev .is_wysiwyg = "true";
defparam \spi_data_transm1|clkout_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneiii_lcell_comb \spi_data_transm1|spi_write~0 (
// Equation(s):
// \spi_data_transm1|spi_write~0_combout  = (\spi_data_transm1|clkout~q  & ((\spi_data_transm1|spi_write~q ) # (!\spi_data_transm1|clkout_prev~q ))) # (!\spi_data_transm1|clkout~q  & (\spi_data_transm1|spi_write~q  & !\spi_data_transm1|clkout_prev~q ))

	.dataa(gnd),
	.datab(\spi_data_transm1|clkout~q ),
	.datac(\spi_data_transm1|spi_write~q ),
	.datad(\spi_data_transm1|clkout_prev~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_write~0 .lut_mask = 16'hC0FC;
defparam \spi_data_transm1|spi_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \spi_data_transm1|spi_write (
	.clk(\cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_write .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneiii_lcell_comb \spi_data_transm1|spi_write_prev~feeder (
// Equation(s):
// \spi_data_transm1|spi_write_prev~feeder_combout  = \spi_data_transm1|spi_write~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\spi_data_transm1|spi_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_write_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_write_prev~feeder .lut_mask = 16'hF0F0;
defparam \spi_data_transm1|spi_write_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \spi_data_transm1|spi_write_prev (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_write_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_write_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_write_prev .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_write_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneiii_lcell_comb \spi_data_transm1|spi_state~43 (
// Equation(s):
// \spi_data_transm1|spi_state~43_combout  = (\spi_data_transm1|spi_write~q  & (!\spi_data_transm1|spi_state.00000~q  & !\spi_data_transm1|spi_write_prev~q ))

	.dataa(\spi_data_transm1|spi_write~q ),
	.datab(gnd),
	.datac(\spi_data_transm1|spi_state.00000~q ),
	.datad(\spi_data_transm1|spi_write_prev~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_state~43 .lut_mask = 16'h000A;
defparam \spi_data_transm1|spi_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \spi_data_transm1|spi_state.00001 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00001 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00001 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N27
dffeas \spi_data_transm1|spi_state.00010 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00010 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00010 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \spi_data_transm1|spi_state.00011 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00011 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00011 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N31
dffeas \spi_data_transm1|spi_state.00100 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00100 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00100 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N27
dffeas \spi_data_transm1|spi_state.00101 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00100~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00101 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00101 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N3
dffeas \spi_data_transm1|spi_state.00110 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00101~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00110 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00110 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N19
dffeas \spi_data_transm1|spi_state.00111 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.00110~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00111 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneiii_lcell_comb \spi_data_transm1|spi_state.01000~feeder (
// Equation(s):
// \spi_data_transm1|spi_state.01000~feeder_combout  = \spi_data_transm1|spi_state.00111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_data_transm1|spi_state.00111~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_state.01000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01000~feeder .lut_mask = 16'hFF00;
defparam \spi_data_transm1|spi_state.01000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \spi_data_transm1|spi_state.01000 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_state.01000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01000 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneiii_lcell_comb \spi_data_transm1|spi_state.01001~feeder (
// Equation(s):
// \spi_data_transm1|spi_state.01001~feeder_combout  = \spi_data_transm1|spi_state.01000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_data_transm1|spi_state.01000~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_state.01001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01001~feeder .lut_mask = 16'hFF00;
defparam \spi_data_transm1|spi_state.01001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \spi_data_transm1|spi_state.01001 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_state.01001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01001 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01001 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \spi_data_transm1|spi_state.01010 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01010 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01010 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \spi_data_transm1|spi_state.01011 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01011 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01011 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \spi_data_transm1|spi_state.01100 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01100 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01100 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \spi_data_transm1|spi_state.01101 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01100~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01101 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01101 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \spi_data_transm1|spi_state.01110 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01101~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01110 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneiii_lcell_comb \spi_data_transm1|spi_state.01111~feeder (
// Equation(s):
// \spi_data_transm1|spi_state.01111~feeder_combout  = \spi_data_transm1|spi_state.01110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_data_transm1|spi_state.01110~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_state.01111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01111~feeder .lut_mask = 16'hFF00;
defparam \spi_data_transm1|spi_state.01111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \spi_data_transm1|spi_state.01111 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_state.01111~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.01111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.01111 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.01111 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N17
dffeas \spi_data_transm1|spi_state.10000 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\spi_data_transm1|spi_state.01111~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.10000 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneiii_lcell_comb \spi_data_transm1|spi_state.10001~feeder (
// Equation(s):
// \spi_data_transm1|spi_state.10001~feeder_combout  = \spi_data_transm1|spi_state.10000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi_data_transm1|spi_state.10000~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|spi_state.10001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|spi_state.10001~feeder .lut_mask = 16'hFF00;
defparam \spi_data_transm1|spi_state.10001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \spi_data_transm1|spi_state.10001 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|spi_state.10001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.10001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.10001 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.10001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneiii_lcell_comb \spi_data_transm1|Selector0~0 (
// Equation(s):
// \spi_data_transm1|Selector0~0_combout  = (!\spi_data_transm1|spi_state.10001~q  & ((\spi_data_transm1|spi_state.00000~q ) # ((\spi_data_transm1|spi_write~q  & !\spi_data_transm1|spi_write_prev~q ))))

	.dataa(\spi_data_transm1|spi_write~q ),
	.datab(\spi_data_transm1|spi_state.10001~q ),
	.datac(\spi_data_transm1|spi_state.00000~q ),
	.datad(\spi_data_transm1|spi_write_prev~q ),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector0~0 .lut_mask = 16'h3032;
defparam \spi_data_transm1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \spi_data_transm1|spi_state.00000 (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_state.00000 .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_state.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneiii_lcell_comb \spi_data_transm1|Selector17~1 (
// Equation(s):
// \spi_data_transm1|Selector17~1_combout  = (\diff_inst|diff_1 [2] & ((\spi_data_transm1|spi_state.01110~q ) # ((\spi_data_transm1|spi_state.01101~q  & \diff_inst|diff_1 [3])))) # (!\diff_inst|diff_1 [2] & (\spi_data_transm1|spi_state.01101~q  & 
// ((\diff_inst|diff_1 [3]))))

	.dataa(\diff_inst|diff_1 [2]),
	.datab(\spi_data_transm1|spi_state.01101~q ),
	.datac(\spi_data_transm1|spi_state.01110~q ),
	.datad(\diff_inst|diff_1 [3]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~1 .lut_mask = 16'hECA0;
defparam \spi_data_transm1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneiii_lcell_comb \spi_data_transm1|Selector17~3 (
// Equation(s):
// \spi_data_transm1|Selector17~3_combout  = (\spi_data_transm1|spi_state.01001~q  & ((\diff_inst|diff_1 [7]) # ((\spi_data_transm1|spi_state.01010~q  & \diff_inst|diff_1 [6])))) # (!\spi_data_transm1|spi_state.01001~q  & 
// (((\spi_data_transm1|spi_state.01010~q  & \diff_inst|diff_1 [6]))))

	.dataa(\spi_data_transm1|spi_state.01001~q ),
	.datab(\diff_inst|diff_1 [7]),
	.datac(\spi_data_transm1|spi_state.01010~q ),
	.datad(\diff_inst|diff_1 [6]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~3 .lut_mask = 16'hF888;
defparam \spi_data_transm1|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneiii_lcell_comb \spi_data_transm1|Selector17~2 (
// Equation(s):
// \spi_data_transm1|Selector17~2_combout  = (\spi_data_transm1|spi_state.01011~q  & ((\diff_inst|diff_1 [5]) # ((\diff_inst|diff_1 [4] & \spi_data_transm1|spi_state.01100~q )))) # (!\spi_data_transm1|spi_state.01011~q  & (\diff_inst|diff_1 [4] & 
// (\spi_data_transm1|spi_state.01100~q )))

	.dataa(\spi_data_transm1|spi_state.01011~q ),
	.datab(\diff_inst|diff_1 [4]),
	.datac(\spi_data_transm1|spi_state.01100~q ),
	.datad(\diff_inst|diff_1 [5]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~2 .lut_mask = 16'hEAC0;
defparam \spi_data_transm1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneiii_lcell_comb \spi_data_transm1|Selector17~0 (
// Equation(s):
// \spi_data_transm1|Selector17~0_combout  = (\spi_data_transm1|spi_state.01111~q  & ((\diff_inst|diff_1 [1]) # ((\spi_data_transm1|spi_state.10000~q  & \diff_inst|diff_1 [0])))) # (!\spi_data_transm1|spi_state.01111~q  & (\spi_data_transm1|spi_state.10000~q 
//  & ((\diff_inst|diff_1 [0]))))

	.dataa(\spi_data_transm1|spi_state.01111~q ),
	.datab(\spi_data_transm1|spi_state.10000~q ),
	.datac(\diff_inst|diff_1 [1]),
	.datad(\diff_inst|diff_1 [0]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~0 .lut_mask = 16'hECA0;
defparam \spi_data_transm1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneiii_lcell_comb \spi_data_transm1|Selector17~4 (
// Equation(s):
// \spi_data_transm1|Selector17~4_combout  = (\spi_data_transm1|Selector17~1_combout ) # ((\spi_data_transm1|Selector17~3_combout ) # ((\spi_data_transm1|Selector17~2_combout ) # (\spi_data_transm1|Selector17~0_combout )))

	.dataa(\spi_data_transm1|Selector17~1_combout ),
	.datab(\spi_data_transm1|Selector17~3_combout ),
	.datac(\spi_data_transm1|Selector17~2_combout ),
	.datad(\spi_data_transm1|Selector17~0_combout ),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~4 .lut_mask = 16'hFFFE;
defparam \spi_data_transm1|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneiii_lcell_comb \spi_data_transm1|Selector17~8 (
// Equation(s):
// \spi_data_transm1|Selector17~8_combout  = (\spi_data_transm1|spi_state.00010~q  & ((\diff_inst|diff_1 [14]) # ((\spi_data_transm1|spi_state.00001~q  & \diff_inst|diff_1 [15])))) # (!\spi_data_transm1|spi_state.00010~q  & 
// (\spi_data_transm1|spi_state.00001~q  & ((\diff_inst|diff_1 [15]))))

	.dataa(\spi_data_transm1|spi_state.00010~q ),
	.datab(\spi_data_transm1|spi_state.00001~q ),
	.datac(\diff_inst|diff_1 [14]),
	.datad(\diff_inst|diff_1 [15]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~8_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~8 .lut_mask = 16'hECA0;
defparam \spi_data_transm1|Selector17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cycloneiii_lcell_comb \spi_data_transm1|Selector17~7 (
// Equation(s):
// \spi_data_transm1|Selector17~7_combout  = (\spi_data_transm1|spi_state.00100~q  & ((\diff_inst|diff_1 [12]) # ((\spi_data_transm1|spi_state.00011~q  & \diff_inst|diff_1 [13])))) # (!\spi_data_transm1|spi_state.00100~q  & 
// (\spi_data_transm1|spi_state.00011~q  & ((\diff_inst|diff_1 [13]))))

	.dataa(\spi_data_transm1|spi_state.00100~q ),
	.datab(\spi_data_transm1|spi_state.00011~q ),
	.datac(\diff_inst|diff_1 [12]),
	.datad(\diff_inst|diff_1 [13]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~7_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~7 .lut_mask = 16'hECA0;
defparam \spi_data_transm1|Selector17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneiii_lcell_comb \spi_data_transm1|Selector17~6 (
// Equation(s):
// \spi_data_transm1|Selector17~6_combout  = (\spi_data_transm1|spi_state.00110~q  & ((\diff_inst|diff_1 [10]) # ((\diff_inst|diff_1 [11] & \spi_data_transm1|spi_state.00101~q )))) # (!\spi_data_transm1|spi_state.00110~q  & (\diff_inst|diff_1 [11] & 
// (\spi_data_transm1|spi_state.00101~q )))

	.dataa(\spi_data_transm1|spi_state.00110~q ),
	.datab(\diff_inst|diff_1 [11]),
	.datac(\spi_data_transm1|spi_state.00101~q ),
	.datad(\diff_inst|diff_1 [10]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~6 .lut_mask = 16'hEAC0;
defparam \spi_data_transm1|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneiii_lcell_comb \spi_data_transm1|Selector17~5 (
// Equation(s):
// \spi_data_transm1|Selector17~5_combout  = (\diff_inst|diff_1 [9] & ((\spi_data_transm1|spi_state.00111~q ) # ((\spi_data_transm1|spi_state.01000~q  & \diff_inst|diff_1 [8])))) # (!\diff_inst|diff_1 [9] & (\spi_data_transm1|spi_state.01000~q  & 
// ((\diff_inst|diff_1 [8]))))

	.dataa(\diff_inst|diff_1 [9]),
	.datab(\spi_data_transm1|spi_state.01000~q ),
	.datac(\spi_data_transm1|spi_state.00111~q ),
	.datad(\diff_inst|diff_1 [8]),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~5 .lut_mask = 16'hECA0;
defparam \spi_data_transm1|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneiii_lcell_comb \spi_data_transm1|Selector17~9 (
// Equation(s):
// \spi_data_transm1|Selector17~9_combout  = (\spi_data_transm1|Selector17~8_combout ) # ((\spi_data_transm1|Selector17~7_combout ) # ((\spi_data_transm1|Selector17~6_combout ) # (\spi_data_transm1|Selector17~5_combout )))

	.dataa(\spi_data_transm1|Selector17~8_combout ),
	.datab(\spi_data_transm1|Selector17~7_combout ),
	.datac(\spi_data_transm1|Selector17~6_combout ),
	.datad(\spi_data_transm1|Selector17~5_combout ),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~9_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~9 .lut_mask = 16'hFFFE;
defparam \spi_data_transm1|Selector17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneiii_lcell_comb \spi_data_transm1|Selector17~10 (
// Equation(s):
// \spi_data_transm1|Selector17~10_combout  = (\spi_data_transm1|Selector17~4_combout ) # ((\spi_data_transm1|Selector17~9_combout ) # ((!\spi_data_transm1|spi_state.00000~q  & \spi_data_transm1|spi_mosi~q )))

	.dataa(\spi_data_transm1|spi_state.00000~q ),
	.datab(\spi_data_transm1|Selector17~4_combout ),
	.datac(\spi_data_transm1|spi_mosi~q ),
	.datad(\spi_data_transm1|Selector17~9_combout ),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector17~10_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector17~10 .lut_mask = 16'hFFDC;
defparam \spi_data_transm1|Selector17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \spi_data_transm1|spi_mosi (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|Selector17~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_mosi .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_mosi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneiii_lcell_comb \spi_data_transm1|Selector18~0 (
// Equation(s):
// \spi_data_transm1|Selector18~0_combout  = (!\spi_data_transm1|spi_state.10001~q  & ((\spi_data_transm1|spi_state.00001~q ) # (\spi_data_transm1|spi_ss~q )))

	.dataa(\spi_data_transm1|spi_state.00001~q ),
	.datab(\spi_data_transm1|spi_state.10001~q ),
	.datac(\spi_data_transm1|spi_ss~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi_data_transm1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi_data_transm1|Selector18~0 .lut_mask = 16'h3232;
defparam \spi_data_transm1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \spi_data_transm1|spi_ss (
	.clk(!\cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\spi_data_transm1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_data_transm1|spi_ss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi_data_transm1|spi_ss .is_wysiwyg = "true";
defparam \spi_data_transm1|spi_ss .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
