INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:22:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.530ns period=7.060ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.530ns period=7.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.060ns  (clk rise@7.060ns - clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.233ns (32.796%)  route 4.576ns (67.204%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.543 - 7.060 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2302, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y135        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, routed)          0.450     1.174    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X37Y136        LUT5 (Prop_lut5_I0_O)        0.043     1.217 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.217    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.468 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.468    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.517 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.517    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.566 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.566    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.615 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.615    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.760 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=32, routed)          0.474     2.234    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X38Y136        LUT4 (Prop_lut4_I1_O)        0.120     2.354 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_68/O
                         net (fo=1, routed)           0.444     2.798    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_68_n_0
    SLICE_X38Y138        LUT6 (Prop_lut6_I4_O)        0.043     2.841 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_42/O
                         net (fo=1, routed)           0.175     3.016    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_42_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I5_O)        0.043     3.059 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.296     3.355    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X39Y141        LUT4 (Prop_lut4_I1_O)        0.043     3.398 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11/O
                         net (fo=12, routed)          0.284     3.682    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11_n_0
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.725 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.334     4.059    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X36Y142        LUT3 (Prop_lut3_I1_O)        0.043     4.102 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.450     4.552    load1/data_tehb/control/ltOp_carry
    SLICE_X22Y142        LUT6 (Prop_lut6_I4_O)        0.043     4.595 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.098     4.694    addf0/operator/DI[3]
    SLICE_X23Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.878 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.878    addf0/operator/ltOp_carry_n_0
    SLICE_X23Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.927 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.927    addf0/operator/ltOp_carry__0_n_0
    SLICE_X23Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.976 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.976    addf0/operator/ltOp_carry__1_n_0
    SLICE_X23Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.025 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.025    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y146        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.152 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.317     5.468    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y147        LUT2 (Prop_lut2_I0_O)        0.140     5.608 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.608    addf0/operator/ps_c1_reg[3][1]
    SLICE_X23Y147        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.249     5.857 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.405     6.262    addf0/operator/RightShifterComponent/O[2]
    SLICE_X22Y148        LUT4 (Prop_lut4_I3_O)        0.120     6.382 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.193     6.575    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X23Y150        LUT5 (Prop_lut5_I0_O)        0.043     6.618 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.348     6.965    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X37Y150        LUT3 (Prop_lut3_I1_O)        0.043     7.008 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.308     7.317    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y149        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.060     7.060 r  
                                                      0.000     7.060 r  clk (IN)
                         net (fo=2302, unset)         0.483     7.543    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y149        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.543    
                         clock uncertainty           -0.035     7.507    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.295     7.212    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.212    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 -0.104    




