
*** Running vivado
    with args -log comp_fft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source comp_fft.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source comp_fft.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 320.008 ; gain = 84.324
INFO: [Synth 8-638] synthesizing module 'comp_fft' [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'comp_fft' (52#1) [d:/UNI/TFG/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 601.629 ; gain = 365.945
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 601.629 ; gain = 365.945
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 816.711 ; gain = 8.184
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:18 . Memory (MB): peak = 816.711 ; gain = 581.027
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 836.016 ; gain = 600.332
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:27 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 856.199 ; gain = 620.516
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 856.199 ; gain = 620.516

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     1|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     8|
|4     |LUT1       |    31|
|5     |LUT2       |   636|
|6     |LUT3       |  1601|
|7     |LUT4       |   493|
|8     |LUT5       |    22|
|9     |LUT6       |   121|
|10    |MUXCY      |  1093|
|11    |MUXF7      |    42|
|12    |RAM64X1S   |    32|
|13    |RAMB18E1   |     4|
|14    |RAMB18E1_1 |     1|
|15    |SRL16E     |   992|
|16    |SRLC32E    |   144|
|17    |XORCY      |  1068|
|18    |FD         |     5|
|19    |FDE        |   436|
|20    |FDR        |     7|
|21    |FDRE       |  4182|
|22    |FDSE       |     7|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 856.199 ; gain = 620.516
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 857.465 ; gain = 624.836
