<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5_class1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669723775" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1669723775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670158109" xil_pn:in_ck="-3383408407342157891" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670158109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P5_code/Comparator.v"/>
      <outfile xil_pn:name="P5_code/DecodeReg.v"/>
      <outfile xil_pn:name="P5_code/ExecuteReg.v"/>
      <outfile xil_pn:name="P5_code/FetchReg.v"/>
      <outfile xil_pn:name="P5_code/MUX.v"/>
      <outfile xil_pn:name="P5_code/MemOp.v"/>
      <outfile xil_pn:name="P5_code/MemoryReg.v"/>
      <outfile xil_pn:name="P5_code/PCcalculate.v"/>
      <outfile xil_pn:name="P5_code/WriteBackReg.v"/>
      <outfile xil_pn:name="P5_code/adder.v"/>
      <outfile xil_pn:name="P5_code/alu.v"/>
      <outfile xil_pn:name="P5_code/controller.v"/>
      <outfile xil_pn:name="P5_code/datpath1.v"/>
      <outfile xil_pn:name="P5_code/dm.v"/>
      <outfile xil_pn:name="P5_code/extender.v"/>
      <outfile xil_pn:name="P5_code/grf.v"/>
      <outfile xil_pn:name="P5_code/im.v"/>
      <outfile xil_pn:name="P5_code/mips.v"/>
      <outfile xil_pn:name="P5_code/name.v"/>
      <outfile xil_pn:name="P5_code/pc.v"/>
      <outfile xil_pn:name="P5_code/shifter_2bit.v"/>
      <outfile xil_pn:name="P5_code/test.v"/>
    </transform>
    <transform xil_pn:end_ts="1669723789" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1669723789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669723789" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6098524771441189131" xil_pn:start_ts="1669723789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669723789" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4296700638741823474" xil_pn:start_ts="1669723789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670158109" xil_pn:in_ck="-3383408407342157891" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670158109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P5_code/Comparator.v"/>
      <outfile xil_pn:name="P5_code/DecodeReg.v"/>
      <outfile xil_pn:name="P5_code/ExecuteReg.v"/>
      <outfile xil_pn:name="P5_code/FetchReg.v"/>
      <outfile xil_pn:name="P5_code/MUX.v"/>
      <outfile xil_pn:name="P5_code/MemOp.v"/>
      <outfile xil_pn:name="P5_code/MemoryReg.v"/>
      <outfile xil_pn:name="P5_code/PCcalculate.v"/>
      <outfile xil_pn:name="P5_code/WriteBackReg.v"/>
      <outfile xil_pn:name="P5_code/adder.v"/>
      <outfile xil_pn:name="P5_code/alu.v"/>
      <outfile xil_pn:name="P5_code/controller.v"/>
      <outfile xil_pn:name="P5_code/datpath1.v"/>
      <outfile xil_pn:name="P5_code/dm.v"/>
      <outfile xil_pn:name="P5_code/extender.v"/>
      <outfile xil_pn:name="P5_code/grf.v"/>
      <outfile xil_pn:name="P5_code/im.v"/>
      <outfile xil_pn:name="P5_code/mips.v"/>
      <outfile xil_pn:name="P5_code/name.v"/>
      <outfile xil_pn:name="P5_code/pc.v"/>
      <outfile xil_pn:name="P5_code/shifter_2bit.v"/>
      <outfile xil_pn:name="P5_code/test.v"/>
    </transform>
    <transform xil_pn:end_ts="1670158110" xil_pn:in_ck="-3383408407342157891" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5721210994899144723" xil_pn:start_ts="1670158109">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670158102" xil_pn:in_ck="4140465173363612911" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4981452381234523536" xil_pn:start_ts="1670158100">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
