 
cpldfit:  version L.33                              Xilinx Inc.
                                  Fitter Report
Design Name: main                                Date:  9-25-2012, 10:21AM
Device Used: XC95288XL-6-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
167/288 ( 58%) 456 /1440 ( 32%) 371/864 ( 43%)   99 /288 ( 34%) 116/117 ( 99%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           8/18       41/54       40/90       8/ 8*
FB2           7/18       26/54       27/90      10/10*
FB3           2/18        2/54        2/90       4/ 5
FB4           0/18        0/54        0/90       6/ 6*
FB5           8/18       25/54       23/90       8/ 8*
FB6          17/18       25/54       51/90       8/ 8*
FB7           6/18       26/54       23/90       4/ 4*
FB8          12/18       25/54       31/90       5/ 5*
FB9          12/18       25/54       23/90       9/ 9*
FB10         12/18       25/54       28/90      10/10*
FB11         18/18*      25/54       46/90       7/ 7*
FB12         17/18       25/54       31/90       6/ 6*
FB13          8/18       25/54       18/90       6/ 6*
FB14         12/18       25/54       26/90       8/ 8*
FB15         17/18       26/54       57/90       9/ 9*
FB16         11/18       25/54       30/90       8/ 8*
             -----       -----       -----      -----    
            167/288     371/864     456/1440   116/117

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK_OSC' mapped onto global clock net GCK1.
Signal 'CLK_CPU' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :   109     109
Output        :   52          52    |  GCK/IO           :     2       3
Bidirectional :   28          28    |  GTS/IO           :     4       4
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total    116         116

** Power Data **

There are 167 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld:1007 - Removing unused input(s) 'RSV_GCK2'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 80 Outputs **

Signal                                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                          Pts   Inps          No.  Type    Use     Mode Rate State
D_CPU<7>                                      5     13    FB1_5   20   I/O     I/O     STD  FAST 
D_CPU<6>                                      5     13    FB1_6   21   I/O     I/O     STD  FAST 
D_CPU<5>                                      5     13    FB1_8   22   I/O     I/O     STD  FAST 
D_CPU<4>                                      5     13    FB1_10  23   I/O     I/O     STD  FAST 
D_CPU<3>                                      5     13    FB1_12  24   I/O     I/O     STD  FAST 
D_CPU<2>                                      5     13    FB1_14  25   I/O     I/O     STD  FAST 
D_CPU<1>                                      5     13    FB1_15  26   I/O     I/O     STD  FAST 
D_CPU<0>                                      5     13    FB1_17  27   I/O     I/O     STD  FAST 
WAIT_CPU                                      3     6     FB5_14  41   I/O     I/O     STD  FAST 
BUS_REQ_CPU                                   1     3     FB5_15  43   I/O     I/O     STD  FAST 
INT_CPU                                       1     3     FB5_17  44   I/O     I/O     STD  FAST 
A_EX<6>                                       2     3     FB6_2   135  I/O     O       STD  FAST 
A_EX<5>                                       2     3     FB6_3   136  I/O     O       STD  FAST 
A_EX<4>                                       2     3     FB6_5   137  I/O     O       STD  FAST 
A_EX<3>                                       2     3     FB6_6   138  I/O     O       STD  FAST 
A_EX<2>                                       2     3     FB6_8   139  I/O     O       STD  FAST 
A_EX<1>                                       2     3     FB6_10  140  I/O     O       STD  FAST 
A_EX<0>                                       2     3     FB6_14  142  I/O     O       STD  FAST 
RESET_CPU                                     1     2     FB6_15  143  GSR/I/O O       STD  FAST 
NMI_CPU                                       1     3     FB7_12  48   I/O     I/O     STD  FAST 
PIO<0>                                        1     1     FB7_15  49   I/O     I/O     STD  FAST 
A_EX<11>                                      2     3     FB8_2   130  I/O     O       STD  FAST 
A_EX<10>                                      2     3     FB8_3   131  I/O     O       STD  FAST 
A_EX<9>                                       2     3     FB8_5   132  I/O     O       STD  FAST 
A_EX<8>                                       2     3     FB8_8   133  I/O     O       STD  FAST 
A_EX<7>                                       2     3     FB8_10  134  I/O     O       STD  FAST 
PIO<1>                                        1     1     FB9_2   50   I/O     I/O     STD  FAST 
PIO<2>                                        1     1     FB9_3   51   I/O     I/O     STD  FAST 
PIO<3>                                        1     1     FB9_5   52   I/O     I/O     STD  FAST 
PIO<4>                                        1     1     FB9_6   53   I/O     I/O     STD  FAST 
PIO<5>                                        1     1     FB9_8   54   I/O     I/O     STD  FAST 
PIO<6>                                        1     1     FB9_11  56   I/O     I/O     STD  FAST 
PIO<7>                                        1     1     FB9_12  57   I/O     I/O     STD  FAST 
DEBUG_6                                       2     2     FB9_14  58   I/O     O       STD  FAST SET
DEBUG_7                                       2     2     FB9_17  59   I/O     O       STD  FAST SET
D_EX<5>                                       2     5     FB10_2  117  I/O     I/O     STD  FAST 
D_EX<4>                                       2     5     FB10_3  118  I/O     I/O     STD  FAST 
D_EX<3>                                       2     5     FB10_5  119  I/O     I/O     STD  FAST 
D_EX<2>                                       2     5     FB10_6  120  I/O     I/O     STD  FAST 
D_EX<1>                                       2     5     FB10_8  121  I/O     I/O     STD  FAST 

Signal                                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                          Pts   Inps          No.  Type    Use     Mode Rate State
D_EX<0>                                       2     5     FB10_10 124  I/O     I/O     STD  FAST 
A_EX<15>                                      2     3     FB10_11 125  I/O     O       STD  FAST 
A_EX<14>                                      2     3     FB10_12 126  I/O     O       STD  FAST 
A_EX<13>                                      2     3     FB10_14 128  I/O     O       STD  FAST 
A_EX<12>                                      2     3     FB10_17 129  I/O     O       STD  FAST 
DEBUG_8                                       2     2     FB11_3  60   I/O     O       STD  FAST SET
DEBUG_9                                       2     2     FB11_5  61   I/O     O       STD  FAST SET
DEBUG_10                                      2     2     FB11_10 64   I/O     O       STD  FAST SET
IEI_EX                                        2     3     FB12_8  113  I/O     O       STD  FAST 
D_EX<7>                                       2     5     FB12_10 115  I/O     I/O     STD  FAST 
D_EX<6>                                       2     5     FB12_12 116  I/O     I/O     STD  FAST 
DEBUG_11                                      2     2     FB13_2  71   I/O     O       STD  FAST SET
DEBUG_5                                       2     2     FB13_8  74   I/O     O       STD  FAST SET
DEBUG_4                                       2     2     FB13_11 75   I/O     O       STD  FAST SET
DEBUG_3                                       2     2     FB13_14 76   I/O     O       STD  FAST SET
DEBUG_2                                       1     1     FB13_15 77   I/O     O       STD  FAST 
DEBUG_1                                       1     1     FB13_17 78   I/O     O       STD  FAST 
HALT_EX                                       1     3     FB14_6  102  I/O     O       STD  FAST 
RFSH_EX                                       1     3     FB14_8  103  I/O     O       STD  FAST 
WR_EX                                         1     3     FB14_10 104  I/O     O       STD  FAST 
RD_EX                                         1     3     FB14_11 105  I/O     O       STD  FAST 
IO_REQ_EX                                     1     3     FB14_14 106  I/O     O       STD  FAST 
MEM_REQ_EX                                    1     3     FB14_15 107  I/O     O       STD  FAST 
DEBUG_0                                       1     1     FB15_2  79   I/O     O       STD  FAST 
SEG_OUT<6>                                    3     4     FB15_3  80   I/O     O       STD  FAST 
SEG_OUT<5>                                    4     4     FB15_8  81   I/O     O       STD  FAST 
SEG_OUT<4>                                    3     4     FB15_10 82   I/O     O       STD  FAST 
SEG_OUT<3>                                    4     4     FB15_11 83   I/O     O       STD  FAST 
SEG_OUT<2>                                    3     4     FB15_12 85   I/O     O       STD  FAST 
SEG_OUT<1>                                    4     4     FB15_14 86   I/O     O       STD  FAST 
SEG_OUT<0>                                    4     4     FB15_15 87   I/O     O       STD  FAST 
AC_SEL<3>                                     2     4     FB15_17 88   I/O     O       STD  FAST SET
AC_SEL<2>                                     2     4     FB16_2  91   I/O     O       STD  FAST SET
AC_SEL<1>                                     2     4     FB16_3  92   I/O     O       STD  FAST SET
AC_SEL<5>                                     2     4     FB16_5  93   I/O     O       STD  FAST SET
AC_SEL<0>                                     2     4     FB16_6  94   I/O     O       STD  FAST SET
AC_SEL<4>                                     2     4     FB16_8  95   I/O     O       STD  FAST SET
M1_EX                                         1     3     FB16_10 96   I/O     O       STD  FAST 
CLK_EX                                        1     1     FB16_11 97   I/O     O       STD  FAST 
BUS_ACK_EX                                    2     3     FB16_12 98   I/O     O       STD  FAST 

** 87 Buried Nodes **

Signal                                        Total Total Loc     Pwr  Reg Init
Name                                          Pts   Inps          Mode State
dec_in<3>                                     13    17    FB2_1   STD  RESET
edge_nmi                                      2     2     FB2_12  STD  RESET
edge_int                                      2     2     FB2_13  STD  RESET
ed9/ct<0>                                     2     2     FB2_14  STD  RESET
ed8/ct<0>                                     2     2     FB2_15  STD  RESET
ed9/ct<1>                                     3     3     FB2_16  STD  RESET
ed8/ct<1>                                     3     3     FB2_17  STD  RESET
ps/ct<2>                                      1     2     FB3_17  STD  RESET
ps/ct<1>                                      1     1     FB3_18  STD  RESET
WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST  2     5     FB5_11  STD  
rf/out_reg<7>                                 4     15    FB5_12  STD  SET
rf/out_reg<23>                                4     15    FB5_13  STD  SET
rf/out_reg<16>                                4     15    FB5_16  STD  SET
rf/out_reg<15>                                4     15    FB5_18  STD  SET
rf/out_reg<6>                                 4     15    FB6_4   STD  SET
rf/out_reg<5>                                 4     15    FB6_7   STD  SET
rf/out_reg<4>                                 4     15    FB6_9   STD  SET
rf/out_reg<22>                                4     15    FB6_11  STD  SET
rf/out_reg<21>                                4     15    FB6_12  STD  SET
rf/out_reg<20>                                4     15    FB6_13  STD  SET
rf/out_reg<14>                                4     15    FB6_16  STD  SET
rf/out_reg<13>                                4     15    FB6_17  STD  SET
rf/out_reg<12>                                4     15    FB6_18  STD  SET
ed6/ct<1>                                     3     3     FB7_2   STD  RESET
ed6/ct<0>                                     2     2     FB7_14  STD  RESET
ed7/ct<1>                                     3     3     FB7_16  STD  RESET
dec_in<2>                                     13    17    FB7_18  STD  RESET
ed0/ct<0>                                     2     2     FB8_12  STD  RESET
rf/read_en<2>                                 3     14    FB8_13  STD  SET
rf/read_en<1>                                 3     14    FB8_14  STD  SET
db2/count<2>                                  3     5     FB8_15  STD  RESET
db2/count<1>                                  3     5     FB8_16  STD  RESET
db2/count<0>                                  3     4     FB8_17  STD  RESET
D_CPU<7>_MLTSRCEDGE/D_CPU<7>_MLTSRCEDGE_TRST  4     8     FB8_18  STD  
rf/out_reg<2>                                 4     15    FB9_15  STD  SET
rf/out_reg<1>                                 4     15    FB9_16  STD  SET
rf/out_reg<17>                                4     15    FB9_18  STD  SET
rf/out_reg<10>                                4     15    FB10_16 STD  SET
rf/out_reg<0>                                 4     15    FB10_18 STD  SET
ed5/ct<0>                                     2     2     FB11_1  STD  RESET

Signal                                        Total Total Loc     Pwr  Reg Init
Name                                          Pts   Inps          Mode State
ed4/ct<0>                                     2     2     FB11_2  STD  RESET
ed3/ct<0>                                     2     2     FB11_4  STD  RESET
ed2/ct<0>                                     2     2     FB11_6  STD  RESET
ed11/ct<0>                                    2     2     FB11_7  STD  RESET
ed5/ct<1>                                     3     3     FB11_8  STD  RESET
ed4/ct<1>                                     3     3     FB11_9  STD  RESET
ed3/ct<1>                                     3     3     FB11_11 STD  RESET
ed2/ct<1>                                     3     3     FB11_12 STD  RESET
ed11/ct<1>                                    3     3     FB11_13 STD  RESET
ed10/ct<1>                                    3     3     FB11_14 STD  RESET
ed0/ct<1>                                     3     3     FB11_15 STD  RESET
db3/count<2>                                  3     5     FB11_16 STD  RESET
db3/count<1>                                  3     5     FB11_17 STD  RESET
db3/count<0>                                  3     4     FB11_18 STD  RESET
ps/ct<8>                                      1     8     FB12_2  STD  RESET
ps/ct<7>                                      1     7     FB12_3  STD  RESET
ps/ct<6>                                      1     6     FB12_4  STD  RESET
ps/ct<4>                                      1     4     FB12_5  STD  RESET
ps/ct<3>                                      1     3     FB12_6  STD  RESET
clk_ed                                        1     9     FB12_7  STD  RESET
clk_digit                                     1     5     FB12_9  STD  RESET
edge_iei                                      2     2     FB12_11 STD  RESET
ed10/ct<0>                                    2     2     FB12_13 STD  RESET
ed1/ct<0>                                     2     2     FB12_14 STD  RESET
ed1/ct<1>                                     3     3     FB12_15 STD  RESET
db1/count<2>                                  3     5     FB12_16 STD  RESET
db1/count<1>                                  3     5     FB12_17 STD  RESET
db1/count<0>                                  3     4     FB12_18 STD  RESET
rf/out_reg<19>                                4     15    FB13_16 STD  SET
rf/out_reg<11>                                4     15    FB13_18 STD  SET
$OpTx$$OpTx$FX_DC$108_INV$140                 1     2     FB14_9  STD  
rf/read_en<0>                                 3     14    FB14_12 STD  SET
rf/out_reg<9>                                 4     15    FB14_13 STD  SET
rf/out_reg<8>                                 4     15    FB14_16 STD  SET
rf/out_reg<3>                                 4     15    FB14_17 STD  SET
rf/out_reg<18>                                4     15    FB14_18 STD  SET
digit<0>                                      1     1     FB15_4  STD  RESET
ed7/ct<0>                                     2     2     FB15_5  STD  RESET
digit<2>                                      2     3     FB15_6  STD  RESET
digit<1>                                      2     2     FB15_7  STD  RESET

Signal                                        Total Total Loc     Pwr  Reg Init
Name                                          Pts   Inps          Mode State
db0/count<2>                                  3     5     FB15_9  STD  RESET
db0/count<1>                                  3     5     FB15_13 STD  RESET
db0/count<0>                                  3     4     FB15_16 STD  RESET
dec_in<0>                                     13    17    FB15_18 STD  RESET
ps/ct<0>                                      0     0     FB16_1  STD  RESET
wait_stepper                                  3     5     FB16_16 STD  SET
dec_in<1>                                     13    17    FB16_18 STD  RESET

** 36 Inputs **

Signal                                        Loc     Pin  Pin     Pin     
Name                                                  No.  Type    Use     
A_CPU<9>                                      FB2_2   9    I/O     I
A_CPU<8>                                      FB2_3   10   I/O     I
A_CPU<7>                                      FB2_5   11   I/O     I
A_CPU<6>                                      FB2_6   12   I/O     I
A_CPU<5>                                      FB2_8   13   I/O     I
A_CPU<4>                                      FB2_10  14   I/O     I
A_CPU<3>                                      FB2_12  15   I/O     I
A_CPU<2>                                      FB2_14  16   I/O     I
A_CPU<1>                                      FB2_15  17   I/O     I
A_CPU<0>                                      FB2_17  19   I/O     I
M1_CPU                                        FB3_2   28   I/O     I
CLK_OSC                                       FB3_10  30   GCK/I/O GCK
MEM_REQ_CPU                                   FB3_12  31   I/O     I
RD_CPU                                        FB3_15  33   I/O     I
A_CPU<15>                                     FB4_2   2    GTS/I/O I
A_CPU<14>                                     FB4_5   3    GTS/I/O I
A_CPU<13>                                     FB4_6   4    I/O     I
A_CPU<12>                                     FB4_8   5    GTS/I/O I
A_CPU<11>                                     FB4_12  6    GTS/I/O I
A_CPU<10>                                     FB4_14  7    I/O     I
WR_CPU                                        FB5_2   34   I/O     I
IO_REQ_CPU                                    FB5_5   35   I/O     I
CLK_CPU                                       FB5_8   38   GCK/I/O GCK/I
RFSH_CPU                                      FB5_10  39   I/O     I
HALT_CPU                                      FB5_12  40   I/O     I
BUS_ACK_CPU                                   FB7_3   45   I/O     I
IEI_CPU                                       FB7_5   46   I/O     I
rsv_300                                       FB11_11 66   I/O     I
SWITCH<2>                                     FB11_12 68   I/O     I
SWITCH<1>                                     FB11_14 69   I/O     I
SWITCH<0>                                     FB11_17 70   I/O     I
RESET_EX                                      FB12_2  110  I/O     I
NMI_EX                                        FB12_3  111  I/O     I
INT_EX                                        FB12_5  112  I/O     I
BUS_REQ_EX                                    FB14_3  100  I/O     I
WAIT_EX                                       FB14_5  101  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2         (b)     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
D_CPU<7>              5       0     0   0     FB1_5   20    I/O     I/O
D_CPU<6>              5       0     0   0     FB1_6   21    I/O     I/O
(unused)              0       0     0   5     FB1_7         (b)     
D_CPU<5>              5       0     0   0     FB1_8   22    I/O     I/O
(unused)              0       0     0   5     FB1_9         (b)     
D_CPU<4>              5       0     0   0     FB1_10  23    I/O     I/O
(unused)              0       0     0   5     FB1_11        (b)     
D_CPU<3>              5       0     0   0     FB1_12  24    I/O     I/O
(unused)              0       0     0   5     FB1_13        (b)     
D_CPU<2>              5       0     0   0     FB1_14  25    I/O     I/O
D_CPU<1>              5       0     0   0     FB1_15  26    I/O     I/O
(unused)              0       0     0   5     FB1_16        (b)     
D_CPU<0>              5       0     0   0     FB1_17  27    I/O     I/O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: A_CPU<7>                                      15: D_EX<7>.PIN       29: rf/out_reg<16> 
  2: D_CPU<7>_MLTSRCEDGE/D_CPU<7>_MLTSRCEDGE_TRST  16: D_EX<6>.PIN       30: rf/out_reg<17> 
  3: IO_REQ_CPU                                    17: D_EX<5>.PIN       31: rf/out_reg<18> 
  4: D_EX<2>.PIN                                   18: D_EX<4>.PIN       32: rf/out_reg<19> 
  5: D_EX<1>.PIN                                   19: D_EX<3>.PIN       33: rf/out_reg<20> 
  6: D_EX<0>.PIN                                   20: RD_CPU            34: rf/out_reg<21> 
  7: PIO<7>.PIN                                    21: RESET_EX          35: rf/out_reg<22> 
  8: PIO<6>.PIN                                    22: db2/count<2>      36: rf/out_reg<23> 
  9: PIO<5>.PIN                                    23: rf/out_reg<10>    37: rf/out_reg<8> 
 10: PIO<4>.PIN                                    24: rf/out_reg<11>    38: rf/out_reg<9> 
 11: PIO<3>.PIN                                    25: rf/out_reg<12>    39: rf/read_en<0> 
 12: PIO<2>.PIN                                    26: rf/out_reg<13>    40: rf/read_en<1> 
 13: PIO<1>.PIN                                    27: rf/out_reg<14>    41: rf/read_en<2> 
 14: PIO<0>.PIN                                    28: rf/out_reg<15>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
D_CPU<7>             XXX...X.......X....XXX.....X.......X..XXX......... 13
D_CPU<6>             XXX....X.......X...XXX....X.......X...XXX......... 13
D_CPU<5>             XXX.....X.......X..XXX...X.......X....XXX......... 13
D_CPU<4>             XXX......X.......X.XXX..X.......X.....XXX......... 13
D_CPU<3>             XXX.......X.......XXXX.X.......X......XXX......... 13
D_CPU<2>             XXXX.......X.......XXXX.......X.......XXX......... 13
D_CPU<1>             XXX.X.......X......XXX.......X.......XXXX......... 13
D_CPU<0>             XXX..X.......X.....XXX......X.......X.XXX......... 13
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
dec_in<3>            13       8<-   0   0     FB2_1         (b)     (b)
(unused)              0       0   /\3   2     FB2_2   9     I/O     I
(unused)              0       0     0   5     FB2_3   10    I/O     I
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   11    I/O     I
(unused)              0       0     0   5     FB2_6   12    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   13    I/O     I
(unused)              0       0     0   5     FB2_9         (b)     
(unused)              0       0     0   5     FB2_10  14    I/O     I
(unused)              0       0     0   5     FB2_11        (b)     
edge_nmi              2       0     0   3     FB2_12  15    I/O     I
edge_int              2       0     0   3     FB2_13        (b)     (b)
ed9/ct<0>             2       0     0   3     FB2_14  16    I/O     I
ed8/ct<0>             2       0     0   3     FB2_15  17    I/O     I
ed9/ct<1>             3       0     0   2     FB2_16        (b)     (b)
ed8/ct<1>             3       0     0   2     FB2_17  19    I/O     I
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<11>         10: PIO<3>.PIN        19: ed5/ct<1> 
  2: A_CPU<15>         11: NMI_CPU.PIN       20: ed6/ct<1> 
  3: A_CPU<3>          12: INT_CPU.PIN       21: ed8/ct<0> 
  4: A_CPU<7>          13: clk_digit         22: ed9/ct<0> 
  5: DEBUG_8           14: clk_ed            23: rf/out_reg<11> 
  6: DEBUG_9           15: db0/count<2>      24: rf/out_reg<15> 
  7: D_CPU<3>.PIN      16: digit<0>          25: rf/out_reg<19> 
  8: D_CPU<7>.PIN      17: digit<1>          26: rf/out_reg<23> 
  9: PIO<7>.PIN        18: digit<2>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
dec_in<3>            XXXX..XXXX..X.XXXX....XXXX.............. 17
edge_nmi             ..........X........X.................... 2
edge_int             ...........X......X..................... 2
ed9/ct<0>            .....X.......X.......................... 2
ed8/ct<0>            ....X........X.......................... 2
ed9/ct<1>            .....X.......X.......X.................. 3
ed8/ct<1>            ....X........X......X................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   28    I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5         (b)     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8         (b)     
(unused)              0       0     0   5     FB3_9         (b)     
(unused)              0       0     0   5     FB3_10  30    GCK/I/O GCK
(unused)              0       0     0   5     FB3_11        (b)     
(unused)              0       0     0   5     FB3_12  31    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    GCK/I/O 
(unused)              0       0     0   5     FB3_15  33    I/O     I
(unused)              0       0     0   5     FB3_16        (b)     
ps/ct<2>              1       0     0   4     FB3_17        (b)     (b)
ps/ct<1>              1       0     0   4     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ps/ct<0>           2: ps/ct<1>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ps/ct<2>             XX...................................... 2
ps/ct<1>             X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   2     GTS/I/O I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   3     GTS/I/O I
(unused)              0       0     0   5     FB4_6   4     I/O     I
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   5     GTS/I/O I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11        (b)     
(unused)              0       0     0   5     FB4_12  6     GTS/I/O I
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  7     I/O     I
(unused)              0       0     0   5     FB4_15        (b)     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17        (b)     
(unused)              0       0     0   5     FB4_18        (b)     
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   34    I/O     I
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   35    I/O     I
(unused)              0       0     0   5     FB5_6         (b)     
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   38    GCK/I/O GCK/I
(unused)              0       0     0   5     FB5_9         (b)     
(unused)              0       0     0   5     FB5_10  39    I/O     I
WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST
                      2       0     0   3     FB5_11        (b)     (b)
rf/out_reg<7>         4       0     0   1     FB5_12  40    I/O     I
rf/out_reg<23>        4       0     0   1     FB5_13        (b)     (b)
WAIT_CPU              3       0     0   2     FB5_14  41    I/O     I/O
BUS_REQ_CPU           1       0     0   4     FB5_15  43    I/O     I/O
rf/out_reg<16>        4       0     0   1     FB5_16        (b)     (b)
INT_CPU               1       0     0   4     FB5_17  44    I/O     I/O
rf/out_reg<15>        4       0     0   1     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: D_CPU<0>.PIN                                  18: WR_CPU 
  2: A_CPU<1>          11: D_CPU<7>.PIN                                  19: db2/count<2> 
  3: A_CPU<2>          12: INT_EX                                        20: db3/count<2> 
  4: A_CPU<3>          13: IO_REQ_CPU                                    21: rf/out_reg<15> 
  5: A_CPU<4>          14: RD_CPU                                        22: rf/out_reg<16> 
  6: A_CPU<5>          15: RESET_EX                                      23: rf/out_reg<23> 
  7: A_CPU<6>          16: WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST  24: rf/out_reg<7> 
  8: A_CPU<7>          17: WAIT_EX                                       25: wait_stepper 
  9: BUS_REQ_EX       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST 
                     ..............X.X.XX....X............... 5
rf/out_reg<7>        XXXXXXXX..X.XXX..XX....X................ 15
rf/out_reg<23>       XXXXXXXX..X.XXX..XX...X................. 15
WAIT_CPU             ..............XXX.XX....X............... 6
BUS_REQ_CPU          ........X.....X...X..................... 3
rf/out_reg<16>       XXXXXXXX.X..XXX..XX..X.................. 15
INT_CPU              ...........X..X...X..................... 3
rf/out_reg<15>       XXXXXXXX..X.XXX..XX.X................... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
A_EX<6>               2       0     0   3     FB6_2   135   I/O     O
A_EX<5>               2       0     0   3     FB6_3   136   I/O     O
rf/out_reg<6>         4       0     0   1     FB6_4         (b)     (b)
A_EX<4>               2       0     0   3     FB6_5   137   I/O     O
A_EX<3>               2       0     0   3     FB6_6   138   I/O     O
rf/out_reg<5>         4       0     0   1     FB6_7         (b)     (b)
A_EX<2>               2       0     0   3     FB6_8   139   I/O     O
rf/out_reg<4>         4       0     0   1     FB6_9         (b)     (b)
A_EX<1>               2       0     0   3     FB6_10  140   I/O     O
rf/out_reg<22>        4       0     0   1     FB6_11        (b)     (b)
rf/out_reg<21>        4       0     0   1     FB6_12        (b)     (b)
rf/out_reg<20>        4       0     0   1     FB6_13        (b)     (b)
A_EX<0>               2       0     0   3     FB6_14  142   I/O     O
RESET_CPU             1       0     0   4     FB6_15  143   GSR/I/O O
rf/out_reg<14>        4       0     0   1     FB6_16        (b)     (b)
rf/out_reg<13>        4       0     0   1     FB6_17        (b)     (b)
rf/out_reg<12>        4       0     0   1     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: D_CPU<5>.PIN      18: rf/out_reg<13> 
  2: A_CPU<1>          11: D_CPU<6>.PIN      19: rf/out_reg<14> 
  3: A_CPU<2>          12: IO_REQ_CPU        20: rf/out_reg<20> 
  4: A_CPU<3>          13: RD_CPU            21: rf/out_reg<21> 
  5: A_CPU<4>          14: RESET_EX          22: rf/out_reg<22> 
  6: A_CPU<5>          15: WR_CPU            23: rf/out_reg<4> 
  7: A_CPU<6>          16: db2/count<2>      24: rf/out_reg<5> 
  8: A_CPU<7>          17: rf/out_reg<12>    25: rf/out_reg<6> 
  9: D_CPU<4>.PIN     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
A_EX<6>              ......X......X.X........................ 3
A_EX<5>              .....X.......X.X........................ 3
rf/out_reg<6>        XXXXXXXX..XXXXXX........X............... 15
A_EX<4>              ....X........X.X........................ 3
A_EX<3>              ...X.........X.X........................ 3
rf/out_reg<5>        XXXXXXXX.X.XXXXX.......X................ 15
A_EX<2>              ..X..........X.X........................ 3
rf/out_reg<4>        XXXXXXXXX..XXXXX......X................. 15
A_EX<1>              .X...........X.X........................ 3
rf/out_reg<22>       XXXXXXXX..XXXXXX.....X.................. 15
rf/out_reg<21>       XXXXXXXX.X.XXXXX....X................... 15
rf/out_reg<20>       XXXXXXXXX..XXXXX...X.................... 15
A_EX<0>              X............X.X........................ 3
RESET_CPU            .............X.X........................ 2
rf/out_reg<14>       XXXXXXXX..XXXXXX..X..................... 15
rf/out_reg<13>       XXXXXXXX.X.XXXXX.X...................... 15
rf/out_reg<12>       XXXXXXXXX..XXXXXX....................... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB7_1         (b)     (b)
ed6/ct<1>             3       0     0   2     FB7_2         (b)     (b)
(unused)              0       0     0   5     FB7_3   45    I/O     I
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   46    I/O     I
(unused)              0       0     0   5     FB7_6         (b)     
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8         (b)     
(unused)              0       0     0   5     FB7_9         (b)     
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11        (b)     
NMI_CPU               1       0     0   4     FB7_12  48    I/O     I/O
(unused)              0       0     0   5     FB7_13        (b)     
ed6/ct<0>             2       0     0   3     FB7_14        (b)     (b)
PIO<0>                1       0     0   4     FB7_15  49    I/O     I/O
ed7/ct<1>             3       0     0   2     FB7_16        (b)     (b)
(unused)              0       0   \/3   2     FB7_17        (b)     (b)
dec_in<2>            13       8<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<10>         10: RESET_EX          19: ed7/ct<0> 
  2: A_CPU<14>         11: clk_digit         20: edge_iei 
  3: A_CPU<2>          12: clk_ed            21: edge_nmi 
  4: A_CPU<6>          13: db0/count<2>      22: rf/out_reg<0> 
  5: D_CPU<2>.PIN      14: db2/count<2>      23: rf/out_reg<10> 
  6: D_CPU<6>.PIN      15: digit<0>          24: rf/out_reg<14> 
  7: PIO<6>.PIN        16: digit<1>          25: rf/out_reg<18> 
  8: PIO<2>.PIN        17: digit<2>          26: rf/out_reg<22> 
  9: NMI_EX            18: ed6/ct<0>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ed6/ct<1>            ...........X.....X..X................... 3
NMI_CPU              ........XX...X.......................... 3
ed6/ct<0>            ...........X........X................... 2
PIO<0>               .....................X.................. 1
ed7/ct<1>            ...........X......XX.................... 3
dec_in<2>            XXXXXXXX..X.X.XXX.....XXXX.............. 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
A_EX<11>              2       0     0   3     FB8_2   130   I/O     O
A_EX<10>              2       0     0   3     FB8_3   131   I/O     O
(unused)              0       0     0   5     FB8_4         (b)     
A_EX<9>               2       0     0   3     FB8_5   132   I/O     O
(unused)              0       0     0   5     FB8_6         (b)     
(unused)              0       0     0   5     FB8_7         (b)     
A_EX<8>               2       0     0   3     FB8_8   133   I/O     O
(unused)              0       0     0   5     FB8_9         (b)     
A_EX<7>               2       0     0   3     FB8_10  134   I/O     O
(unused)              0       0     0   5     FB8_11        (b)     
ed0/ct<0>             2       0     0   3     FB8_12        (b)     (b)
rf/read_en<2>         3       0     0   2     FB8_13        (b)     (b)
rf/read_en<1>         3       0     0   2     FB8_14        (b)     (b)
db2/count<2>          3       0     0   2     FB8_15        (b)     (b)
db2/count<1>          3       0     0   2     FB8_16        (b)     (b)
db2/count<0>          3       0     0   2     FB8_17        (b)     (b)
D_CPU<7>_MLTSRCEDGE/D_CPU<7>_MLTSRCEDGE_TRST
                      4       0     0   1     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: A_CPU<7>          18: WR_CPU 
  2: A_CPU<10>         11: A_CPU<8>          19: clk_ed 
  3: A_CPU<11>         12: A_CPU<9>          20: db2/count<0> 
  4: A_CPU<1>          13: DEBUG_6           21: db2/count<1> 
  5: A_CPU<2>          14: IO_REQ_CPU        22: db2/count<2> 
  6: A_CPU<3>          15: RD_CPU            23: rf/read_en<0> 
  7: A_CPU<4>          16: RESET_EX          24: rf/read_en<1> 
  8: A_CPU<5>          17: SWITCH<2>         25: rf/read_en<2> 
  9: A_CPU<6>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
A_EX<11>             ..X............X.....X.................. 3
A_EX<10>             .X.............X.....X.................. 3
A_EX<9>              ...........X...X.....X.................. 3
A_EX<8>              ..........X....X.....X.................. 3
A_EX<7>              .........X.....X.....X.................. 3
ed0/ct<0>            ............X.....X..................... 2
rf/read_en<2>        X..XXXXXXX...XXX.X...X..X............... 14
rf/read_en<1>        X..XXXXXXX...XXX.X...X.X................ 14
db2/count<2>         ................X.XXXX.................. 5
db2/count<1>         ................X.XXXX.................. 5
db2/count<0>         ................X.XX.X.................. 4
D_CPU<7>_MLTSRCEDGE/D_CPU<7>_MLTSRCEDGE_TRST 
                     .........X...XXX.....XXXX............... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB9  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB9_1         (b)     
PIO<1>                1       0     0   4     FB9_2   50    I/O     I/O
PIO<2>                1       0     0   4     FB9_3   51    I/O     I/O
(unused)              0       0     0   5     FB9_4         (b)     
PIO<3>                1       0     0   4     FB9_5   52    I/O     I/O
PIO<4>                1       0     0   4     FB9_6   53    I/O     I/O
(unused)              0       0     0   5     FB9_7         (b)     
PIO<5>                1       0     0   4     FB9_8   54    I/O     I/O
(unused)              0       0     0   5     FB9_9         (b)     
(unused)              0       0     0   5     FB9_10        (b)     
PIO<6>                1       0     0   4     FB9_11  56    I/O     I/O
PIO<7>                1       0     0   4     FB9_12  57    I/O     I/O
(unused)              0       0     0   5     FB9_13        (b)     
DEBUG_6               2       0     0   3     FB9_14  58    I/O     O
rf/out_reg<2>         4       0     0   1     FB9_15        (b)     (b)
rf/out_reg<1>         4       0     0   1     FB9_16        (b)     (b)
DEBUG_7               2       0     0   3     FB9_17  59    I/O     O
rf/out_reg<17>        4       0     0   1     FB9_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: D_CPU<2>.PIN      18: rf/out_reg<17> 
  2: A_CPU<1>          11: IO_REQ_CPU        19: rf/out_reg<1> 
  3: A_CPU<2>          12: RD_CPU            20: rf/out_reg<2> 
  4: A_CPU<3>          13: RESET_EX          21: rf/out_reg<3> 
  5: A_CPU<4>          14: WR_CPU            22: rf/out_reg<4> 
  6: A_CPU<5>          15: db2/count<2>      23: rf/out_reg<5> 
  7: A_CPU<6>          16: ed0/ct<1>         24: rf/out_reg<6> 
  8: A_CPU<7>          17: ed1/ct<1>         25: rf/out_reg<7> 
  9: D_CPU<1>.PIN     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
PIO<1>               ..................X..................... 1
PIO<2>               ...................X.................... 1
PIO<3>               ....................X................... 1
PIO<4>               .....................X.................. 1
PIO<5>               ......................X................. 1
PIO<6>               .......................X................ 1
PIO<7>               ........................X............... 1
DEBUG_6              .............X.X........................ 2
rf/out_reg<2>        XXXXXXXX.XXXXXX....X.................... 15
rf/out_reg<1>        XXXXXXXXX.XXXXX...X..................... 15
DEBUG_7              ...........X....X....................... 2
rf/out_reg<17>       XXXXXXXXX.XXXXX..X...................... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB10 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB10_1        (b)     
D_EX<5>               2       0     0   3     FB10_2  117   I/O     I/O
D_EX<4>               2       0     0   3     FB10_3  118   I/O     I/O
(unused)              0       0     0   5     FB10_4        (b)     
D_EX<3>               2       0     0   3     FB10_5  119   I/O     I/O
D_EX<2>               2       0     0   3     FB10_6  120   I/O     I/O
(unused)              0       0     0   5     FB10_7        (b)     
D_EX<1>               2       0     0   3     FB10_8  121   I/O     I/O
(unused)              0       0     0   5     FB10_9        (b)     
D_EX<0>               2       0     0   3     FB10_10 124   I/O     I/O
A_EX<15>              2       0     0   3     FB10_11 125   I/O     O
A_EX<14>              2       0     0   3     FB10_12 126   I/O     O
(unused)              0       0     0   5     FB10_13       (b)     
A_EX<13>              2       0     0   3     FB10_14 128   I/O     O
(unused)              0       0     0   5     FB10_15       (b)     
rf/out_reg<10>        4       0     0   1     FB10_16       (b)     (b)
A_EX<12>              2       0     0   3     FB10_17 129   I/O     O
rf/out_reg<0>         4       0     0   1     FB10_18       (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: A_CPU<5>          18: D_CPU<5>.PIN 
  2: A_CPU<12>         11: A_CPU<6>          19: IO_REQ_CPU 
  3: A_CPU<13>         12: A_CPU<7>          20: RD_CPU 
  4: A_CPU<14>         13: D_CPU<0>.PIN      21: RESET_EX 
  5: A_CPU<15>         14: D_CPU<1>.PIN      22: WR_CPU 
  6: A_CPU<1>          15: D_CPU<2>.PIN      23: db2/count<2> 
  7: A_CPU<2>          16: D_CPU<3>.PIN      24: rf/out_reg<0> 
  8: A_CPU<3>          17: D_CPU<4>.PIN      25: rf/out_reg<10> 
  9: A_CPU<4>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D_EX<5>              .................X.XXXX................. 5
D_EX<4>              ................X..XXXX................. 5
D_EX<3>              ...............X...XXXX................. 5
D_EX<2>              ..............X....XXXX................. 5
D_EX<1>              .............X.....XXXX................. 5
D_EX<0>              ............X......XXXX................. 5
A_EX<15>             ....X...............X.X................. 3
A_EX<14>             ...X................X.X................. 3
A_EX<13>             ..X.................X.X................. 3
rf/out_reg<10>       X....XXXXXXX..X...XXXXX.X............... 15
A_EX<12>             .X..................X.X................. 3
rf/out_reg<0>        X....XXXXXXXX.....XXXXXX................ 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB11 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ed5/ct<0>             2       0     0   3     FB11_1        (b)     (b)
ed4/ct<0>             2       0     0   3     FB11_2        (b)     (b)
DEBUG_8               2       0     0   3     FB11_3  60    I/O     O
ed3/ct<0>             2       0     0   3     FB11_4        (b)     (b)
DEBUG_9               2       0     0   3     FB11_5  61    I/O     O
ed2/ct<0>             2       0     0   3     FB11_6        (b)     (b)
ed11/ct<0>            2       0     0   3     FB11_7        (b)     (b)
ed5/ct<1>             3       0     0   2     FB11_8        (b)     (b)
ed4/ct<1>             3       0     0   2     FB11_9        (b)     (b)
DEBUG_10              2       0     0   3     FB11_10 64    I/O     O
ed3/ct<1>             3       0     0   2     FB11_11 66    I/O     I
ed2/ct<1>             3       0     0   2     FB11_12 68    I/O     I
ed11/ct<1>            3       0     0   2     FB11_13       (b)     (b)
ed10/ct<1>            3       0     0   2     FB11_14 69    I/O     I
ed0/ct<1>             3       0     0   2     FB11_15       (b)     (b)
db3/count<2>          3       0     0   2     FB11_16       (b)     (b)
db3/count<1>          3       0     0   2     FB11_17 70    I/O     I
db3/count<0>          3       0     0   2     FB11_18       (b)     (b)

Signals Used by Logic in Function Block
  1: BUS_ACK_CPU       10: SWITCH<0>         18: ed11/ct<0> 
  2: DEBUG_10          11: clk_ed            19: ed2/ct<0> 
  3: DEBUG_11          12: db3/count<0>      20: ed3/ct<0> 
  4: DEBUG_3           13: db3/count<1>      21: ed4/ct<0> 
  5: DEBUG_4           14: db3/count<2>      22: ed5/ct<0> 
  6: DEBUG_5           15: ed0/ct<0>         23: ed8/ct<1> 
  7: DEBUG_6           16: ed10/ct<0>        24: ed9/ct<1> 
  8: HALT_CPU          17: ed10/ct<1>        25: edge_int 
  9: WAIT_CPU.PIN     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ed5/ct<0>            ..........X.............X............... 2
ed4/ct<0>            ...X......X............................. 2
DEBUG_8              .......X..............X................. 2
ed3/ct<0>            .....X....X............................. 2
DEBUG_9              ........X..............X................ 2
ed2/ct<0>            ....X.....X............................. 2
ed11/ct<0>           ..X.......X............................. 2
ed5/ct<1>            ..........X..........X..X............... 3
ed4/ct<1>            ...X......X.........X................... 3
DEBUG_10             X...............X....................... 2
ed3/ct<1>            .....X....X........X.................... 3
ed2/ct<1>            ....X.....X.......X..................... 3
ed11/ct<1>           ..X.......X......X...................... 3
ed10/ct<1>           .X........X....X........................ 3
ed0/ct<1>            ......X...X...X......................... 3
db3/count<2>         .........XXXXX.......................... 5
db3/count<1>         .........XXXXX.......................... 5
db3/count<0>         .........XXX.X.......................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB12 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB12_1        (b)     
ps/ct<8>              1       0     0   4     FB12_2  110   I/O     I
ps/ct<7>              1       0     0   4     FB12_3  111   I/O     I
ps/ct<6>              1       0     0   4     FB12_4        (b)     (b)
ps/ct<4>              1       0     0   4     FB12_5  112   I/O     I
ps/ct<3>              1       0     0   4     FB12_6        (b)     (b)
clk_ed                1       0     0   4     FB12_7        (b)     (b)
IEI_EX                2       0     0   3     FB12_8  113   I/O     O
clk_digit             1       0     0   4     FB12_9        (b)     (b)
D_EX<7>               2       0     0   3     FB12_10 115   I/O     I/O
edge_iei              2       0     0   3     FB12_11       (b)     (b)
D_EX<6>               2       0     0   3     FB12_12 116   I/O     I/O
ed10/ct<0>            2       0     0   3     FB12_13       (b)     (b)
ed1/ct<0>             2       0     0   3     FB12_14       (b)     (b)
ed1/ct<1>             3       0     0   2     FB12_15       (b)     (b)
db1/count<2>          3       0     0   2     FB12_16       (b)     (b)
db1/count<1>          3       0     0   2     FB12_17       (b)     (b)
db1/count<0>          3       0     0   2     FB12_18       (b)     (b)

Signals Used by Logic in Function Block
  1: DEBUG_10          10: clk_digit         18: ps/ct<0> 
  2: DEBUG_7           11: clk_ed            19: ps/ct<1> 
  3: D_CPU<6>.PIN      12: db1/count<0>      20: ps/ct<2> 
  4: D_CPU<7>.PIN      13: db1/count<1>      21: ps/ct<3> 
  5: IEI_CPU           14: db1/count<2>      22: ps/ct<4> 
  6: RD_CPU            15: db2/count<2>      23: ps/ct<6> 
  7: RESET_EX          16: ed1/ct<0>         24: ps/ct<7> 
  8: SWITCH<1>         17: ed7/ct<1>         25: ps/ct<8> 
  9: WR_CPU           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ps/ct<8>             .........X.......XXXXXXX................ 8
ps/ct<7>             .........X.......XXXXXX................. 7
ps/ct<6>             .........X.......XXXXX.................. 6
ps/ct<4>             .................XXXX................... 4
ps/ct<3>             .................XXX.................... 3
clk_ed               .........X.......XXXXXXXX............... 9
IEI_EX               ....X.X.......X......................... 3
clk_digit            .................XXXXX.................. 5
D_EX<7>              ...X.XX.X.....X......................... 5
edge_iei             ....X...........X....................... 2
D_EX<6>              ..X..XX.X.....X......................... 5
ed10/ct<0>           X.........X............................. 2
ed1/ct<0>            .X........X............................. 2
ed1/ct<1>            .X........X....X........................ 3
db1/count<2>         .......X..XXXX.......................... 5
db1/count<1>         .......X..XXXX.......................... 5
db1/count<0>         .......X..XX.X.......................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB13 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB13_1        (b)     
DEBUG_11              2       0     0   3     FB13_2  71    I/O     O
(unused)              0       0     0   5     FB13_3        (b)     
(unused)              0       0     0   5     FB13_4        (b)     
(unused)              0       0     0   5     FB13_5        (b)     
(unused)              0       0     0   5     FB13_6        (b)     
(unused)              0       0     0   5     FB13_7        (b)     
DEBUG_5               2       0     0   3     FB13_8  74    I/O     O
(unused)              0       0     0   5     FB13_9        (b)     
(unused)              0       0     0   5     FB13_10       (b)     
DEBUG_4               2       0     0   3     FB13_11 75    I/O     O
(unused)              0       0     0   5     FB13_12       (b)     
(unused)              0       0     0   5     FB13_13       (b)     
DEBUG_3               2       0     0   3     FB13_14 76    I/O     O
DEBUG_2               1       0     0   4     FB13_15 77    I/O     O
rf/out_reg<19>        4       0     0   1     FB13_16       (b)     (b)
DEBUG_1               1       0     0   4     FB13_17 78    I/O     O
rf/out_reg<11>        4       0     0   1     FB13_18       (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: IO_REQ_CPU        18: ed11/ct<1> 
  2: A_CPU<1>          11: M1_CPU            19: ed2/ct<1> 
  3: A_CPU<2>          12: MEM_REQ_CPU       20: ed3/ct<1> 
  4: A_CPU<3>          13: BUS_REQ_CPU.PIN   21: ed4/ct<1> 
  5: A_CPU<4>          14: RD_CPU            22: edge_int 
  6: A_CPU<5>          15: RESET_EX          23: edge_nmi 
  7: A_CPU<6>          16: WR_CPU            24: rf/out_reg<11> 
  8: A_CPU<7>          17: db2/count<2>      25: rf/out_reg<19> 
  9: D_CPU<3>.PIN     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DEBUG_11             ............X....X...................... 2
DEBUG_5              ...........X.......X.................... 2
DEBUG_4              .........X........X..................... 2
DEBUG_3              ..........X.........X................... 2
DEBUG_2              .....................X.................. 1
rf/out_reg<19>       XXXXXXXXXX...XXXX.......X............... 15
DEBUG_1              ......................X................. 1
rf/out_reg<11>       XXXXXXXXXX...XXXX......X................ 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB14 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB14_1        (b)     
(unused)              0       0     0   5     FB14_2        (b)     
(unused)              0       0     0   5     FB14_3  100   I/O     I
(unused)              0       0     0   5     FB14_4        (b)     
(unused)              0       0     0   5     FB14_5  101   I/O     I
HALT_EX               1       0     0   4     FB14_6  102   I/O     O
(unused)              0       0     0   5     FB14_7        (b)     
RFSH_EX               1       0     0   4     FB14_8  103   I/O     O
$OpTx$$OpTx$FX_DC$108_INV$140
                      1       0     0   4     FB14_9        (b)     (b)
WR_EX                 1       0     0   4     FB14_10 104   I/O     O
RD_EX                 1       0     0   4     FB14_11 105   I/O     O
rf/read_en<0>         3       0     0   2     FB14_12       (b)     (b)
rf/out_reg<9>         4       0     0   1     FB14_13       (b)     (b)
IO_REQ_EX             1       0     0   4     FB14_14 106   I/O     O
MEM_REQ_EX            1       0     0   4     FB14_15 107   I/O     O
rf/out_reg<8>         4       0     0   1     FB14_16       (b)     (b)
rf/out_reg<3>         4       0     0   1     FB14_17       (b)     (b)
rf/out_reg<18>        4       0     0   1     FB14_18       (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: D_CPU<1>.PIN      18: RFSH_CPU 
  2: A_CPU<1>          11: D_CPU<2>.PIN      19: WR_CPU 
  3: A_CPU<2>          12: D_CPU<3>.PIN      20: db2/count<2> 
  4: A_CPU<3>          13: HALT_CPU          21: rf/out_reg<18> 
  5: A_CPU<4>          14: IO_REQ_CPU        22: rf/out_reg<3> 
  6: A_CPU<5>          15: MEM_REQ_CPU       23: rf/out_reg<8> 
  7: A_CPU<6>          16: RD_CPU            24: rf/out_reg<9> 
  8: A_CPU<7>          17: RESET_EX          25: rf/read_en<0> 
  9: D_CPU<0>.PIN     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
HALT_EX              ............X...X..X.................... 3
RFSH_EX              ................XX.X.................... 3
$OpTx$$OpTx$FX_DC$108_INV$140 
                     ..............X..X...................... 2
WR_EX                ................X.XX.................... 3
RD_EX                ...............XX..X.................... 3
rf/read_en<0>        XXXXXXXX.....X.XX.XX....X............... 14
rf/out_reg<9>        XXXXXXXX.X...X.XX.XX...X................ 15
IO_REQ_EX            .............X..X..X.................... 3
MEM_REQ_EX           ..............X.X..X.................... 3
rf/out_reg<8>        XXXXXXXXX....X.XX.XX..X................. 15
rf/out_reg<3>        XXXXXXXX...X.X.XX.XX.X.................. 15
rf/out_reg<18>       XXXXXXXX..X..X.XX.XXX................... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB15 ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB15_1        (b)     (b)
DEBUG_0               1       0     0   4     FB15_2  79    I/O     O
SEG_OUT<6>            3       0     0   2     FB15_3  80    I/O     O
digit<0>              1       0     0   4     FB15_4        (b)     (b)
ed7/ct<0>             2       0     0   3     FB15_5        (b)     (b)
digit<2>              2       0     0   3     FB15_6        (b)     (b)
digit<1>              2       0     0   3     FB15_7        (b)     (b)
SEG_OUT<5>            4       0     0   1     FB15_8  81    I/O     O
db0/count<2>          3       0     0   2     FB15_9        (b)     (b)
SEG_OUT<4>            3       0     0   2     FB15_10 82    I/O     O
SEG_OUT<3>            4       0     0   1     FB15_11 83    I/O     O
SEG_OUT<2>            3       0     0   2     FB15_12 85    I/O     O
db0/count<1>          3       0     0   2     FB15_13       (b)     (b)
SEG_OUT<1>            4       0     0   1     FB15_14 86    I/O     O
SEG_OUT<0>            4       0     0   1     FB15_15 87    I/O     O
db0/count<0>          3       0     0   2     FB15_16       (b)     (b)
AC_SEL<3>             2       0   \/3   0     FB15_17 88    I/O     O
dec_in<0>            13       8<-   0   0     FB15_18       (b)     (b)

Signals Used by Logic in Function Block
  1: A_CPU<0>          10: clk_ed            19: digit<1> 
  2: A_CPU<12>         11: db0/count<0>      20: digit<2> 
  3: A_CPU<4>          12: db0/count<1>      21: edge_iei 
  4: A_CPU<8>          13: db0/count<2>      22: rf/out_reg<12> 
  5: D_CPU<0>.PIN      14: dec_in<0>         23: rf/out_reg<16> 
  6: D_CPU<4>.PIN      15: dec_in<1>         24: rf/out_reg<20> 
  7: PIO<4>.PIN        16: dec_in<2>         25: rf/out_reg<8> 
  8: PIO<0>.PIN        17: dec_in<3>         26: rsv_300 
  9: clk_digit         18: digit<0>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DEBUG_0              ....................X................... 1
SEG_OUT<6>           .............XXXX....................... 4
digit<0>             ........X............................... 1
ed7/ct<0>            .........X..........X................... 2
digit<2>             ........X........XX..................... 3
digit<1>             ........X........X...................... 2
SEG_OUT<5>           .............XXXX....................... 4
db0/count<2>         .........XXXX............X.............. 5
SEG_OUT<4>           .............XXXX....................... 4
SEG_OUT<3>           .............XXXX....................... 4
SEG_OUT<2>           .............XXXX....................... 4
db0/count<1>         .........XXXX............X.............. 5
SEG_OUT<1>           .............XXXX....................... 4
SEG_OUT<0>           .............XXXX....................... 4
db0/count<0>         .........XX.X............X.............. 4
AC_SEL<3>            ........X........XXX.................... 4
dec_in<0>            XXXXXXXXX...X....XXX.XXXX............... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB16 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
ps/ct<0>              0       0   /\3   2     FB16_1        (b)     (b)
AC_SEL<2>             2       0     0   3     FB16_2  91    I/O     O
AC_SEL<1>             2       0     0   3     FB16_3  92    I/O     O
(unused)              0       0     0   5     FB16_4        (b)     
AC_SEL<5>             2       0     0   3     FB16_5  93    I/O     O
AC_SEL<0>             2       0     0   3     FB16_6  94    I/O     O
(unused)              0       0     0   5     FB16_7        (b)     
AC_SEL<4>             2       0     0   3     FB16_8  95    I/O     O
(unused)              0       0     0   5     FB16_9        (b)     
M1_EX                 1       0     0   4     FB16_10 96    I/O     O
CLK_EX                1       0     0   4     FB16_11 97    I/O     O
BUS_ACK_EX            2       0     0   3     FB16_12 98    I/O     O
(unused)              0       0     0   5     FB16_13       (b)     
(unused)              0       0     0   5     FB16_14       (b)     
(unused)              0       0     0   5     FB16_15       (b)     
wait_stepper          3       0     0   2     FB16_16       (b)     (b)
(unused)              0       0   \/5   0     FB16_17       (b)     (b)
dec_in<1>            13       8<-   0   0     FB16_18       (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$108_INV$140  10: IO_REQ_CPU        18: db2/count<2> 
  2: A_CPU<13>                      11: M1_CPU            19: digit<0> 
  3: A_CPU<1>                       12: PIO<5>.PIN        20: digit<1> 
  4: A_CPU<5>                       13: PIO<1>.PIN        21: digit<2> 
  5: A_CPU<9>                       14: RESET_EX          22: rf/out_reg<13> 
  6: BUS_ACK_CPU                    15: clk_digit         23: rf/out_reg<17> 
  7: CLK_CPU                        16: db0/count<2>      24: rf/out_reg<21> 
  8: D_CPU<1>.PIN                   17: db1/count<2>      25: rf/out_reg<9> 
  9: D_CPU<5>.PIN                  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ps/ct<0>             ........................................ 0
AC_SEL<2>            ..............X...XXX................... 4
AC_SEL<1>            ..............X...XXX................... 4
AC_SEL<5>            ..............X...XXX................... 4
AC_SEL<0>            ..............X...XXX................... 4
AC_SEL<4>            ..............X...XXX................... 4
M1_EX                ..........X..X...X...................... 3
CLK_EX               ......X................................. 1
BUS_ACK_EX           .....X.......X...X...................... 3
wait_stepper         X........XX.....XX...................... 5
dec_in<1>            .XXXX..XX..XX.XX..XXXXXXX............... 17
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$108_INV$140 <= (NOT MEM_REQ_CPU AND RFSH_CPU);

FDCPE_AC_SEL0: FDCPE port map (AC_SEL(0),AC_SEL_D(0),NOT clk_digit,'0','0');
AC_SEL_D(0) <= (NOT digit(2) AND NOT digit(0) AND NOT digit(1));

FDCPE_AC_SEL1: FDCPE port map (AC_SEL(1),AC_SEL_D(1),NOT clk_digit,'0','0');
AC_SEL_D(1) <= (NOT digit(2) AND digit(0) AND NOT digit(1));

FDCPE_AC_SEL2: FDCPE port map (AC_SEL(2),AC_SEL_D(2),NOT clk_digit,'0','0');
AC_SEL_D(2) <= (digit(2) AND NOT digit(0) AND NOT digit(1));

FDCPE_AC_SEL3: FDCPE port map (AC_SEL(3),AC_SEL_D(3),NOT clk_digit,'0','0');
AC_SEL_D(3) <= (digit(2) AND digit(0) AND NOT digit(1));

FDCPE_AC_SEL4: FDCPE port map (AC_SEL(4),AC_SEL_D(4),NOT clk_digit,'0','0');
AC_SEL_D(4) <= (NOT digit(2) AND NOT digit(0) AND digit(1));

FDCPE_AC_SEL5: FDCPE port map (AC_SEL(5),AC_SEL_D(5),NOT clk_digit,'0','0');
AC_SEL_D(5) <= (NOT digit(2) AND digit(0) AND digit(1));


A_EX_I(0) <= A_CPU(0);
A_EX(0) <= A_EX_I(0) when A_EX_OE(0) = '1' else 'Z';
A_EX_OE(0) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(1) <= A_CPU(1);
A_EX(1) <= A_EX_I(1) when A_EX_OE(1) = '1' else 'Z';
A_EX_OE(1) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(2) <= A_CPU(2);
A_EX(2) <= A_EX_I(2) when A_EX_OE(2) = '1' else 'Z';
A_EX_OE(2) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(3) <= A_CPU(3);
A_EX(3) <= A_EX_I(3) when A_EX_OE(3) = '1' else 'Z';
A_EX_OE(3) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(4) <= A_CPU(4);
A_EX(4) <= A_EX_I(4) when A_EX_OE(4) = '1' else 'Z';
A_EX_OE(4) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(5) <= A_CPU(5);
A_EX(5) <= A_EX_I(5) when A_EX_OE(5) = '1' else 'Z';
A_EX_OE(5) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(6) <= A_CPU(6);
A_EX(6) <= A_EX_I(6) when A_EX_OE(6) = '1' else 'Z';
A_EX_OE(6) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(7) <= A_CPU(7);
A_EX(7) <= A_EX_I(7) when A_EX_OE(7) = '1' else 'Z';
A_EX_OE(7) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(8) <= A_CPU(8);
A_EX(8) <= A_EX_I(8) when A_EX_OE(8) = '1' else 'Z';
A_EX_OE(8) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(9) <= A_CPU(9);
A_EX(9) <= A_EX_I(9) when A_EX_OE(9) = '1' else 'Z';
A_EX_OE(9) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(10) <= A_CPU(10);
A_EX(10) <= A_EX_I(10) when A_EX_OE(10) = '1' else 'Z';
A_EX_OE(10) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(11) <= A_CPU(11);
A_EX(11) <= A_EX_I(11) when A_EX_OE(11) = '1' else 'Z';
A_EX_OE(11) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(12) <= A_CPU(12);
A_EX(12) <= A_EX_I(12) when A_EX_OE(12) = '1' else 'Z';
A_EX_OE(12) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(13) <= A_CPU(13);
A_EX(13) <= A_EX_I(13) when A_EX_OE(13) = '1' else 'Z';
A_EX_OE(13) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(14) <= A_CPU(14);
A_EX(14) <= A_EX_I(14) when A_EX_OE(14) = '1' else 'Z';
A_EX_OE(14) <= (NOT db2/count(2) AND RESET_EX);


A_EX_I(15) <= A_CPU(15);
A_EX(15) <= A_EX_I(15) when A_EX_OE(15) = '1' else 'Z';
A_EX_OE(15) <= (NOT db2/count(2) AND RESET_EX);


BUS_ACK_EX_I <= BUS_ACK_CPU;
BUS_ACK_EX <= BUS_ACK_EX_I when BUS_ACK_EX_OE = '1' else 'Z';
BUS_ACK_EX_OE <= (NOT db2/count(2) AND RESET_EX);


BUS_REQ_CPU_I <= '0';
BUS_REQ_CPU <= BUS_REQ_CPU_I when BUS_REQ_CPU_OE = '1' else 'Z';
BUS_REQ_CPU_OE <= (NOT db2/count(2) AND RESET_EX AND NOT BUS_REQ_EX);


CLK_EX <= CLK_CPU;


DEBUG_0_I <= '0';
DEBUG_0 <= DEBUG_0_I when DEBUG_0_OE = '1' else 'Z';
DEBUG_0_OE <= edge_iei;


DEBUG_1_I <= '0';
DEBUG_1 <= DEBUG_1_I when DEBUG_1_OE = '1' else 'Z';
DEBUG_1_OE <= edge_nmi;

FDCPE_DEBUG_10: FDCPE port map (DEBUG_10,'0',NOT BUS_ACK_CPU,'0',ed10/ct(1));

FDCPE_DEBUG_11: FDCPE port map (DEBUG_11,'0',NOT BUS_REQ_CPU.PIN,'0',ed11/ct(1));


DEBUG_2_I <= '0';
DEBUG_2 <= DEBUG_2_I when DEBUG_2_OE = '1' else 'Z';
DEBUG_2_OE <= edge_int;

FDCPE_DEBUG_3: FDCPE port map (DEBUG_3,'0',NOT M1_CPU,'0',ed4/ct(1));

FDCPE_DEBUG_4: FDCPE port map (DEBUG_4,'0',NOT IO_REQ_CPU,'0',ed2/ct(1));

FDCPE_DEBUG_5: FDCPE port map (DEBUG_5,'0',NOT MEM_REQ_CPU,'0',ed3/ct(1));

FDCPE_DEBUG_6: FDCPE port map (DEBUG_6,'0',NOT WR_CPU,'0',ed0/ct(1));

FDCPE_DEBUG_7: FDCPE port map (DEBUG_7,'0',NOT RD_CPU,'0',ed1/ct(1));

FDCPE_DEBUG_8: FDCPE port map (DEBUG_8,'0',NOT HALT_CPU,'0',ed8/ct(1));

FDCPE_DEBUG_9: FDCPE port map (DEBUG_9,'0',NOT WAIT_CPU.PIN,'0',ed9/ct(1));


D_CPU_I(0) <= NOT (((NOT rf/read_en(0) AND NOT PIO(0).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(8))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(16))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(0).PIN)));
D_CPU(0) <= D_CPU_I(0) when D_CPU_OE(0) = '1' else 'Z';
D_CPU_OE(0) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(1) <= NOT (((NOT rf/read_en(0) AND NOT PIO(1).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(9))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(17))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(1).PIN)));
D_CPU(1) <= D_CPU_I(1) when D_CPU_OE(1) = '1' else 'Z';
D_CPU_OE(1) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(2) <= NOT (((NOT rf/read_en(0) AND NOT PIO(2).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(10))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(18))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(2).PIN)));
D_CPU(2) <= D_CPU_I(2) when D_CPU_OE(2) = '1' else 'Z';
D_CPU_OE(2) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(3) <= NOT (((NOT rf/read_en(0) AND NOT PIO(3).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(11))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(19))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(3).PIN)));
D_CPU(3) <= D_CPU_I(3) when D_CPU_OE(3) = '1' else 'Z';
D_CPU_OE(3) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(4) <= NOT (((NOT rf/read_en(0) AND NOT PIO(4).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(12))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(20))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(4).PIN)));
D_CPU(4) <= D_CPU_I(4) when D_CPU_OE(4) = '1' else 'Z';
D_CPU_OE(4) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(5) <= NOT (((NOT rf/read_en(0) AND NOT PIO(5).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(13))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(21))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(5).PIN)));
D_CPU(5) <= D_CPU_I(5) when D_CPU_OE(5) = '1' else 'Z';
D_CPU_OE(5) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU_I(6) <= NOT (((NOT rf/read_en(0) AND NOT PIO(6).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(14))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(22))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(6).PIN)));
D_CPU(6) <= D_CPU_I(6) when D_CPU_OE(6) = '1' else 'Z';
D_CPU_OE(6) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST <= ((NOT rf/read_en(0))
	OR (NOT rf/read_en(1))
	OR (NOT rf/read_en(2))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX));


D_CPU_I(7) <= NOT (((NOT rf/read_en(0) AND NOT PIO(7).PIN)
	OR (NOT rf/read_en(1) AND NOT rf/out_reg(15))
	OR (NOT rf/read_en(2) AND NOT rf/out_reg(23))
	OR (A_CPU(7) AND NOT RD_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT D_EX(7).PIN)));
D_CPU(7) <= D_CPU_I(7) when D_CPU_OE(7) = '1' else 'Z';
D_CPU_OE(7) <= D_CPU(7)_MLTSRCEDGE/D_CPU(7)_MLTSRCEDGE_TRST;


D_EX_I(0) <= D_CPU(0).PIN;
D_EX(0) <= D_EX_I(0) when D_EX_OE(0) = '1' else 'Z';
D_EX_OE(0) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(1) <= D_CPU(1).PIN;
D_EX(1) <= D_EX_I(1) when D_EX_OE(1) = '1' else 'Z';
D_EX_OE(1) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(2) <= D_CPU(2).PIN;
D_EX(2) <= D_EX_I(2) when D_EX_OE(2) = '1' else 'Z';
D_EX_OE(2) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(3) <= D_CPU(3).PIN;
D_EX(3) <= D_EX_I(3) when D_EX_OE(3) = '1' else 'Z';
D_EX_OE(3) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(4) <= D_CPU(4).PIN;
D_EX(4) <= D_EX_I(4) when D_EX_OE(4) = '1' else 'Z';
D_EX_OE(4) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(5) <= D_CPU(5).PIN;
D_EX(5) <= D_EX_I(5) when D_EX_OE(5) = '1' else 'Z';
D_EX_OE(5) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(6) <= D_CPU(6).PIN;
D_EX(6) <= D_EX_I(6) when D_EX_OE(6) = '1' else 'Z';
D_EX_OE(6) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);


D_EX_I(7) <= D_CPU(7).PIN;
D_EX(7) <= D_EX_I(7) when D_EX_OE(7) = '1' else 'Z';
D_EX_OE(7) <= (RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND RESET_EX);














HALT_EX <= NOT ((NOT db2/count(2) AND RESET_EX AND NOT HALT_CPU));


IEI_EX_I <= IEI_CPU;
IEI_EX <= IEI_EX_I when IEI_EX_OE = '1' else 'Z';
IEI_EX_OE <= (NOT db2/count(2) AND RESET_EX);


INT_CPU_I <= '0';
INT_CPU <= INT_CPU_I when INT_CPU_OE = '1' else 'Z';
INT_CPU_OE <= (NOT db2/count(2) AND RESET_EX AND NOT INT_EX);


IO_REQ_EX <= NOT ((NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX));


M1_EX <= NOT ((NOT db2/count(2) AND RESET_EX AND NOT M1_CPU));


MEM_REQ_EX <= NOT ((NOT db2/count(2) AND RESET_EX AND NOT MEM_REQ_CPU));


NMI_CPU_I <= '0';
NMI_CPU <= NMI_CPU_I when NMI_CPU_OE = '1' else 'Z';
NMI_CPU_OE <= (NOT db2/count(2) AND RESET_EX AND NOT NMI_EX);


PIO_I(0) <= '0';
PIO(0) <= PIO_I(0) when PIO_OE(0) = '1' else 'Z';
PIO_OE(0) <= NOT rf/out_reg(0);


PIO_I(1) <= '0';
PIO(1) <= PIO_I(1) when PIO_OE(1) = '1' else 'Z';
PIO_OE(1) <= NOT rf/out_reg(1);


PIO_I(2) <= '0';
PIO(2) <= PIO_I(2) when PIO_OE(2) = '1' else 'Z';
PIO_OE(2) <= NOT rf/out_reg(2);


PIO_I(3) <= '0';
PIO(3) <= PIO_I(3) when PIO_OE(3) = '1' else 'Z';
PIO_OE(3) <= NOT rf/out_reg(3);


PIO_I(4) <= '0';
PIO(4) <= PIO_I(4) when PIO_OE(4) = '1' else 'Z';
PIO_OE(4) <= NOT rf/out_reg(4);


PIO_I(5) <= '0';
PIO(5) <= PIO_I(5) when PIO_OE(5) = '1' else 'Z';
PIO_OE(5) <= NOT rf/out_reg(5);


PIO_I(6) <= '0';
PIO(6) <= PIO_I(6) when PIO_OE(6) = '1' else 'Z';
PIO_OE(6) <= NOT rf/out_reg(6);


PIO_I(7) <= '0';
PIO(7) <= PIO_I(7) when PIO_OE(7) = '1' else 'Z';
PIO_OE(7) <= NOT rf/out_reg(7);


RD_EX <= NOT ((NOT RD_CPU AND NOT db2/count(2) AND RESET_EX));


RESET_CPU <= NOT ((NOT db2/count(2) AND RESET_EX));


RFSH_EX <= NOT ((NOT db2/count(2) AND RESET_EX AND NOT RFSH_CPU));


SEG_OUT(0) <= NOT (((dec_in(2) AND NOT dec_in(1) AND dec_in(3) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3) AND NOT dec_in(0))
	OR (NOT dec_in(2) AND dec_in(1) AND dec_in(3) AND dec_in(0))
	OR (NOT dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3) AND dec_in(0))));


SEG_OUT(1) <= NOT (((dec_in(2) AND dec_in(1) AND NOT dec_in(0))
	OR (dec_in(2) AND dec_in(3) AND NOT dec_in(0))
	OR (dec_in(1) AND dec_in(3) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3) AND dec_in(0))));


SEG_OUT(2) <= NOT (((dec_in(2) AND dec_in(1) AND dec_in(3))
	OR (dec_in(2) AND dec_in(3) AND NOT dec_in(0))
	OR (NOT dec_in(2) AND dec_in(1) AND NOT dec_in(3) AND NOT dec_in(0))));


SEG_OUT(3) <= NOT (((dec_in(2) AND dec_in(1) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3) AND NOT dec_in(0))
	OR (NOT dec_in(2) AND dec_in(1) AND dec_in(3) AND NOT dec_in(0))
	OR (NOT dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3) AND dec_in(0))));


SEG_OUT(4) <= NOT (((NOT dec_in(3) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3))
	OR (NOT dec_in(2) AND NOT dec_in(1) AND dec_in(0))));


SEG_OUT(5) <= NOT (((NOT dec_in(2) AND dec_in(1) AND NOT dec_in(3))
	OR (NOT dec_in(2) AND NOT dec_in(3) AND dec_in(0))
	OR (dec_in(1) AND NOT dec_in(3) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND dec_in(3) AND dec_in(0))));


SEG_OUT(6) <= NOT (((NOT dec_in(2) AND NOT dec_in(1) AND NOT dec_in(3))
	OR (dec_in(2) AND dec_in(1) AND NOT dec_in(3) AND dec_in(0))
	OR (dec_in(2) AND NOT dec_in(1) AND dec_in(3) AND NOT dec_in(0))));


WAIT_CPU_I <= NOT (((NOT db3/count(2) AND NOT wait_stepper)
	OR (NOT db2/count(2) AND RESET_EX AND NOT WAIT_EX)));
WAIT_CPU <= WAIT_CPU_I when WAIT_CPU_OE = '1' else 'Z';
WAIT_CPU_OE <= WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST;


WAIT_CPU_MLTSRCEDGE/WAIT_CPU_MLTSRCEDGE_TRST <= ((NOT db3/count(2) AND NOT wait_stepper)
	OR (NOT db2/count(2) AND RESET_EX AND NOT WAIT_EX));


WR_EX <= NOT ((NOT WR_CPU AND NOT db2/count(2) AND RESET_EX));

FTCPE_clk_digit: FTCPE port map (clk_digit,clk_digit_T,CLK_OSC,'0','0');
clk_digit_T <= (ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND ps/ct(3) AND 
	ps/ct(4));

FTCPE_clk_ed: FTCPE port map (clk_ed,clk_ed_T,CLK_OSC,'0','0');
clk_ed_T <= (clk_digit AND ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND 
	ps/ct(3) AND ps/ct(4) AND ps/ct(6) AND ps/ct(7) AND ps/ct(8));

FDCPE_db0/count0: FDCPE port map (db0/count(0),db0/count_D(0),NOT clk_ed,'0','0');
db0/count_D(0) <= ((db0/count(2) AND db0/count(0) AND NOT rsv_300)
	OR (NOT db0/count(2) AND NOT db0/count(0) AND NOT rsv_300));

FTCPE_db0/count1: FTCPE port map (db0/count(1),db0/count_T(1),NOT clk_ed,'0','0');
db0/count_T(1) <= ((db0/count(1) AND rsv_300)
	OR (NOT db0/count(2) AND db0/count(0) AND NOT rsv_300));

FDCPE_db0/count2: FDCPE port map (db0/count(2),db0/count_D(2),NOT clk_ed,'0','0');
db0/count_D(2) <= ((db0/count(2) AND NOT rsv_300)
	OR (db0/count(0) AND db0/count(1) AND NOT rsv_300));

FDCPE_db1/count0: FDCPE port map (db1/count(0),db1/count_D(0),NOT clk_ed,'0','0');
db1/count_D(0) <= ((db1/count(0) AND db1/count(2) AND NOT SWITCH(1))
	OR (NOT db1/count(0) AND NOT db1/count(2) AND NOT SWITCH(1)));

FTCPE_db1/count1: FTCPE port map (db1/count(1),db1/count_T(1),NOT clk_ed,'0','0');
db1/count_T(1) <= ((db1/count(1) AND SWITCH(1))
	OR (db1/count(0) AND NOT db1/count(2) AND NOT SWITCH(1)));

FDCPE_db1/count2: FDCPE port map (db1/count(2),db1/count_D(2),NOT clk_ed,'0','0');
db1/count_D(2) <= ((db1/count(2) AND NOT SWITCH(1))
	OR (db1/count(0) AND db1/count(1) AND NOT SWITCH(1)));

FDCPE_db2/count0: FDCPE port map (db2/count(0),db2/count_D(0),NOT clk_ed,'0','0');
db2/count_D(0) <= ((db2/count(2) AND db2/count(0) AND NOT SWITCH(2))
	OR (NOT db2/count(2) AND NOT db2/count(0) AND NOT SWITCH(2)));

FTCPE_db2/count1: FTCPE port map (db2/count(1),db2/count_T(1),NOT clk_ed,'0','0');
db2/count_T(1) <= ((db2/count(1) AND SWITCH(2))
	OR (NOT db2/count(2) AND db2/count(0) AND NOT SWITCH(2)));

FDCPE_db2/count2: FDCPE port map (db2/count(2),db2/count_D(2),NOT clk_ed,'0','0');
db2/count_D(2) <= ((db2/count(2) AND NOT SWITCH(2))
	OR (db2/count(0) AND db2/count(1) AND NOT SWITCH(2)));

FDCPE_db3/count0: FDCPE port map (db3/count(0),db3/count_D(0),NOT clk_ed,'0','0');
db3/count_D(0) <= ((db3/count(0) AND db3/count(2) AND NOT SWITCH(0))
	OR (NOT db3/count(0) AND NOT db3/count(2) AND NOT SWITCH(0)));

FTCPE_db3/count1: FTCPE port map (db3/count(1),db3/count_T(1),NOT clk_ed,'0','0');
db3/count_T(1) <= ((db3/count(1) AND SWITCH(0))
	OR (db3/count(0) AND NOT db3/count(2) AND NOT SWITCH(0)));

FDCPE_db3/count2: FDCPE port map (db3/count(2),db3/count_D(2),NOT clk_ed,'0','0');
db3/count_D(2) <= ((db3/count(2) AND NOT SWITCH(0))
	OR (db3/count(0) AND db3/count(1) AND NOT SWITCH(0)));

FDCPE_dec_in0: FDCPE port map (dec_in(0),dec_in_D(0),NOT clk_digit,'0','0');
dec_in_D(0) <= ((db0/count(2) AND A_CPU(0) AND NOT digit(2) AND NOT digit(0) AND 
	digit(1))
	OR (db0/count(2) AND A_CPU(4) AND NOT digit(2) AND digit(0) AND 
	digit(1))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND digit(1) AND 
	rf/out_reg(12))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND digit(1) AND 
	rf/out_reg(8))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	PIO(0).PIN)
	OR (db0/count(2) AND A_CPU(8) AND digit(2) AND NOT digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(0).PIN AND NOT digit(2) AND 
	NOT digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	rf/out_reg(16))
	OR (db0/count(2) AND A_CPU(12) AND digit(2) AND digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(4).PIN AND NOT digit(2) AND 
	digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND digit(0) AND NOT digit(1) AND 
	rf/out_reg(20))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND NOT digit(1) AND 
	PIO(4).PIN));

FDCPE_dec_in1: FDCPE port map (dec_in(1),dec_in_D(1),NOT clk_digit,'0','0');
dec_in_D(1) <= ((A_CPU(5) AND db0/count(2) AND NOT digit(2) AND digit(0) AND 
	digit(1))
	OR (db0/count(2) AND A_CPU(1) AND NOT digit(2) AND NOT digit(0) AND 
	digit(1))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND digit(1) AND 
	rf/out_reg(13))
	OR (db0/count(2) AND A_CPU(13) AND digit(2) AND digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(5).PIN AND NOT digit(2) AND 
	digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND digit(0) AND NOT digit(1) AND 
	rf/out_reg(21))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND NOT digit(1) AND 
	PIO(5).PIN)
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND digit(1) AND 
	rf/out_reg(9))
	OR (db0/count(2) AND A_CPU(9) AND digit(2) AND NOT digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(1).PIN AND NOT digit(2) AND 
	NOT digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	rf/out_reg(17))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	PIO(1).PIN));

FDCPE_dec_in2: FDCPE port map (dec_in(2),dec_in_D(2),NOT clk_digit,'0','0');
dec_in_D(2) <= ((A_CPU(2) AND db0/count(2) AND NOT digit(2) AND NOT digit(0) AND 
	digit(1))
	OR (db0/count(2) AND A_CPU(14) AND digit(2) AND digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND A_CPU(6) AND NOT digit(2) AND digit(0) AND 
	digit(1))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND digit(1) AND 
	rf/out_reg(14))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND digit(1) AND 
	rf/out_reg(10))
	OR (db0/count(2) AND D_CPU(6).PIN AND NOT digit(2) AND 
	digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND digit(0) AND NOT digit(1) AND 
	rf/out_reg(22))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND NOT digit(1) AND 
	PIO(6).PIN)
	OR (db0/count(2) AND A_CPU(10) AND digit(2) AND NOT digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(2).PIN AND NOT digit(2) AND 
	NOT digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	rf/out_reg(18))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	PIO(2).PIN));

FDCPE_dec_in3: FDCPE port map (dec_in(3),dec_in_D(3),NOT clk_digit,'0','0');
dec_in_D(3) <= ((A_CPU(7) AND db0/count(2) AND NOT digit(2) AND digit(0) AND 
	digit(1))
	OR (A_CPU(3) AND db0/count(2) AND NOT digit(2) AND NOT digit(0) AND 
	digit(1))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND digit(1) AND 
	rf/out_reg(15))
	OR (db0/count(2) AND A_CPU(15) AND digit(2) AND digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(7).PIN AND NOT digit(2) AND 
	digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND digit(0) AND NOT digit(1) AND 
	rf/out_reg(23))
	OR (NOT db0/count(2) AND NOT digit(2) AND digit(0) AND NOT digit(1) AND 
	PIO(7).PIN)
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND digit(1) AND 
	rf/out_reg(11))
	OR (db0/count(2) AND A_CPU(11) AND digit(2) AND NOT digit(0) AND 
	NOT digit(1))
	OR (db0/count(2) AND D_CPU(3).PIN AND NOT digit(2) AND 
	NOT digit(0) AND NOT digit(1))
	OR (NOT db0/count(2) AND digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	rf/out_reg(19))
	OR (NOT db0/count(2) AND NOT digit(2) AND NOT digit(0) AND NOT digit(1) AND 
	PIO(3).PIN));

FTCPE_digit0: FTCPE port map (digit(0),'1',clk_digit,'0','0');

FTCPE_digit1: FTCPE port map (digit(1),digit(0),clk_digit,'0','0');

FTCPE_digit2: FTCPE port map (digit(2),digit_T(2),clk_digit,'0','0');
digit_T(2) <= (digit(0) AND digit(1));

FTCPE_ed0/ct0: FTCPE port map (ed0/ct(0),'1',clk_ed,DEBUG_6,'0');

FTCPE_ed0/ct1: FTCPE port map (ed0/ct(1),ed0/ct(0),clk_ed,DEBUG_6,'0');

FTCPE_ed1/ct0: FTCPE port map (ed1/ct(0),'1',clk_ed,DEBUG_7,'0');

FTCPE_ed1/ct1: FTCPE port map (ed1/ct(1),ed1/ct(0),clk_ed,DEBUG_7,'0');

FTCPE_ed10/ct0: FTCPE port map (ed10/ct(0),'1',clk_ed,DEBUG_10,'0');

FTCPE_ed10/ct1: FTCPE port map (ed10/ct(1),ed10/ct(0),clk_ed,DEBUG_10,'0');

FTCPE_ed11/ct0: FTCPE port map (ed11/ct(0),'1',clk_ed,DEBUG_11,'0');

FTCPE_ed11/ct1: FTCPE port map (ed11/ct(1),ed11/ct(0),clk_ed,DEBUG_11,'0');

FTCPE_ed2/ct0: FTCPE port map (ed2/ct(0),'1',clk_ed,DEBUG_4,'0');

FTCPE_ed2/ct1: FTCPE port map (ed2/ct(1),ed2/ct(0),clk_ed,DEBUG_4,'0');

FTCPE_ed3/ct0: FTCPE port map (ed3/ct(0),'1',clk_ed,DEBUG_5,'0');

FTCPE_ed3/ct1: FTCPE port map (ed3/ct(1),ed3/ct(0),clk_ed,DEBUG_5,'0');

FTCPE_ed4/ct0: FTCPE port map (ed4/ct(0),'1',clk_ed,DEBUG_3,'0');

FTCPE_ed4/ct1: FTCPE port map (ed4/ct(1),ed4/ct(0),clk_ed,DEBUG_3,'0');

FTCPE_ed5/ct0: FTCPE port map (ed5/ct(0),'1',clk_ed,NOT edge_int,'0');

FTCPE_ed5/ct1: FTCPE port map (ed5/ct(1),ed5/ct(0),clk_ed,NOT edge_int,'0');

FTCPE_ed6/ct0: FTCPE port map (ed6/ct(0),'1',clk_ed,NOT edge_nmi,'0');

FTCPE_ed6/ct1: FTCPE port map (ed6/ct(1),ed6/ct(0),clk_ed,NOT edge_nmi,'0');

FTCPE_ed7/ct0: FTCPE port map (ed7/ct(0),'1',clk_ed,NOT edge_iei,'0');

FTCPE_ed7/ct1: FTCPE port map (ed7/ct(1),ed7/ct(0),clk_ed,NOT edge_iei,'0');

FTCPE_ed8/ct0: FTCPE port map (ed8/ct(0),'1',clk_ed,DEBUG_8,'0');

FTCPE_ed8/ct1: FTCPE port map (ed8/ct(1),ed8/ct(0),clk_ed,DEBUG_8,'0');

FTCPE_ed9/ct0: FTCPE port map (ed9/ct(0),'1',clk_ed,DEBUG_9,'0');

FTCPE_ed9/ct1: FTCPE port map (ed9/ct(1),ed9/ct(0),clk_ed,DEBUG_9,'0');

FDCPE_edge_iei: FDCPE port map (edge_iei,'1',NOT IEI_CPU,ed7/ct(1),'0');

FDCPE_edge_int: FDCPE port map (edge_int,'1',NOT INT_CPU.PIN,ed5/ct(1),'0');

FDCPE_edge_nmi: FDCPE port map (edge_nmi,'1',NOT NMI_CPU.PIN,ed6/ct(1),'0');

FTCPE_ps/ct0: FTCPE port map (ps/ct(0),'1',CLK_OSC,'0','0');

FTCPE_ps/ct1: FTCPE port map (ps/ct(1),ps/ct(0),CLK_OSC,'0','0');

FTCPE_ps/ct2: FTCPE port map (ps/ct(2),ps/ct_T(2),CLK_OSC,'0','0');
ps/ct_T(2) <= (ps/ct(0) AND ps/ct(1));

FTCPE_ps/ct3: FTCPE port map (ps/ct(3),ps/ct_T(3),CLK_OSC,'0','0');
ps/ct_T(3) <= (ps/ct(0) AND ps/ct(1) AND ps/ct(2));

FTCPE_ps/ct4: FTCPE port map (ps/ct(4),ps/ct_T(4),CLK_OSC,'0','0');
ps/ct_T(4) <= (ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND ps/ct(3));

FTCPE_ps/ct6: FTCPE port map (ps/ct(6),ps/ct_T(6),CLK_OSC,'0','0');
ps/ct_T(6) <= (clk_digit AND ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND 
	ps/ct(3) AND ps/ct(4));

FTCPE_ps/ct7: FTCPE port map (ps/ct(7),ps/ct_T(7),CLK_OSC,'0','0');
ps/ct_T(7) <= (clk_digit AND ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND 
	ps/ct(3) AND ps/ct(4) AND ps/ct(6));

FTCPE_ps/ct8: FTCPE port map (ps/ct(8),ps/ct_T(8),CLK_OSC,'0','0');
ps/ct_T(8) <= (clk_digit AND ps/ct(0) AND ps/ct(1) AND ps/ct(2) AND 
	ps/ct(3) AND ps/ct(4) AND ps/ct(6) AND ps/ct(7));

FTCPE_rf/out_reg0: FTCPE port map (rf/out_reg(0),rf/out_reg_T(0),CLK_CPU,'0','0');
rf/out_reg_T(0) <= ((db2/count(2) AND NOT rf/out_reg(0))
	OR (NOT RESET_EX AND NOT rf/out_reg(0))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(0).PIN AND NOT rf/out_reg(0))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(0).PIN AND 
	rf/out_reg(0)));

FTCPE_rf/out_reg1: FTCPE port map (rf/out_reg(1),rf/out_reg_T(1),CLK_CPU,'0','0');
rf/out_reg_T(1) <= ((db2/count(2) AND NOT rf/out_reg(1))
	OR (NOT RESET_EX AND NOT rf/out_reg(1))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(1).PIN AND NOT rf/out_reg(1))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(1).PIN AND 
	rf/out_reg(1)));

FTCPE_rf/out_reg2: FTCPE port map (rf/out_reg(2),rf/out_reg_T(2),CLK_CPU,'0','0');
rf/out_reg_T(2) <= ((db2/count(2) AND NOT rf/out_reg(2))
	OR (NOT RESET_EX AND NOT rf/out_reg(2))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(2).PIN AND NOT rf/out_reg(2))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(2).PIN AND 
	rf/out_reg(2)));

FTCPE_rf/out_reg3: FTCPE port map (rf/out_reg(3),rf/out_reg_T(3),CLK_CPU,'0','0');
rf/out_reg_T(3) <= ((db2/count(2) AND NOT rf/out_reg(3))
	OR (NOT RESET_EX AND NOT rf/out_reg(3))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(3).PIN AND NOT rf/out_reg(3))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(3).PIN AND 
	rf/out_reg(3)));

FTCPE_rf/out_reg4: FTCPE port map (rf/out_reg(4),rf/out_reg_T(4),CLK_CPU,'0','0');
rf/out_reg_T(4) <= ((db2/count(2) AND NOT rf/out_reg(4))
	OR (NOT RESET_EX AND NOT rf/out_reg(4))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(4).PIN AND NOT rf/out_reg(4))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(4).PIN AND 
	rf/out_reg(4)));

FTCPE_rf/out_reg5: FTCPE port map (rf/out_reg(5),rf/out_reg_T(5),CLK_CPU,'0','0');
rf/out_reg_T(5) <= ((db2/count(2) AND NOT rf/out_reg(5))
	OR (NOT RESET_EX AND NOT rf/out_reg(5))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(5).PIN AND NOT rf/out_reg(5))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(5).PIN AND 
	rf/out_reg(5)));

FTCPE_rf/out_reg6: FTCPE port map (rf/out_reg(6),rf/out_reg_T(6),CLK_CPU,'0','0');
rf/out_reg_T(6) <= ((db2/count(2) AND NOT rf/out_reg(6))
	OR (NOT RESET_EX AND NOT rf/out_reg(6))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(6).PIN AND NOT rf/out_reg(6))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(6).PIN AND 
	rf/out_reg(6)));

FTCPE_rf/out_reg7: FTCPE port map (rf/out_reg(7),rf/out_reg_T(7),CLK_CPU,'0','0');
rf/out_reg_T(7) <= ((db2/count(2) AND NOT rf/out_reg(7))
	OR (NOT RESET_EX AND NOT rf/out_reg(7))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(7).PIN AND NOT rf/out_reg(7))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(7).PIN AND 
	rf/out_reg(7)));

FTCPE_rf/out_reg8: FTCPE port map (rf/out_reg(8),rf/out_reg_T(8),CLK_CPU,'0','0');
rf/out_reg_T(8) <= ((db2/count(2) AND NOT rf/out_reg(8))
	OR (NOT RESET_EX AND NOT rf/out_reg(8))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(0).PIN AND NOT rf/out_reg(8))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(0).PIN AND 
	rf/out_reg(8)));

FTCPE_rf/out_reg9: FTCPE port map (rf/out_reg(9),rf/out_reg_T(9),CLK_CPU,'0','0');
rf/out_reg_T(9) <= ((db2/count(2) AND NOT rf/out_reg(9))
	OR (NOT RESET_EX AND NOT rf/out_reg(9))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(1).PIN AND NOT rf/out_reg(9))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(1).PIN AND 
	rf/out_reg(9)));

FTCPE_rf/out_reg10: FTCPE port map (rf/out_reg(10),rf/out_reg_T(10),CLK_CPU,'0','0');
rf/out_reg_T(10) <= ((db2/count(2) AND NOT rf/out_reg(10))
	OR (NOT RESET_EX AND NOT rf/out_reg(10))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(2).PIN AND NOT rf/out_reg(10))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(2).PIN AND 
	rf/out_reg(10)));

FTCPE_rf/out_reg11: FTCPE port map (rf/out_reg(11),rf/out_reg_T(11),CLK_CPU,'0','0');
rf/out_reg_T(11) <= ((db2/count(2) AND NOT rf/out_reg(11))
	OR (NOT RESET_EX AND NOT rf/out_reg(11))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(3).PIN AND NOT rf/out_reg(11))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(3).PIN AND 
	rf/out_reg(11)));

FTCPE_rf/out_reg12: FTCPE port map (rf/out_reg(12),rf/out_reg_T(12),CLK_CPU,'0','0');
rf/out_reg_T(12) <= ((db2/count(2) AND NOT rf/out_reg(12))
	OR (NOT RESET_EX AND NOT rf/out_reg(12))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(4).PIN AND NOT rf/out_reg(12))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(4).PIN AND 
	rf/out_reg(12)));

FTCPE_rf/out_reg13: FTCPE port map (rf/out_reg(13),rf/out_reg_T(13),CLK_CPU,'0','0');
rf/out_reg_T(13) <= ((db2/count(2) AND NOT rf/out_reg(13))
	OR (NOT RESET_EX AND NOT rf/out_reg(13))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(5).PIN AND NOT rf/out_reg(13))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(5).PIN AND 
	rf/out_reg(13)));

FTCPE_rf/out_reg14: FTCPE port map (rf/out_reg(14),rf/out_reg_T(14),CLK_CPU,'0','0');
rf/out_reg_T(14) <= ((db2/count(2) AND NOT rf/out_reg(14))
	OR (NOT RESET_EX AND NOT rf/out_reg(14))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(6).PIN AND NOT rf/out_reg(14))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(6).PIN AND 
	rf/out_reg(14)));

FTCPE_rf/out_reg15: FTCPE port map (rf/out_reg(15),rf/out_reg_T(15),CLK_CPU,'0','0');
rf/out_reg_T(15) <= ((db2/count(2) AND NOT rf/out_reg(15))
	OR (NOT RESET_EX AND NOT rf/out_reg(15))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND A_CPU(0) AND NOT A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(7).PIN AND NOT rf/out_reg(15))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(7).PIN AND 
	rf/out_reg(15)));

FTCPE_rf/out_reg16: FTCPE port map (rf/out_reg(16),rf/out_reg_T(16),CLK_CPU,'0','0');
rf/out_reg_T(16) <= ((db2/count(2) AND NOT rf/out_reg(16))
	OR (NOT RESET_EX AND NOT rf/out_reg(16))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(0).PIN AND NOT rf/out_reg(16))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(0).PIN AND 
	rf/out_reg(16)));

FTCPE_rf/out_reg17: FTCPE port map (rf/out_reg(17),rf/out_reg_T(17),CLK_CPU,'0','0');
rf/out_reg_T(17) <= ((db2/count(2) AND NOT rf/out_reg(17))
	OR (NOT RESET_EX AND NOT rf/out_reg(17))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(1).PIN AND NOT rf/out_reg(17))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(1).PIN AND 
	rf/out_reg(17)));

FTCPE_rf/out_reg18: FTCPE port map (rf/out_reg(18),rf/out_reg_T(18),CLK_CPU,'0','0');
rf/out_reg_T(18) <= ((db2/count(2) AND NOT rf/out_reg(18))
	OR (NOT RESET_EX AND NOT rf/out_reg(18))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(2).PIN AND NOT rf/out_reg(18))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(2).PIN AND 
	rf/out_reg(18)));

FTCPE_rf/out_reg19: FTCPE port map (rf/out_reg(19),rf/out_reg_T(19),CLK_CPU,'0','0');
rf/out_reg_T(19) <= ((db2/count(2) AND NOT rf/out_reg(19))
	OR (NOT RESET_EX AND NOT rf/out_reg(19))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(3).PIN AND NOT rf/out_reg(19))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(3).PIN AND 
	rf/out_reg(19)));

FTCPE_rf/out_reg20: FTCPE port map (rf/out_reg(20),rf/out_reg_T(20),CLK_CPU,'0','0');
rf/out_reg_T(20) <= ((db2/count(2) AND NOT rf/out_reg(20))
	OR (NOT RESET_EX AND NOT rf/out_reg(20))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(4).PIN AND NOT rf/out_reg(20))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(4).PIN AND 
	rf/out_reg(20)));

FTCPE_rf/out_reg21: FTCPE port map (rf/out_reg(21),rf/out_reg_T(21),CLK_CPU,'0','0');
rf/out_reg_T(21) <= ((db2/count(2) AND NOT rf/out_reg(21))
	OR (NOT RESET_EX AND NOT rf/out_reg(21))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(5).PIN AND NOT rf/out_reg(21))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(5).PIN AND 
	rf/out_reg(21)));

FTCPE_rf/out_reg22: FTCPE port map (rf/out_reg(22),rf/out_reg_T(22),CLK_CPU,'0','0');
rf/out_reg_T(22) <= ((db2/count(2) AND NOT rf/out_reg(22))
	OR (NOT RESET_EX AND NOT rf/out_reg(22))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(6).PIN AND NOT rf/out_reg(22))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(6).PIN AND 
	rf/out_reg(22)));

FTCPE_rf/out_reg23: FTCPE port map (rf/out_reg(23),rf/out_reg_T(23),CLK_CPU,'0','0');
rf/out_reg_T(23) <= ((db2/count(2) AND NOT rf/out_reg(23))
	OR (NOT RESET_EX AND NOT rf/out_reg(23))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT IO_REQ_CPU AND NOT A_CPU(0) AND A_CPU(1) AND 
	A_CPU(4) AND A_CPU(6) AND D_CPU(7).PIN AND NOT rf/out_reg(23))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6) AND NOT D_CPU(7).PIN AND 
	rf/out_reg(23)));

FDCPE_rf/read_en0: FDCPE port map (rf/read_en(0),rf/read_en_D(0),CLK_CPU,'0','0');
rf/read_en_D(0) <= ((RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(0))
	OR (NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(0))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6)));

FDCPE_rf/read_en1: FDCPE port map (rf/read_en(1),rf/read_en_D(1),CLK_CPU,'0','0');
rf/read_en_D(1) <= ((RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(1))
	OR (NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(1))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	A_CPU(0) AND NOT A_CPU(1) AND A_CPU(4) AND A_CPU(6)));

FDCPE_rf/read_en2: FDCPE port map (rf/read_en(2),rf/read_en_D(2),CLK_CPU,'0','0');
rf/read_en_D(2) <= ((RD_CPU AND NOT WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(2))
	OR (NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND 
	RESET_EX AND NOT rf/read_en(2))
	OR (NOT A_CPU(7) AND NOT A_CPU(5) AND NOT A_CPU(3) AND NOT A_CPU(2) AND 
	NOT RD_CPU AND WR_CPU AND NOT db2/count(2) AND NOT IO_REQ_CPU AND RESET_EX AND 
	NOT A_CPU(0) AND A_CPU(1) AND A_CPU(4) AND A_CPU(6)));

FDCPE_wait_stepper: FDCPE port map (wait_stepper,'1',db1/count(2),wait_stepper_CLR,db2/count(2));
wait_stepper_CLR <= (IO_REQ_CPU AND M1_CPU AND 
	NOT $OpTx$$OpTx$FX_DC$108_INV$140);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95288XL-6-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 A_CPU<15>                        74 DEBUG_5                       
  3 A_CPU<14>                        75 DEBUG_4                       
  4 A_CPU<13>                        76 DEBUG_3                       
  5 A_CPU<12>                        77 DEBUG_2                       
  6 A_CPU<11>                        78 DEBUG_1                       
  7 A_CPU<10>                        79 DEBUG_0                       
  8 VCC                              80 SEG_OUT<6>                    
  9 A_CPU<9>                         81 SEG_OUT<5>                    
 10 A_CPU<8>                         82 SEG_OUT<4>                    
 11 A_CPU<7>                         83 SEG_OUT<3>                    
 12 A_CPU<6>                         84 VCC                           
 13 A_CPU<5>                         85 SEG_OUT<2>                    
 14 A_CPU<4>                         86 SEG_OUT<1>                    
 15 A_CPU<3>                         87 SEG_OUT<0>                    
 16 A_CPU<2>                         88 AC_SEL<3>                     
 17 A_CPU<1>                         89 GND                           
 18 GND                              90 GND                           
 19 A_CPU<0>                         91 AC_SEL<2>                     
 20 D_CPU<7>                         92 AC_SEL<1>                     
 21 D_CPU<6>                         93 AC_SEL<5>                     
 22 D_CPU<5>                         94 AC_SEL<0>                     
 23 D_CPU<4>                         95 AC_SEL<4>                     
 24 D_CPU<3>                         96 M1_EX                         
 25 D_CPU<2>                         97 CLK_EX                        
 26 D_CPU<1>                         98 BUS_ACK_EX                    
 27 D_CPU<0>                         99 GND                           
 28 M1_CPU                          100 BUS_REQ_EX                    
 29 GND                             101 WAIT_EX                       
 30 CLK_OSC                         102 HALT_EX                       
 31 MEM_REQ_CPU                     103 RFSH_EX                       
 32 KPR                             104 WR_EX                         
 33 RD_CPU                          105 RD_EX                         
 34 WR_CPU                          106 IO_REQ_EX                     
 35 IO_REQ_CPU                      107 MEM_REQ_EX                    
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 CLK_CPU                         110 RESET_EX                      
 39 RFSH_CPU                        111 NMI_EX                        
 40 HALT_CPU                        112 INT_EX                        
 41 WAIT_CPU                        113 IEI_EX                        
 42 VCC                             114 GND                           
 43 BUS_REQ_CPU                     115 D_EX<7>                       
 44 INT_CPU                         116 D_EX<6>                       
 45 BUS_ACK_CPU                     117 D_EX<5>                       
 46 IEI_CPU                         118 D_EX<4>                       
 47 GND                             119 D_EX<3>                       
 48 NMI_CPU                         120 D_EX<2>                       
 49 PIO<0>                          121 D_EX<1>                       
 50 PIO<1>                          122 TDO                           
 51 PIO<2>                          123 GND                           
 52 PIO<3>                          124 D_EX<0>                       
 53 PIO<4>                          125 A_EX<15>                      
 54 PIO<5>                          126 A_EX<14>                      
 55 VCC                             127 VCC                           
 56 PIO<6>                          128 A_EX<13>                      
 57 PIO<7>                          129 A_EX<12>                      
 58 DEBUG_6                         130 A_EX<11>                      
 59 DEBUG_7                         131 A_EX<10>                      
 60 DEBUG_8                         132 A_EX<9>                       
 61 DEBUG_9                         133 A_EX<8>                       
 62 GND                             134 A_EX<7>                       
 63 TDI                             135 A_EX<6>                       
 64 DEBUG_10                        136 A_EX<5>                       
 65 TMS                             137 A_EX<4>                       
 66 rsv_300                         138 A_EX<3>                       
 67 TCK                             139 A_EX<2>                       
 68 SWITCH<2>                       140 A_EX<1>                       
 69 SWITCH<1>                       141 VCC                           
 70 SWITCH<0>                       142 A_EX<0>                       
 71 DEBUG_11                        143 RESET_CPU                     
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95288xl-6-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
