# read design
read_verilog car_speed_cntl.v
hierarchy -check

# high-level synthesis
proc; opt; memory; opt; fsm; opt

# show
show -format dot -prefix ./car_speed_cntl_rtl
