Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug 19 19:02:35 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pattern_detector_timing_summary_routed.rpt -pb pattern_detector_timing_summary_routed.pb -rpx pattern_detector_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_detector
| Device       : xa7s25-csga324
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 detected_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            detected
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.728ns  (logic 3.038ns (64.253%)  route 1.690ns (35.747%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  detected_reg/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  detected_reg/Q
                         net (fo=1, routed)           1.690     2.146    detected_OBUF
    R12                  OBUF (Prop_obuf_I_O)         2.582     4.728 r  detected_OBUF_inst/O
                         net (fo=0)                   0.000     4.728    detected
    R12                                                               r  detected (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.835ns  (logic 1.175ns (41.453%)  route 1.660ns (58.547%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 f  serial_in_IBUF_inst/O
                         net (fo=5, routed)           1.660     2.683    serial_in_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.152     2.835 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.835    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.809ns  (logic 1.173ns (41.764%)  route 1.636ns (58.236%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 f  serial_in_IBUF_inst/O
                         net (fo=5, routed)           1.156     2.179    serial_in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.150     2.329 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.480     2.809    FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y1           FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.807ns  (logic 1.147ns (40.869%)  route 1.660ns (59.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=5, routed)           1.660     2.683    serial_in_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.807 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.807    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.147ns (46.027%)  route 1.345ns (53.973%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=5, routed)           1.156     2.179    serial_in_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.303 r  FSM_onehot_state[4]_i_1/O
                         net (fo=2, routed)           0.190     2.493    FSM_onehot_state[4]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            detected_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.303ns  (logic 1.147ns (49.819%)  route 1.156ns (50.181%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=5, routed)           1.156     2.179    serial_in_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.303 r  FSM_onehot_state[4]_i_1/O
                         net (fo=2, routed)           0.000     2.303    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  detected_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_in
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 1.147ns (56.564%)  route 0.881ns (43.436%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  serial_in (IN)
                         net (fo=0)                   0.000     0.000    serial_in
    U11                  IBUF (Prop_ibuf_I_O)         1.023     1.023 r  serial_in_IBUF_inst/O
                         net (fo=5, routed)           0.881     1.904    serial_in_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.028 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.028    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.935ns  (logic 1.024ns (52.927%)  route 0.911ns (47.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         1.024     1.024 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.911     1.935    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.935ns  (logic 1.024ns (52.927%)  route 0.911ns (47.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         1.024     1.024 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.911     1.935    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.935ns  (logic 1.024ns (52.927%)  route 0.911ns (47.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         1.024     1.024 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.911     1.935    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045     0.294 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.187ns (56.127%)  route 0.146ns (43.873%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.146     0.287    FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.046     0.333 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.227ns (58.515%)  route 0.161ns (41.485%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.161     0.289    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.099     0.388 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.190ns (39.884%)  route 0.286ns (60.116%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.109     0.250    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.049     0.299 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.177     0.476    FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y1           FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            detected_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.693%)  route 0.295ns (61.307%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.295     0.436    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.481 r  FSM_onehot_state[4]_i_1/O
                         net (fo=2, routed)           0.000     0.481    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  detected_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.175ns (32.930%)  route 0.356ns (67.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.356     0.531    reset_IBUF
    SLICE_X1Y1           FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.175ns (32.930%)  route 0.356ns (67.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.356     0.531    reset_IBUF
    SLICE_X1Y1           FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.175ns (32.663%)  route 0.361ns (67.337%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.361     0.536    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.175ns (32.663%)  route 0.361ns (67.337%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.361     0.536    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.175ns (32.663%)  route 0.361ns (67.337%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.361     0.536    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





