{
  "Top": "fwd_fft",
  "RtlTop": "fwd_fft",
  "RtlPrefix": "",
  "RtlSubPrefix": "fwd_fft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7cg",
    "Package": "-fbvb900",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in1": {
      "index": "0",
      "direction": "inout",
      "srcType": "vector<__fp16, 8>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in2": {
      "index": "1",
      "direction": "inout",
      "srcType": "vector<__fp16, 8>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "in2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "in2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "2",
      "direction": "inout",
      "srcType": "vector<std::complex<__fp16>, 4>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ctrl1_reg": {
      "index": "3",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "ctrl1_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ctrl2_reg": {
      "index": "4",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "ctrl2_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer1_reg": {
      "index": "5",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "layer1_reg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer2_reg": {
      "index": "6",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "layer2_reg",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top fwd_fft -name fwd_fft"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fwd_fft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "37 ~ 301244",
    "Latency": "64"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fwd_fft",
    "Version": "1.0",
    "DisplayName": "Fwd_fft",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fwd_fft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/compute_fft_write.vhd",
      "impl\/vhdl\/compute_fft_write_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/compute_fft_write_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/compute_fft_write_out_fft_M_value.vhd",
      "impl\/vhdl\/compute_fft_write_sptohp_32ns_16_2_no_dsp_1.vhd",
      "impl\/vhdl\/fft.vhd",
      "impl\/vhdl\/FFT_C.vhd",
      "impl\/vhdl\/FFT_C_Block_split9_proc.vhd",
      "impl\/vhdl\/FFT_C_buf_2_stream.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_input_data1.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_12.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_67.vhd",
      "impl\/vhdl\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/FFT_C_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/FFT_C_entry_proc.vhd",
      "impl\/vhdl\/FFT_C_fft_stage.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_0_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_0_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_0_0_w_M_imag.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_0_0_w_M_real.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_1_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_imag.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_real.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_2_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_2_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_3_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_3_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_4_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_4_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_5_0.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_5_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_imag.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_real.vhd",
      "impl\/vhdl\/FFT_C_fft_stage_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_C_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/FFT_C_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/FFT_C_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/FFT_C_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/FFT_C_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/FFT_C_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/FFT_C_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FFT_C_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_C_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/FFT_C_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_input_data1.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_63.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/FFT_C_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/FFT_C_mul_24ns_40s_40_1_1.vhd",
      "impl\/vhdl\/FFT_C_mul_mul_8ns_16s_16_4_1.vhd",
      "impl\/vhdl\/FFT_C_mul_mul_16ns_8ns_24_4_1.vhd",
      "impl\/vhdl\/FFT_C_mul_mul_16ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FFT_C_mul_mul_24ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/FFT_C_stream_2_buf.vhd",
      "impl\/vhdl\/fft_fft_stage6.vhd",
      "impl\/vhdl\/fft_fft_stage6_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage6_Pipeline_SKIP_X_w_M_imag12.vhd",
      "impl\/vhdl\/fft_fft_stage6_Pipeline_SKIP_X_w_M_real16.vhd",
      "impl\/vhdl\/fft_fft_stage6_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage6_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fft_stage7.vhd",
      "impl\/vhdl\/fft_fft_stage7_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage7_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage7_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fft_stage8.vhd",
      "impl\/vhdl\/fft_fft_stage8_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage8_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage8_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fft_stage9.vhd",
      "impl\/vhdl\/fft_fft_stage9_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage9_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage9_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fft_stage_1.vhd",
      "impl\/vhdl\/fft_fft_stage_1_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage_1_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage_1_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fft_stage_2.vhd",
      "impl\/vhdl\/fft_fft_stage_2_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_fft_stage_2_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_fft_stage_2_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fft_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/fft_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/fft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fft_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fft_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/fft_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fft_out_data_1.vhd",
      "impl\/vhdl\/fft_out_data_1_memcore.vhd",
      "impl\/vhdl\/FFT_R.vhd",
      "impl\/vhdl\/FFT_R_bit_reversal.vhd",
      "impl\/vhdl\/FFT_R_buf_2_stream.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_input_data1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_12.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_67.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_input_data1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_12.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_67.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_input_data1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_input_data1.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67.vhd",
      "impl\/vhdl\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/FFT_R_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/FFT_R_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4_w_M_imag14.vhd",
      "impl\/vhdl\/FFT_R_fft_stage4_w_M_real19.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag13.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag_V13.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real18.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real_V18.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage5_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage6.vhd",
      "impl\/vhdl\/FFT_R_fft_stage6_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage6_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage6_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage7.vhd",
      "impl\/vhdl\/FFT_R_fft_stage7_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage7_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage7_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage8.vhd",
      "impl\/vhdl\/FFT_R_fft_stage8_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage8_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage8_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage9.vhd",
      "impl\/vhdl\/FFT_R_fft_stage9_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage9_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage9_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_w_M_imag.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_w_M_real.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_w_M_value.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_0_0_w_M_value_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_1_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_1_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_2_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_2_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_3_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_3_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_04.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_4_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_4_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_04_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_04_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_04_w_M_imag14.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_04_w_M_real19.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_5_0.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_5_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_15.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_15_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_15_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_26.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_26_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_26_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_37.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_37_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_37_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_48.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_48_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_48_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_59.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_59_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/FFT_R_fft_stage_59_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/FFT_R_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/FFT_R_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/FFT_R_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/FFT_R_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/FFT_R_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FFT_R_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/FFT_R_mac_muladd_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/FFT_R_mac_mulsub_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/FFT_R_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/FFT_R_mul_mul_16ns_8ns_24_4_1.vhd",
      "impl\/vhdl\/FFT_R_mul_mul_16s_16s_31_4_1.vhd",
      "impl\/vhdl\/FFT_R_mul_mul_24ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/FFT_R_stream_2_buf.vhd",
      "impl\/vhdl\/fft_stage.vhd",
      "impl\/vhdl\/fft_stage_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_imag.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_real.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value_1.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_38_1.vhd",
      "impl\/vhdl\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fft_stage_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fft_stage_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hadd_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hadd_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hmul_16ns_16ns_16_1_max_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hmul_16ns_16ns_16_4_max_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hsub_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_hsub_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stage_w_M_real_0.vhd",
      "impl\/vhdl\/fwd_fft_bit_reversal.vhd",
      "impl\/vhdl\/fwd_fft_bit_reversal19.vhd",
      "impl\/vhdl\/fwd_fft_buf_2_stream.vhd",
      "impl\/vhdl\/fwd_fft_buf_2_stream24.vhd",
      "impl\/vhdl\/fwd_fft_buf_2_stream26.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_FFT.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_91_1_VITIS_LOOP_97_3_VITIS_LOOP_100_4_VITIS_LOOP_103_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_98_3_VITIS_LOOP_101_4_VITIS_LOOP_104_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_153_3_VITIS_LOOP_156_4_VITIS_LOOP_159_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_163_3_VITIS_LOOP_166_4_VITIS_LOOP_169_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_164_3_VITIS_LOOP_167_4_VITIS_LOOP_170_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_166_3_VITIS_LOOP_169_4_VITIS_LOOP_172_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_169_3_VITIS_LOOP_172_4_VITIS_LOOP_175_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_189_3_VITIS_LOOP_192_4_VITIS_LOOP_195_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_236_3_VITIS_LOOP_239_4_VITIS_LOOP_242_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_232_1_VITIS_LOOP_238_3_VITIS_LOOP_241_4_VITIS_LOOP_244_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_233_1_VITIS_LOOP_239_3_VITIS_LOOP_242_4_VITIS_LOOP_245_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_243_3_VITIS_LOOP_246_4_VITIS_LOOP_249_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_238_1_VITIS_LOOP_244_3_VITIS_LOOP_247_4_VITIS_LOOP_250_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_239_1_VITIS_LOOP_245_3_VITIS_LOOP_248_4_VITIS_LOOP_251_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_261_1_VITIS_LOOP_267_3_VITIS_LOOP_270_4_VITIS_LOOP_273_5.vhd",
      "impl\/vhdl\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_in_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_out_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_out_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_220_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_222_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_223_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_226_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_228_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_229_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_278_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_281_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_282_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_284_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_285_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_287_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_288_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_288_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_289_2.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_291_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_294_3.vhd",
      "impl\/vhdl\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_295_3.vhd",
      "impl\/vhdl\/fwd_fft_ctrl_bus_s_axi.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_input_data1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_input_data1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_input_data1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_input_data1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_12.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_12_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_67.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_67_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_117_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_137_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_139_1.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_172_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6_in_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6_in_fft_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6_in_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6_in_fft_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6_in_fft_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6_in_fft_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_in_fft_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_out_fft_03.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_out_fft_03_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_in_fft_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_out_fft_03.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_out_fft_03_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_in_fft_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_in_fft_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_out_fft_03.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_out_fft_03_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_295_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_297_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_RF_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_RF_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3_ifmap_CF_M_value.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3_ifmap_CF_M_value_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc6.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc7.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc8.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc9.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc10.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc11.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc12.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc13.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc14.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc15.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc16.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc17.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc18.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc19.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc20.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc21.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc22.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc25.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc26.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc27.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc28.vhd",
      "impl\/vhdl\/fwd_fft_dataflow_parent_loop_proc29.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc13.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc16.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc17.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc21.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc22.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc29.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc30.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc31.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc32.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc34.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc35.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc45.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc46.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc47.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc48.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc49.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc50.vhd",
      "impl\/vhdl\/fwd_fft_entry_proc51.vhd",
      "impl\/vhdl\/fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fft.vhd",
      "impl\/vhdl\/fwd_fft_fft16.vhd",
      "impl\/vhdl\/fwd_fft_fft16_input_data.vhd",
      "impl\/vhdl\/fwd_fft_fft16_input_data_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft16_out_data_1.vhd",
      "impl\/vhdl\/fwd_fft_fft16_out_data_1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft16_out_data_6.vhd",
      "impl\/vhdl\/fwd_fft_fft16_out_data_6_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft20.vhd",
      "impl\/vhdl\/fwd_fft_fft20_out_data_1_M_real.vhd",
      "impl\/vhdl\/fwd_fft_fft20_out_data_1_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft22.vhd",
      "impl\/vhdl\/fwd_fft_fft22_out_data_1.vhd",
      "impl\/vhdl\/fwd_fft_fft22_out_data_1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft23.vhd",
      "impl\/vhdl\/fwd_fft_fft23_out_data_1.vhd",
      "impl\/vhdl\/fwd_fft_fft23_out_data_1_memcore.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Block_split5_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Block_split11_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_16_16.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_16_16_Pipeline_VITIS_LOOP_531_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_16_Pipeline_VITIS_LOOP_531_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_16_s.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_64_16.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_64_16_Pipeline_VITIS_LOOP_531_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_64_Pipeline_VITIS_LOOP_531_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_copy_param1_complex_float_64_s.vhd",
      "impl\/vhdl\/fwd_fft_fft_out_data_1_M_real.vhd",
      "impl\/vhdl\/fwd_fft_fft_out_data_1_M_real_memcore.vhd",
      "impl\/vhdl\/fwd_fft_fft_param1_15.vhd",
      "impl\/vhdl\/fwd_fft_fft_param1_Block_split25_proc8.vhd",
      "impl\/vhdl\/fwd_fft_fft_param1_Block_split25_proc9.vhd",
      "impl\/vhdl\/fwd_fft_fft_param1_Block_split25_proc918.vhd",
      "impl\/vhdl\/fwd_fft_fft_param1_s.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Block_split12_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_input_data1_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_out_data_12_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_out_data_63_i.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/fwd_fft_FFT_R_wrapper.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage9.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage9_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage9_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage10.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage10_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage10_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage10_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage11.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage11_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage11_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage11_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage12.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage12_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage12_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage12_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage13.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage13_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage13_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage13_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage14.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage14_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage14_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage14_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage15.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage15_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage15_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage16.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage16_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage16_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage17.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage17_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_imag25.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_real31.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage17_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage18.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage18_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage18_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage19.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage19_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage19_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage20.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage20_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage20_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage21.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage21_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage21_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage24.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage24_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage24_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage921.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage921_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage921_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1018.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1018_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1018_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1022.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1022_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1022_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1119.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1119_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_imag33.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_real42.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1119_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1123.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1123_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1123_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1220.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1220_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1220_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1224.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1224_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1224_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1321.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1321_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1321_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1325.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1325_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1325_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1422.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1422_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1422_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1426.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1426_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1426_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1523.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1523_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage1523_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_017.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_017_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_017_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_017_w_M_imag27.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_017_w_M_real38.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018_w_M_imag29.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_018_w_M_real40.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_020.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_020_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_020_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_020_w_M_value31.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_0_020_w_M_value_142.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_018.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_018_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_018_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_019.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_019_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_021.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_021_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_1_021_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_019.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_019_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_019_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_020.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_020_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_022.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_022_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_022_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_020.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_020_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_020_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_021.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_021_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_023.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_023_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_3_023_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_021.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_021_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_021_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_022.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_022_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_024.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_024_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_4_024_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_0.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_0_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_022.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_022_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_022_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_023.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_023_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_41_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_025.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_025_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_5_025_Pipeline_VITIS_LOOP_40_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_229.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_229_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_229_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_imag32.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_real41.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11325.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_imag33.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_real42.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11325_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11426.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11426_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11426_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11527.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11527_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11527_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11628.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11628_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_11628_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_SKIP_X.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_imag.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_real.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_39_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/fwd_fft_fft_syn_param1_32_32_16_1_1_17.vhd",
      "impl\/vhdl\/fwd_fft_fft_syn_param1_32_32_16_1_1_s.vhd",
      "impl\/vhdl\/fwd_fft_fft_syn_param1_32_32_64_1_1_17.vhd",
      "impl\/vhdl\/fwd_fft_fft_syn_param1_32_32_64_1_1_s.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w8_d2_S_x0.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w8_d2_S_x1.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w8_d3_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w16_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w16_d2_S_x0.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w16_d2_S_x1.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w24_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2_S_x0.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2_S_x1.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2_S_x2.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d620_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d1001_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d2560_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w32_d20480_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w40_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d16_S.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d16_S_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d64_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d64_A_x.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d64_A_x0.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d64_A_x1.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d620_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d1001_A.vhd",
      "impl\/vhdl\/fwd_fft_fifo_w64_d2560_A.vhd",
      "impl\/vhdl\/fwd_fft_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/fwd_fft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_gmem_m_axi.vhd",
      "impl\/vhdl\/fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hptosp_16ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_cons_y.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_gen_x.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_gen_y.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_272_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_274_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_277_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_279_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_280_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_335_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_339_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_340_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_343_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_345_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_346_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_386_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_388_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_389_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_393_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_394_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_395_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_417_2.vhd",
      "impl\/vhdl\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.vhd",
      "impl\/vhdl\/fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_burst_buffer1.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_45_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_56_8_VITIS_LOOP_59_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_91_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_101_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_101_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_102_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_104_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_107_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_112_8_VITIS_LOOP_115_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_111_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_112_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_114_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_117_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_122_8_VITIS_LOOP_125_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_120_7_VITIS_LOOP_123_8_VITIS_LOOP_126_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_122_7_VITIS_LOOP_125_8_VITIS_LOOP_128_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_125_7_VITIS_LOOP_128_8_VITIS_LOOP_131_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_127_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_137_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_145_7_VITIS_LOOP_148_8_VITIS_LOOP_151_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_174_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_176_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_177_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_181_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_182_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_183_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_184_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_186_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_187_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_191_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_192_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_195_8_VITIS_LOOP_198_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_193_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_194_7_VITIS_LOOP_197_8_VITIS_LOOP_200_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_195_7_VITIS_LOOP_198_8_VITIS_LOOP_201_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_199_7_VITIS_LOOP_202_8_VITIS_LOOP_205_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_200_7_VITIS_LOOP_203_8_VITIS_LOOP_206_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_201_7_VITIS_LOOP_204_8_VITIS_LOOP_207_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_208_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_218_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_226_7_VITIS_LOOP_229_8_VITIS_LOOP_232_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.vhd",
      "impl\/vhdl\/fwd_fft_Mem_patch_Wr.vhd",
      "impl\/vhdl\/fwd_fft_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_16ns_32ns_48_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_16ns_32ns_48_2_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_24ns_40s_40_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_31ns_8ns_32_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_31ns_8ns_32_2_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_31ns_9s_32_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_31ns_9s_32_2_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_32ns_8ns_40_1_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_32ns_8ns_40_2_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_8ns_16ns_24_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_8ns_16s_16_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_8ns_24ns_32_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_16ns_8ns_24_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_16ns_24s_24_4_1.vhd",
      "impl\/vhdl\/fwd_fft_mul_mul_24ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_161_4_VITIS_LOOP_164_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_163_4_VITIS_LOOP_166_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_165_4_VITIS_LOOP_168_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_166_4_VITIS_LOOP_169_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_221_4_VITIS_LOOP_224_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_229_4_VITIS_LOOP_232_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_231_4_VITIS_LOOP_234_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_232_4_VITIS_LOOP_235_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_248_4_VITIS_LOOP_251_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_260_6_VITIS_LOOP_263_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_295_4_VITIS_LOOP_298_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_297_4_VITIS_LOOP_300_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_298_4_VITIS_LOOP_301_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_302_4_VITIS_LOOP_305_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_303_4_VITIS_LOOP_306_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_304_4_VITIS_LOOP_307_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_307_6_VITIS_LOOP_310_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_309_6_VITIS_LOOP_312_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_310_6_VITIS_LOOP_313_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_314_6_VITIS_LOOP_317_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_315_6_VITIS_LOOP_318_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_316_6_VITIS_LOOP_319_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_326_4_VITIS_LOOP_329_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_338_6_VITIS_LOOP_341_7.vhd",
      "impl\/vhdl\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.vhd",
      "impl\/vhdl\/fwd_fft_sptohp_32ns_16_2_no_dsp_1.vhd",
      "impl\/vhdl\/fwd_fft_start_for_Col_Wise_FFT_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_Col_Wise_Overlap_Gen_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft16_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_FFT_C_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_param1_Block_split25_proc8_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_param1_Block_split25_proc9_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_param1_Block_split25_proc918_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_FFT_R_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_FFT_R_wrapper_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_syn_param1_32_32_16_1_1_17_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_syn_param1_32_32_16_1_1_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_syn_param1_32_32_64_1_1_17_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_syn_param1_32_32_64_1_1_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_fft_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_Row_Wise_FFT_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_Row_Wise_Synch_U0.vhd",
      "impl\/vhdl\/fwd_fft_start_for_Transpose_U0.vhd",
      "impl\/vhdl\/fwd_fft_stream_2_buf.vhd",
      "impl\/vhdl\/fwd_fft_stream_2_buf17.vhd",
      "impl\/vhdl\/fwd_fft_stream_2_buf17_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_stream_2_buf18.vhd",
      "impl\/vhdl\/fwd_fft_stream_2_buf_Pipeline_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/fwd_fft_Transpose.vhd",
      "impl\/vhdl\/fwd_fft_urem_16ns_8ns_8_20_seq_1.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_176_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_177_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_177_7_proc_Pipeline_VITIS_LOOP_177_7.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_179_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_179_7_proc_Pipeline_VITIS_LOOP_179_7.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_181_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_181_7_proc_Pipeline_VITIS_LOOP_181_7.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_182_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_182_7_proc_Pipeline_VITIS_LOOP_182_7.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_184_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_184_8_proc_out_fft_M_imag_V.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_185_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_188_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_190_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_191_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_237_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_245_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_246_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_247_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_248_7_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_254_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_255_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_256_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_257_8_proc.vhd",
      "impl\/vhdl\/fwd_fft_VITIS_LOOP_258_8_proc.vhd",
      "impl\/vhdl\/Mem_patch_Wr.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3_ifmap_CF_M_real_memcore.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_parent_loop_proc1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_parent_loop_proc2.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_parent_loop_proc5.vhd",
      "impl\/vhdl\/Mem_patch_Wr_dataflow_parent_loop_proc6.vhd",
      "impl\/vhdl\/Mem_patch_Wr_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/Mem_patch_Wr_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/Mem_patch_Wr_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Mem_patch_Wr_ifmap_CF_M_real.vhd",
      "impl\/vhdl\/Mem_patch_Wr_ifmap_gen.vhd",
      "impl\/vhdl\/Mem_patch_Wr_ifmap_vec_write.vhd",
      "impl\/vhdl\/Mem_patch_Wr_ifmap_vec_write_Pipeline_VITIS_LOOP_567_1_VITIS_LOOP_570_2.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_558_4_VITIS_LOOP_561_5.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_560_4_VITIS_LOOP_563_5.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_561_4_VITIS_LOOP_564_5.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_569_6_VITIS_LOOP_572_7.vhd",
      "impl\/vhdl\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_570_6_VITIS_LOOP_573_7.vhd",
      "impl\/vhdl\/Mem_patch_Wr_mul_8ns_7ns_70_1_1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_mul_31ns_9s_32_2_1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/Mem_patch_Wr_VITIS_LOOP_561_4_proc.vhd",
      "impl\/vhdl\/Mem_patch_Wr_VITIS_LOOP_570_6_proc.vhd",
      "impl\/vhdl\/Mem_patch_Wr_VITIS_LOOP_570_6_proc_Pipeline_VITIS_LOOP_573_7.vhd",
      "impl\/vhdl\/patch_gen.vhd",
      "impl\/vhdl\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2.vhd",
      "impl\/vhdl\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2_burst_buffer1.vhd",
      "impl\/vhdl\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2_burst_buffer1_memcore.vhd",
      "impl\/vhdl\/patch_gen_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/patch_gen_dataflow_parent_loop_proc1.vhd",
      "impl\/vhdl\/patch_gen_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/patch_gen_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/patch_gen_mul_8ns_8ns_14_1_1.vhd",
      "impl\/vhdl\/patch_gen_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/patch_gen_mul_mul_8ns_16ns_24_4_1.vhd",
      "impl\/vhdl\/patch_gen_regslice_both.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_230_3_proc.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_254_6_proc.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_255_6_proc.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_255_6_proc_Pipeline_VITIS_LOOP_258_7_VITIS_LOOP_261_8.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_260_6_proc.vhd",
      "impl\/vhdl\/patch_gen_VITIS_LOOP_260_6_proc_Pipeline_VITIS_LOOP_263_7_VITIS_LOOP_266_8.vhd",
      "impl\/vhdl\/Rd_Mem.vhd",
      "impl\/vhdl\/Rd_Mem_burst_buffer1.vhd",
      "impl\/vhdl\/Rd_Mem_burst_buffer2.vhd",
      "impl\/vhdl\/Rd_Mem_control_s_axi.vhd",
      "impl\/vhdl\/Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2.vhd",
      "impl\/vhdl\/Rd_Mem_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/Rd_Mem_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Rd_Mem_gmem_m_axi.vhd",
      "impl\/vhdl\/Rd_Mem_mac_muladd_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/Rd_Mem_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/Rd_Mem_mul_mul_8ns_13ns_69_4_1.vhd",
      "impl\/vhdl\/Rd_Mem_mul_mul_8ns_14ns_69_4_1.vhd",
      "impl\/vhdl\/Rd_Mem_mul_mul_8ns_16ns_24_4_1.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_291_3_VITIS_LOOP_294_4.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_299_3_VITIS_LOOP_302_4.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_302_4.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_303_4.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_310_5_VITIS_LOOP_313_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_312_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_313_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_314_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_317_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_319_5_VITIS_LOOP_322_6.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_321_7_VITIS_LOOP_324_8_VITIS_LOOP_327_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_325_8_VITIS_LOOP_328_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_323_7_VITIS_LOOP_326_8_VITIS_LOOP_329_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_327_7_VITIS_LOOP_330_8_VITIS_LOOP_333_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_329_7_VITIS_LOOP_332_8_VITIS_LOOP_335_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_330_7_VITIS_LOOP_333_8_VITIS_LOOP_336_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_331_7_VITIS_LOOP_334_8_VITIS_LOOP_337_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_332_7_VITIS_LOOP_335_8_VITIS_LOOP_338_9.vhd",
      "impl\/vhdl\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_339_7_VITIS_LOOP_342_8_VITIS_LOOP_345_9.vhd",
      "impl\/vhdl\/Rd_Mem_urem_16ns_8ns_8_20_seq_1.vhd",
      "impl\/vhdl\/Rd_Mem_VITIS_LOOP_287_3_proc.vhd",
      "impl\/vhdl\/Rd_Mem_VITIS_LOOP_305_5_proc.vhd",
      "impl\/vhdl\/fwd_fft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_fft_write.v",
      "impl\/verilog\/compute_fft_write_flow_control_loop_pipe.v",
      "impl\/verilog\/compute_fft_write_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/compute_fft_write_out_fft_M_value.dat",
      "impl\/verilog\/compute_fft_write_out_fft_M_value.v",
      "impl\/verilog\/compute_fft_write_sptohp_32ns_16_2_no_dsp_1.v",
      "impl\/verilog\/fft.v",
      "impl\/verilog\/FFT_C.v",
      "impl\/verilog\/FFT_C_Block_split9_proc.v",
      "impl\/verilog\/FFT_C_buf_2_stream.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_input_data1.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_12.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_12_memcore.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_67.v",
      "impl\/verilog\/FFT_C_dataflow_in_loop_VITIS_LOOP_117_1_out_data_67_memcore.v",
      "impl\/verilog\/FFT_C_dataflow_parent_loop_proc.v",
      "impl\/verilog\/FFT_C_entry_proc.v",
      "impl\/verilog\/FFT_C_fft_stage.v",
      "impl\/verilog\/FFT_C_fft_stage_0_0.v",
      "impl\/verilog\/FFT_C_fft_stage_0_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_0_0_w_M_imag.dat",
      "impl\/verilog\/FFT_C_fft_stage_0_0_w_M_imag.v",
      "impl\/verilog\/FFT_C_fft_stage_0_0_w_M_real.dat",
      "impl\/verilog\/FFT_C_fft_stage_0_0_w_M_real.v",
      "impl\/verilog\/FFT_C_fft_stage_1_0.v",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_imag.dat",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_imag.v",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_real.dat",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_SKIP_X_w_M_real.v",
      "impl\/verilog\/FFT_C_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_2_0.v",
      "impl\/verilog\/FFT_C_fft_stage_2_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_3_0.v",
      "impl\/verilog\/FFT_C_fft_stage_3_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_4_0.v",
      "impl\/verilog\/FFT_C_fft_stage_4_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_5_0.v",
      "impl\/verilog\/FFT_C_fft_stage_5_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_imag.dat",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_imag.v",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_real.dat",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_SKIP_X_w_M_real.v",
      "impl\/verilog\/FFT_C_fft_stage_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_C_fifo_w8_d2_S.v",
      "impl\/verilog\/FFT_C_fifo_w16_d2_S.v",
      "impl\/verilog\/FFT_C_fifo_w24_d2_S.v",
      "impl\/verilog\/FFT_C_fifo_w32_d2_S.v",
      "impl\/verilog\/FFT_C_fifo_w40_d2_S.v",
      "impl\/verilog\/FFT_C_flow_control_loop_pipe.v",
      "impl\/verilog\/FFT_C_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FFT_C_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/FFT_C_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/FFT_C_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_input_data1.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_63.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc_input_data1_i.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc_out_data_12_i.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc_out_data_63_i.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/FFT_C_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/FFT_C_mul_24ns_40s_40_1_1.v",
      "impl\/verilog\/FFT_C_mul_mul_8ns_16s_16_4_1.v",
      "impl\/verilog\/FFT_C_mul_mul_16ns_8ns_24_4_1.v",
      "impl\/verilog\/FFT_C_mul_mul_16ns_24s_24_4_1.v",
      "impl\/verilog\/FFT_C_mul_mul_24ns_16ns_32_4_1.v",
      "impl\/verilog\/FFT_C_stream_2_buf.v",
      "impl\/verilog\/fft_fft_stage6.v",
      "impl\/verilog\/fft_fft_stage6_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage6_Pipeline_SKIP_X_w_M_imag12.dat",
      "impl\/verilog\/fft_fft_stage6_Pipeline_SKIP_X_w_M_imag12.v",
      "impl\/verilog\/fft_fft_stage6_Pipeline_SKIP_X_w_M_real16.dat",
      "impl\/verilog\/fft_fft_stage6_Pipeline_SKIP_X_w_M_real16.v",
      "impl\/verilog\/fft_fft_stage6_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage6_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fft_stage7.v",
      "impl\/verilog\/fft_fft_stage7_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage7_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage7_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fft_stage8.v",
      "impl\/verilog\/fft_fft_stage8_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage8_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage8_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fft_stage9.v",
      "impl\/verilog\/fft_fft_stage9_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage9_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage9_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fft_stage_1.v",
      "impl\/verilog\/fft_fft_stage_1_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage_1_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage_1_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fft_stage_2.v",
      "impl\/verilog\/fft_fft_stage_2_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_fft_stage_2_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_fft_stage_2_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fft_fifo_w16_d2_S.v",
      "impl\/verilog\/fft_fifo_w32_d2_S.v",
      "impl\/verilog\/fft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fft_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fft_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/fft_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fft_out_data_1.v",
      "impl\/verilog\/fft_out_data_1_memcore.v",
      "impl\/verilog\/FFT_R.v",
      "impl\/verilog\/FFT_R_bit_reversal.v",
      "impl\/verilog\/FFT_R_buf_2_stream.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_input_data1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_12.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_12_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_67.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_72_1_out_data_67_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_input_data1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_12.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_12_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_67.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_73_1_out_data_67_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_input_data1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_input_data1.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67.v",
      "impl\/verilog\/FFT_R_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore.v",
      "impl\/verilog\/FFT_R_dataflow_parent_loop_proc.v",
      "impl\/verilog\/FFT_R_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/FFT_R_fft_stage4.v",
      "impl\/verilog\/FFT_R_fft_stage4_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage4_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage4_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage4_w_M_imag14.dat",
      "impl\/verilog\/FFT_R_fft_stage4_w_M_imag14.v",
      "impl\/verilog\/FFT_R_fft_stage4_w_M_real19.dat",
      "impl\/verilog\/FFT_R_fft_stage4_w_M_real19.v",
      "impl\/verilog\/FFT_R_fft_stage5.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag13.dat",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag13.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag_V13.dat",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_imag_V13.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real18.dat",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real18.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real_V18.dat",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_SKIP_X_w_M_real_V18.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage5_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage6.v",
      "impl\/verilog\/FFT_R_fft_stage6_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage6_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage6_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage7.v",
      "impl\/verilog\/FFT_R_fft_stage7_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage7_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage7_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage8.v",
      "impl\/verilog\/FFT_R_fft_stage8_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage8_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage8_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage9.v",
      "impl\/verilog\/FFT_R_fft_stage9_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage9_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/FFT_R_fft_stage9_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_imag.dat",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_imag.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_real.dat",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_real.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_value.dat",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_value.v",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_value_1.dat",
      "impl\/verilog\/FFT_R_fft_stage_0_0_w_M_value_1.v",
      "impl\/verilog\/FFT_R_fft_stage_1_0.v",
      "impl\/verilog\/FFT_R_fft_stage_1_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_2_0.v",
      "impl\/verilog\/FFT_R_fft_stage_2_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_3_0.v",
      "impl\/verilog\/FFT_R_fft_stage_3_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_04.v",
      "impl\/verilog\/FFT_R_fft_stage_4_0.v",
      "impl\/verilog\/FFT_R_fft_stage_4_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_04_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_04_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_04_w_M_imag14.dat",
      "impl\/verilog\/FFT_R_fft_stage_04_w_M_imag14.v",
      "impl\/verilog\/FFT_R_fft_stage_04_w_M_real19.dat",
      "impl\/verilog\/FFT_R_fft_stage_04_w_M_real19.v",
      "impl\/verilog\/FFT_R_fft_stage_5_0.v",
      "impl\/verilog\/FFT_R_fft_stage_5_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/FFT_R_fft_stage_15.v",
      "impl\/verilog\/FFT_R_fft_stage_15_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_15_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_26.v",
      "impl\/verilog\/FFT_R_fft_stage_26_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_26_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_37.v",
      "impl\/verilog\/FFT_R_fft_stage_37_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_37_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_48.v",
      "impl\/verilog\/FFT_R_fft_stage_48_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_48_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fft_stage_59.v",
      "impl\/verilog\/FFT_R_fft_stage_59_Pipeline_SKIP_X.v",
      "impl\/verilog\/FFT_R_fft_stage_59_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/FFT_R_fifo_w8_d2_S.v",
      "impl\/verilog\/FFT_R_fifo_w16_d2_S.v",
      "impl\/verilog\/FFT_R_fifo_w32_d2_S.v",
      "impl\/verilog\/FFT_R_flow_control_loop_pipe.v",
      "impl\/verilog\/FFT_R_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FFT_R_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/FFT_R_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/FFT_R_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/FFT_R_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/FFT_R_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/FFT_R_mac_muladd_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/FFT_R_mac_mulsub_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/FFT_R_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/FFT_R_mul_mul_16ns_8ns_24_4_1.v",
      "impl\/verilog\/FFT_R_mul_mul_16s_16s_31_4_1.v",
      "impl\/verilog\/FFT_R_mul_mul_24ns_16ns_32_4_1.v",
      "impl\/verilog\/FFT_R_stream_2_buf.v",
      "impl\/verilog\/fft_stage.v",
      "impl\/verilog\/fft_stage_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_imag.dat",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_imag.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_real.dat",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_real.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value.dat",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value_1.dat",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_SKIP_X_w_M_value_1.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_38_1.v",
      "impl\/verilog\/fft_stage_fft_stage_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fft_stage_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fft_stage_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/fft_stage_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hadd_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hadd_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hmul_16ns_16ns_16_1_max_dsp_1.v",
      "impl\/verilog\/fft_stage_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/fft_stage_hmul_16ns_16ns_16_4_max_dsp_1.v",
      "impl\/verilog\/fft_stage_hsub_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fft_stage_hsub_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/fft_stage_w_M_real_0.dat",
      "impl\/verilog\/fft_stage_w_M_real_0.v",
      "impl\/verilog\/fwd_fft_bit_reversal.v",
      "impl\/verilog\/fwd_fft_bit_reversal19.v",
      "impl\/verilog\/fwd_fft_buf_2_stream.v",
      "impl\/verilog\/fwd_fft_buf_2_stream24.v",
      "impl\/verilog\/fwd_fft_buf_2_stream26.v",
      "impl\/verilog\/fwd_fft_Col_Wise_FFT.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_91_1_VITIS_LOOP_97_3_VITIS_LOOP_100_4_VITIS_LOOP_103_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_98_3_VITIS_LOOP_101_4_VITIS_LOOP_104_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_147_1_VITIS_LOOP_153_3_VITIS_LOOP_156_4_VITIS_LOOP_159_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_163_3_VITIS_LOOP_166_4_VITIS_LOOP_169_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_164_3_VITIS_LOOP_167_4_VITIS_LOOP_170_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_166_3_VITIS_LOOP_169_4_VITIS_LOOP_172_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_169_3_VITIS_LOOP_172_4_VITIS_LOOP_175_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_189_3_VITIS_LOOP_192_4_VITIS_LOOP_195_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_236_3_VITIS_LOOP_239_4_VITIS_LOOP_242_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_232_1_VITIS_LOOP_238_3_VITIS_LOOP_241_4_VITIS_LOOP_244_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_233_1_VITIS_LOOP_239_3_VITIS_LOOP_242_4_VITIS_LOOP_245_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_237_1_VITIS_LOOP_243_3_VITIS_LOOP_246_4_VITIS_LOOP_249_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_238_1_VITIS_LOOP_244_3_VITIS_LOOP_247_4_VITIS_LOOP_250_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_239_1_VITIS_LOOP_245_3_VITIS_LOOP_248_4_VITIS_LOOP_251_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_261_1_VITIS_LOOP_267_3_VITIS_LOOP_270_4_VITIS_LOOP_273_5.v",
      "impl\/verilog\/fwd_fft_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5.v",
      "impl\/verilog\/fwd_fft_compute_fft_write.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_in_fft_M_value.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_out_fft_M_real.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_281_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Loop_VITIS_LOOP_278_1_proc17_Pipeline_VITIS_LOOP_287_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_out_fft_M_real.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_out_fft_M_value.dat",
      "impl\/verilog\/fwd_fft_compute_fft_write_out_fft_M_value.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_220_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_222_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_223_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_226_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_228_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_229_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_278_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_281_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_282_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_284_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_285_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_287_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_288_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_288_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_289_2.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_291_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_294_3.v",
      "impl\/verilog\/fwd_fft_compute_fft_write_Pipeline_VITIS_LOOP_295_3.v",
      "impl\/verilog\/fwd_fft_ctrl_bus_s_axi.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_input_data1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_input_data1_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_12_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_74_1_out_data_67_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data1_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_input_data_rev2_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_13_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_89_1_out_data_68_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_input_data1_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_12_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_91_1_out_data_67_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_input_data1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_input_data1_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_12.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_12_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_67.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_93_1_out_data_67_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_117_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_137_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_139_1.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_172_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6_in_fft_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_173_6_in_fft_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6_in_fft_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_175_6_in_fft_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_177_6_in_fft_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6_in_fft_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_178_6_in_fft_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_in_fft_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_233_6_out_fft_03_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_in_fft_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_out_fft_03.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_241_6_out_fft_03_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_in_fft_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_out_fft_03.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_243_6_out_fft_03_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_in_fft_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_in_fft_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_out_fft_03.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_244_6_out_fft_03_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_295_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_297_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_300_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_302_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_303_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_324_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_326_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_329_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_331_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_332_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_358_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_362_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_363_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_366_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_368_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_369_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_387_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_391_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_392_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_395_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_397_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_398_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_409_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_411_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_412_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_416_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_417_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_418_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_419_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_438_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_RF_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_440_3_ifmap_RF_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_441_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_445_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_446_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_447_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_448_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3_ifmap_CF_M_value.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_469_3_ifmap_CF_M_value_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real.v",
      "impl\/verilog\/fwd_fft_dataflow_in_loop_VITIS_LOOP_471_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc6.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc7.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc8.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc9.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc10.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc11.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc12.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc13.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc14.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc15.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc16.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc17.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc18.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc19.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc20.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc21.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc22.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc25.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc26.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc27.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc28.v",
      "impl\/verilog\/fwd_fft_dataflow_parent_loop_proc29.v",
      "impl\/verilog\/fwd_fft_entry_proc.v",
      "impl\/verilog\/fwd_fft_entry_proc13.v",
      "impl\/verilog\/fwd_fft_entry_proc16.v",
      "impl\/verilog\/fwd_fft_entry_proc17.v",
      "impl\/verilog\/fwd_fft_entry_proc21.v",
      "impl\/verilog\/fwd_fft_entry_proc22.v",
      "impl\/verilog\/fwd_fft_entry_proc29.v",
      "impl\/verilog\/fwd_fft_entry_proc30.v",
      "impl\/verilog\/fwd_fft_entry_proc31.v",
      "impl\/verilog\/fwd_fft_entry_proc32.v",
      "impl\/verilog\/fwd_fft_entry_proc34.v",
      "impl\/verilog\/fwd_fft_entry_proc35.v",
      "impl\/verilog\/fwd_fft_entry_proc45.v",
      "impl\/verilog\/fwd_fft_entry_proc46.v",
      "impl\/verilog\/fwd_fft_entry_proc47.v",
      "impl\/verilog\/fwd_fft_entry_proc48.v",
      "impl\/verilog\/fwd_fft_entry_proc49.v",
      "impl\/verilog\/fwd_fft_entry_proc50.v",
      "impl\/verilog\/fwd_fft_entry_proc51.v",
      "impl\/verilog\/fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1.v",
      "impl\/verilog\/fwd_fft_fft.v",
      "impl\/verilog\/fwd_fft_fft16.v",
      "impl\/verilog\/fwd_fft_fft16_input_data.v",
      "impl\/verilog\/fwd_fft_fft16_input_data_memcore.v",
      "impl\/verilog\/fwd_fft_fft16_out_data_1.v",
      "impl\/verilog\/fwd_fft_fft16_out_data_1_memcore.v",
      "impl\/verilog\/fwd_fft_fft16_out_data_6.v",
      "impl\/verilog\/fwd_fft_fft16_out_data_6_memcore.v",
      "impl\/verilog\/fwd_fft_fft20.v",
      "impl\/verilog\/fwd_fft_fft20_out_data_1_M_real.v",
      "impl\/verilog\/fwd_fft_fft20_out_data_1_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_fft22.v",
      "impl\/verilog\/fwd_fft_fft22_out_data_1.v",
      "impl\/verilog\/fwd_fft_fft22_out_data_1_memcore.v",
      "impl\/verilog\/fwd_fft_fft23.v",
      "impl\/verilog\/fwd_fft_fft23_out_data_1.v",
      "impl\/verilog\/fwd_fft_fft23_out_data_1_memcore.v",
      "impl\/verilog\/fwd_fft_FFT_C.v",
      "impl\/verilog\/fwd_fft_FFT_C_Block_split5_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Block_split11_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_input_data1_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_12_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_out_data_63_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_118_1_proc_Pipeline_VITIS_LOOP_63_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_131_1_proc_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_133_1_proc_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_input_data1_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_out_data_12_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_out_data_63_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_134_1_proc_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_input_data1_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_63_i.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_16_16.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_16_16_Pipeline_VITIS_LOOP_531_1.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_16_Pipeline_VITIS_LOOP_531_1.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_16_s.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_64_16.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_64_16_Pipeline_VITIS_LOOP_531_1.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_64_Pipeline_VITIS_LOOP_531_1.v",
      "impl\/verilog\/fwd_fft_fft_copy_param1_complex_float_64_s.v",
      "impl\/verilog\/fwd_fft_fft_out_data_1_M_real.v",
      "impl\/verilog\/fwd_fft_fft_out_data_1_M_real_memcore.v",
      "impl\/verilog\/fwd_fft_fft_param1_15.v",
      "impl\/verilog\/fwd_fft_fft_param1_Block_split25_proc8.v",
      "impl\/verilog\/fwd_fft_fft_param1_Block_split25_proc9.v",
      "impl\/verilog\/fwd_fft_fft_param1_Block_split25_proc918.v",
      "impl\/verilog\/fwd_fft_fft_param1_s.v",
      "impl\/verilog\/fwd_fft_FFT_R.v",
      "impl\/verilog\/fwd_fft_FFT_R_Block_split12_proc.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_input_data1_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_63_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_input_data1_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_out_data_12_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_out_data_63_i.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_FFT_R_Loop_VITIS_LOOP_93_1_proc_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/fwd_fft_FFT_R_wrapper.v",
      "impl\/verilog\/fwd_fft_fft_stage.v",
      "impl\/verilog\/fwd_fft_fft_stage9.v",
      "impl\/verilog\/fwd_fft_fft_stage9_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage9_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage10.v",
      "impl\/verilog\/fwd_fft_fft_stage10_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage10_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage10_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage11.v",
      "impl\/verilog\/fwd_fft_fft_stage11_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage11_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage11_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage12.v",
      "impl\/verilog\/fwd_fft_fft_stage12_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage12_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage12_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage13.v",
      "impl\/verilog\/fwd_fft_fft_stage13_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage13_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage13_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage14.v",
      "impl\/verilog\/fwd_fft_fft_stage14_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage14_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage14_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage15.v",
      "impl\/verilog\/fwd_fft_fft_stage15_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage15_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage16.v",
      "impl\/verilog\/fwd_fft_fft_stage16_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage16_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage17.v",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_imag25.dat",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_imag25.v",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_real31.dat",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_SKIP_X_w_M_real31.v",
      "impl\/verilog\/fwd_fft_fft_stage17_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage18.v",
      "impl\/verilog\/fwd_fft_fft_stage18_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage18_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage19.v",
      "impl\/verilog\/fwd_fft_fft_stage19_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage19_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage20.v",
      "impl\/verilog\/fwd_fft_fft_stage20_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage20_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage21.v",
      "impl\/verilog\/fwd_fft_fft_stage21_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage21_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage23.v",
      "impl\/verilog\/fwd_fft_fft_stage23_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage23_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage24.v",
      "impl\/verilog\/fwd_fft_fft_stage24_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage24_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage921.v",
      "impl\/verilog\/fwd_fft_fft_stage921_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage921_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1018.v",
      "impl\/verilog\/fwd_fft_fft_stage1018_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1018_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1022.v",
      "impl\/verilog\/fwd_fft_fft_stage1022_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1022_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1119.v",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_imag33.dat",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_imag33.v",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_real42.dat",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_SKIP_X_w_M_real42.v",
      "impl\/verilog\/fwd_fft_fft_stage1119_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1123.v",
      "impl\/verilog\/fwd_fft_fft_stage1123_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1123_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1220.v",
      "impl\/verilog\/fwd_fft_fft_stage1220_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1220_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1224.v",
      "impl\/verilog\/fwd_fft_fft_stage1224_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1224_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1321.v",
      "impl\/verilog\/fwd_fft_fft_stage1321_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1321_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1325.v",
      "impl\/verilog\/fwd_fft_fft_stage1325_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1325_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1422.v",
      "impl\/verilog\/fwd_fft_fft_stage1422_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1422_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1426.v",
      "impl\/verilog\/fwd_fft_fft_stage1426_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1426_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage1523.v",
      "impl\/verilog\/fwd_fft_fft_stage1523_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage1523_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_017.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_w_M_imag27.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_w_M_imag27.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_w_M_real38.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_017_w_M_real38.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_w_M_imag29.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_w_M_imag29.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_w_M_real40.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_018_w_M_real40.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_020.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_w_M_value31.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_w_M_value31.v",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_w_M_value_142.dat",
      "impl\/verilog\/fwd_fft_fft_stage_0_020_w_M_value_142.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_018.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_018_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_018_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_019.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_019_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_019_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_021.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_021_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_1_021_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_019.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_019_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_019_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_020.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_020_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_020_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_022.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_022_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_022_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_2_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_020.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_020_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_020_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_021.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_021_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_021_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_023.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_023_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_3_023_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_021.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_021_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_021_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_022.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_022_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_022_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_024.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_024_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_4_024_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_0.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_0_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_0_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_022.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_022_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_022_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_023.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_023_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_023_Pipeline_VITIS_LOOP_41_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_025.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_025_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_5_025_Pipeline_VITIS_LOOP_40_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_113.v",
      "impl\/verilog\/fwd_fft_fft_stage_113_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_113_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_114.v",
      "impl\/verilog\/fwd_fft_fft_stage_114_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_114_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_115.v",
      "impl\/verilog\/fwd_fft_fft_stage_115_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_115_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_116.v",
      "impl\/verilog\/fwd_fft_fft_stage_116_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_116_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_228.v",
      "impl\/verilog\/fwd_fft_fft_stage_228_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_228_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_229.v",
      "impl\/verilog\/fwd_fft_fft_stage_229_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_229_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_imag32.dat",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_imag32.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_real41.dat",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_SKIP_X_w_M_real41.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11324_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11325.v",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_imag33.dat",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_imag33.v",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_real42.dat",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_SKIP_X_w_M_real42.v",
      "impl\/verilog\/fwd_fft_fft_stage_11325_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11425_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11426.v",
      "impl\/verilog\/fwd_fft_fft_stage_11426_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11426_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11526_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11527.v",
      "impl\/verilog\/fwd_fft_fft_stage_11527_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11527_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11627_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_11628.v",
      "impl\/verilog\/fwd_fft_fft_stage_11628_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_11628_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_SKIP_X.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_imag.dat",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_imag.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_real.dat",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_SKIP_X_w_M_real.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_36_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_39_1.v",
      "impl\/verilog\/fwd_fft_fft_stage_Pipeline_VITIS_LOOP_42_1.v",
      "impl\/verilog\/fwd_fft_fft_syn_param1_32_32_16_1_1_17.v",
      "impl\/verilog\/fwd_fft_fft_syn_param1_32_32_16_1_1_s.v",
      "impl\/verilog\/fwd_fft_fft_syn_param1_32_32_64_1_1_17.v",
      "impl\/verilog\/fwd_fft_fft_syn_param1_32_32_64_1_1_s.v",
      "impl\/verilog\/fwd_fft_fifo_w8_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w8_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w8_d2_S_x0.v",
      "impl\/verilog\/fwd_fft_fifo_w8_d2_S_x1.v",
      "impl\/verilog\/fwd_fft_fifo_w8_d3_S.v",
      "impl\/verilog\/fwd_fft_fifo_w16_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w16_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w16_d2_S_x0.v",
      "impl\/verilog\/fwd_fft_fifo_w16_d2_S_x1.v",
      "impl\/verilog\/fwd_fft_fifo_w24_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w24_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2_S_x0.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2_S_x1.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2_S_x2.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d3_S.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d620_A.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d1001_A.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d2560_A.v",
      "impl\/verilog\/fwd_fft_fifo_w32_d20480_A.v",
      "impl\/verilog\/fwd_fft_fifo_w40_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w40_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d2_S.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d2_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d5_S.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d7_S.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d16_S.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d16_S_x.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d64_A.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d64_A_x.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d64_A_x0.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d64_A_x1.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d620_A.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d1001_A.v",
      "impl\/verilog\/fwd_fft_fifo_w64_d2560_A.v",
      "impl\/verilog\/fwd_fft_flow_control_loop_pipe.v",
      "impl\/verilog\/fwd_fft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1.v",
      "impl\/verilog\/fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_gmem_m_axi.v",
      "impl\/verilog\/fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1.v",
      "impl\/verilog\/fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1.v",
      "impl\/verilog\/fwd_fft_hptosp_16ns_32_2_no_dsp_1.v",
      "impl\/verilog\/fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/fwd_fft_ifmap_cons_y.v",
      "impl\/verilog\/fwd_fft_ifmap_gen_x.v",
      "impl\/verilog\/fwd_fft_ifmap_gen_y.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_272_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_274_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_277_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_279_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_280_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_335_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_339_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_340_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_343_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_345_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_346_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_386_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_388_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_389_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_393_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_394_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_395_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_417_2.v",
      "impl\/verilog\/fwd_fft_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2.v",
      "impl\/verilog\/fwd_fft_mac_muladd_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_burst_buffer1.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_45_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_56_8_VITIS_LOOP_59_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_91_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_101_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_101_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_102_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_104_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_107_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_112_8_VITIS_LOOP_115_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_111_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_112_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_114_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_117_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_119_7_VITIS_LOOP_122_8_VITIS_LOOP_125_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_120_7_VITIS_LOOP_123_8_VITIS_LOOP_126_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_122_7_VITIS_LOOP_125_8_VITIS_LOOP_128_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_125_7_VITIS_LOOP_128_8_VITIS_LOOP_131_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_127_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_137_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_145_7_VITIS_LOOP_148_8_VITIS_LOOP_151_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_174_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_176_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_177_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_181_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_182_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_183_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_184_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_186_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_187_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_191_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_192_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_195_8_VITIS_LOOP_198_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_193_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_194_7_VITIS_LOOP_197_8_VITIS_LOOP_200_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_195_7_VITIS_LOOP_198_8_VITIS_LOOP_201_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_199_7_VITIS_LOOP_202_8_VITIS_LOOP_205_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_200_7_VITIS_LOOP_203_8_VITIS_LOOP_206_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_201_7_VITIS_LOOP_204_8_VITIS_LOOP_207_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_208_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_218_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_226_7_VITIS_LOOP_229_8_VITIS_LOOP_232_9.v",
      "impl\/verilog\/fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9.v",
      "impl\/verilog\/fwd_fft_Mem_patch_Wr.v",
      "impl\/verilog\/fwd_fft_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/fwd_fft_mul_16ns_32ns_48_1_1.v",
      "impl\/verilog\/fwd_fft_mul_16ns_32ns_48_2_1.v",
      "impl\/verilog\/fwd_fft_mul_24ns_40s_40_1_1.v",
      "impl\/verilog\/fwd_fft_mul_31ns_8ns_32_1_1.v",
      "impl\/verilog\/fwd_fft_mul_31ns_8ns_32_2_1.v",
      "impl\/verilog\/fwd_fft_mul_31ns_9s_32_1_1.v",
      "impl\/verilog\/fwd_fft_mul_31ns_9s_32_2_1.v",
      "impl\/verilog\/fwd_fft_mul_32ns_8ns_40_1_1.v",
      "impl\/verilog\/fwd_fft_mul_32ns_8ns_40_2_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_8ns_16ns_24_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_8ns_16s_16_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_8ns_24ns_32_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_16ns_8ns_24_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_16ns_24s_24_4_1.v",
      "impl\/verilog\/fwd_fft_mul_mul_24ns_16ns_32_4_1.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_163_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_161_4_VITIS_LOOP_164_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_163_4_VITIS_LOOP_166_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_165_4_VITIS_LOOP_168_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_166_4_VITIS_LOOP_169_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_221_4_VITIS_LOOP_224_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_229_4_VITIS_LOOP_232_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_231_4_VITIS_LOOP_234_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_FFT_Pipeline_VITIS_LOOP_232_4_VITIS_LOOP_235_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_248_4_VITIS_LOOP_251_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_260_6_VITIS_LOOP_263_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_295_4_VITIS_LOOP_298_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_297_4_VITIS_LOOP_300_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_298_4_VITIS_LOOP_301_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_302_4_VITIS_LOOP_305_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_303_4_VITIS_LOOP_306_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_304_4_VITIS_LOOP_307_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_307_6_VITIS_LOOP_310_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_309_6_VITIS_LOOP_312_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_310_6_VITIS_LOOP_313_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_314_6_VITIS_LOOP_317_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_315_6_VITIS_LOOP_318_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_316_6_VITIS_LOOP_319_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_326_4_VITIS_LOOP_329_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_338_6_VITIS_LOOP_341_7.v",
      "impl\/verilog\/fwd_fft_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7.v",
      "impl\/verilog\/fwd_fft_sptohp_32ns_16_2_no_dsp_1.v",
      "impl\/verilog\/fwd_fft_start_for_Col_Wise_FFT_U0.v",
      "impl\/verilog\/fwd_fft_start_for_Col_Wise_Overlap_Gen_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft16_U0.v",
      "impl\/verilog\/fwd_fft_start_for_FFT_C_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_param1_Block_split25_proc8_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_param1_Block_split25_proc9_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_param1_Block_split25_proc918_U0.v",
      "impl\/verilog\/fwd_fft_start_for_FFT_R_U0.v",
      "impl\/verilog\/fwd_fft_start_for_FFT_R_wrapper_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_syn_param1_32_32_16_1_1_17_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_syn_param1_32_32_16_1_1_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_syn_param1_32_32_64_1_1_17_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_syn_param1_32_32_64_1_1_U0.v",
      "impl\/verilog\/fwd_fft_start_for_fft_U0.v",
      "impl\/verilog\/fwd_fft_start_for_Row_Wise_FFT_U0.v",
      "impl\/verilog\/fwd_fft_start_for_Row_Wise_Synch_U0.v",
      "impl\/verilog\/fwd_fft_start_for_Transpose_U0.v",
      "impl\/verilog\/fwd_fft_stream_2_buf.v",
      "impl\/verilog\/fwd_fft_stream_2_buf17.v",
      "impl\/verilog\/fwd_fft_stream_2_buf17_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_stream_2_buf18.v",
      "impl\/verilog\/fwd_fft_stream_2_buf_Pipeline_VITIS_LOOP_52_1.v",
      "impl\/verilog\/fwd_fft_Transpose.v",
      "impl\/verilog\/fwd_fft_urem_16ns_8ns_8_20_seq_1.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_176_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_177_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_177_7_proc_Pipeline_VITIS_LOOP_177_7.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_179_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_179_7_proc_Pipeline_VITIS_LOOP_179_7.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_181_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_181_7_proc_Pipeline_VITIS_LOOP_181_7.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_182_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_182_7_proc_Pipeline_VITIS_LOOP_182_7.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_184_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_184_8_proc_out_fft_M_imag_V.dat",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_184_8_proc_out_fft_M_imag_V.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_185_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_188_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_190_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_191_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_237_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_245_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_246_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_247_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_248_7_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_254_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_255_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_256_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_257_8_proc.v",
      "impl\/verilog\/fwd_fft_VITIS_LOOP_258_8_proc.v",
      "impl\/verilog\/Mem_patch_Wr.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_595_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3_ifmap_CF_M_real.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_596_3_ifmap_CF_M_real_memcore.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_parent_loop_proc.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_parent_loop_proc1.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_parent_loop_proc2.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_parent_loop_proc5.v",
      "impl\/verilog\/Mem_patch_Wr_dataflow_parent_loop_proc6.v",
      "impl\/verilog\/Mem_patch_Wr_fifo_w8_d2_S.v",
      "impl\/verilog\/Mem_patch_Wr_flow_control_loop_pipe.v",
      "impl\/verilog\/Mem_patch_Wr_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Mem_patch_Wr_ifmap_CF_M_real.v",
      "impl\/verilog\/Mem_patch_Wr_ifmap_gen.v",
      "impl\/verilog\/Mem_patch_Wr_ifmap_vec_write.v",
      "impl\/verilog\/Mem_patch_Wr_ifmap_vec_write_Pipeline_VITIS_LOOP_567_1_VITIS_LOOP_570_2.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_1.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_558_4_VITIS_LOOP_561_5.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_560_4_VITIS_LOOP_563_5.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_561_4_VITIS_LOOP_564_5.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_569_6_VITIS_LOOP_572_7.v",
      "impl\/verilog\/Mem_patch_Wr_Mem_patch_Wr_Pipeline_VITIS_LOOP_570_6_VITIS_LOOP_573_7.v",
      "impl\/verilog\/Mem_patch_Wr_mul_8ns_7ns_70_1_1.v",
      "impl\/verilog\/Mem_patch_Wr_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/Mem_patch_Wr_mul_31ns_9s_32_2_1.v",
      "impl\/verilog\/Mem_patch_Wr_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/Mem_patch_Wr_VITIS_LOOP_561_4_proc.v",
      "impl\/verilog\/Mem_patch_Wr_VITIS_LOOP_570_6_proc.v",
      "impl\/verilog\/Mem_patch_Wr_VITIS_LOOP_570_6_proc_Pipeline_VITIS_LOOP_573_7.v",
      "impl\/verilog\/patch_gen.v",
      "impl\/verilog\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2.v",
      "impl\/verilog\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2_burst_buffer1.v",
      "impl\/verilog\/patch_gen_dataflow_in_loop_VITIS_LOOP_226_2_burst_buffer1_memcore.v",
      "impl\/verilog\/patch_gen_dataflow_parent_loop_proc.v",
      "impl\/verilog\/patch_gen_dataflow_parent_loop_proc1.v",
      "impl\/verilog\/patch_gen_fifo_w32_d2_S.v",
      "impl\/verilog\/patch_gen_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/patch_gen_mul_8ns_8ns_14_1_1.v",
      "impl\/verilog\/patch_gen_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/patch_gen_mul_mul_8ns_16ns_24_4_1.v",
      "impl\/verilog\/patch_gen_regslice_both.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_230_3_proc.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_254_6_proc.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_255_6_proc.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_255_6_proc_Pipeline_VITIS_LOOP_258_7_VITIS_LOOP_261_8.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_260_6_proc.v",
      "impl\/verilog\/patch_gen_VITIS_LOOP_260_6_proc_Pipeline_VITIS_LOOP_263_7_VITIS_LOOP_266_8.v",
      "impl\/verilog\/Rd_Mem.v",
      "impl\/verilog\/Rd_Mem_burst_buffer1.v",
      "impl\/verilog\/Rd_Mem_burst_buffer2.v",
      "impl\/verilog\/Rd_Mem_control_s_axi.v",
      "impl\/verilog\/Rd_Mem_dataflow_in_loop_VITIS_LOOP_283_2.v",
      "impl\/verilog\/Rd_Mem_dataflow_parent_loop_proc.v",
      "impl\/verilog\/Rd_Mem_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Rd_Mem_gmem_m_axi.v",
      "impl\/verilog\/Rd_Mem_mac_muladd_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/Rd_Mem_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/Rd_Mem_mul_mul_8ns_13ns_69_4_1.v",
      "impl\/verilog\/Rd_Mem_mul_mul_8ns_14ns_69_4_1.v",
      "impl\/verilog\/Rd_Mem_mul_mul_8ns_16ns_24_4_1.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_291_3_VITIS_LOOP_294_4.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_299_3_VITIS_LOOP_302_4.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_302_4.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_303_4.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_310_5_VITIS_LOOP_313_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_312_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_313_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_314_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_317_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_319_5_VITIS_LOOP_322_6.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_321_7_VITIS_LOOP_324_8_VITIS_LOOP_327_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_325_8_VITIS_LOOP_328_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_323_7_VITIS_LOOP_326_8_VITIS_LOOP_329_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_326_7_VITIS_LOOP_329_8_VITIS_LOOP_332_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_327_7_VITIS_LOOP_330_8_VITIS_LOOP_333_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_329_7_VITIS_LOOP_332_8_VITIS_LOOP_335_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_330_7_VITIS_LOOP_333_8_VITIS_LOOP_336_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_331_7_VITIS_LOOP_334_8_VITIS_LOOP_337_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_332_7_VITIS_LOOP_335_8_VITIS_LOOP_338_9.v",
      "impl\/verilog\/Rd_Mem_Rd_Mem_Pipeline_VITIS_LOOP_339_7_VITIS_LOOP_342_8_VITIS_LOOP_345_9.v",
      "impl\/verilog\/Rd_Mem_urem_16ns_8ns_8_20_seq_1.v",
      "impl\/verilog\/Rd_Mem_VITIS_LOOP_287_3_proc.v",
      "impl\/verilog\/Rd_Mem_VITIS_LOOP_305_5_proc.v",
      "impl\/verilog\/fwd_fft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fwd_fft_v1_0\/data\/fwd_fft.mdd",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/data\/fwd_fft.tcl",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/xfwd_fft.c",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/xfwd_fft.h",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/xfwd_fft_hw.h",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/xfwd_fft_linux.c",
      "impl\/misc\/drivers\/fwd_fft_v1_0\/src\/xfwd_fft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/compute_fft_write_sptohp_32ns_16_2_no_dsp_1_ip.tcl",
      "impl\/misc\/FFT_C_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/FFT_C_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/FFT_C_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/FFT_R_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hadd_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hmul_16ns_16ns_16_1_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hsub_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stage_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fft_syn_param1_32_32_16_1_1_17_core_ip.tcl",
      "impl\/misc\/fwd_fft_fft_syn_param1_32_32_16_1_1_s_core_ip.tcl",
      "impl\/misc\/fwd_fft_fft_syn_param1_32_32_64_1_1_17_core_ip.tcl",
      "impl\/misc\/fwd_fft_fft_syn_param1_32_32_64_1_1_s_core_ip.tcl",
      "impl\/misc\/fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hptosp_16ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fwd_fft_sptohp_32ns_16_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/patch_gen.protoinst",
      ".debug\/fft_stage.protoinst",
      ".debug\/FFT_C.protoinst",
      ".debug\/fft.protoinst",
      ".debug\/Rd_Mem.protoinst",
      ".debug\/Mem_patch_Wr.protoinst",
      ".debug\/compute_fft_write.protoinst",
      ".debug\/FFT_R.protoinst",
      ".debug\/fwd_fft.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "compute_fft_write_sptohp_32ns_16_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name compute_fft_write_sptohp_32ns_16_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_C_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_C_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_C_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_C_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_C_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_C_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_R_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_R_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_R_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_R_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_R_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_R_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name FFT_R_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stage_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stage_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stage_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stage_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hadd_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hadd_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hadd_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hadd_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hmul_16ns_16ns_16_1_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hmul_16ns_16ns_16_1_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hmul_16ns_16ns_16_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hmul_16ns_16ns_16_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hsub_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hsub_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stage_hsub_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fft_stage_hsub_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fdiv_32ns_32ns_32_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fft_syn_param1_32_32_16_1_1_17_core_ip",
        "Vlnv": "xilinx.com:ip:xfft",
        "Params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_xtremedsp_slices CONFIG.channels 1 CONFIG.complex_mult_type use_mults_performance CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format floating_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 32 CONFIG.memory_options_data distributed_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors distributed_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 0 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 25 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 1 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 200 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 16 CONFIG.xk_index 0"
      },
      {
        "Name": "fwd_fft_fft_syn_param1_32_32_16_1_1_s_core_ip",
        "Vlnv": "xilinx.com:ip:xfft",
        "Params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_xtremedsp_slices CONFIG.channels 1 CONFIG.complex_mult_type use_mults_performance CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format floating_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 32 CONFIG.memory_options_data distributed_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors distributed_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 0 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 25 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 1 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 200 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 16 CONFIG.xk_index 0"
      },
      {
        "Name": "fwd_fft_fft_syn_param1_32_32_64_1_1_17_core_ip",
        "Vlnv": "xilinx.com:ip:xfft",
        "Params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_xtremedsp_slices CONFIG.channels 1 CONFIG.complex_mult_type use_mults_performance CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format floating_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 32 CONFIG.memory_options_data distributed_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors distributed_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 0 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 25 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 1 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 200 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 64 CONFIG.xk_index 0"
      },
      {
        "Name": "fwd_fft_fft_syn_param1_32_32_64_1_1_s_core_ip",
        "Vlnv": "xilinx.com:ip:xfft",
        "Params": "CONFIG.aclken true CONFIG.aresetn true CONFIG.butterfly_type use_xtremedsp_slices CONFIG.channels 1 CONFIG.complex_mult_type use_mults_performance CONFIG.cyclic_prefix_insertion 0 CONFIG.data_format floating_point CONFIG.implementation_options pipelined_streaming_io CONFIG.input_width 32 CONFIG.memory_options_data distributed_ram CONFIG.memory_options_hybrid 0 CONFIG.memory_options_phase_factors distributed_ram CONFIG.memory_options_reorder block_ram CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors 0 CONFIG.output_ordering natural_order CONFIG.ovflo 1 CONFIG.phase_factor_width 25 CONFIG.rounding_modes truncation CONFIG.run_time_configurable_transform_length 1 CONFIG.scaling_options scaled CONFIG.target_clock_frequency 200 CONFIG.throttle_scheme nonrealtime CONFIG.transform_length 64 CONFIG.xk_index 0"
      },
      {
        "Name": "fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hadd_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hadd_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hmul_16ns_16ns_16_1_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hmul_16ns_16ns_16_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hptosp_16ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fwd_fft_hptosp_16ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hsub_16ns_16ns_16_1_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hsub_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_hsub_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fwd_fft_sptohp_32ns_16_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name fwd_fft_sptohp_32ns_16_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl_bus": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_ctrl_bus_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_ctrl_bus_ARADDR",
        "s_axi_ctrl_bus_ARREADY",
        "s_axi_ctrl_bus_ARVALID",
        "s_axi_ctrl_bus_AWADDR",
        "s_axi_ctrl_bus_AWREADY",
        "s_axi_ctrl_bus_AWVALID",
        "s_axi_ctrl_bus_BREADY",
        "s_axi_ctrl_bus_BRESP",
        "s_axi_ctrl_bus_BVALID",
        "s_axi_ctrl_bus_RDATA",
        "s_axi_ctrl_bus_RREADY",
        "s_axi_ctrl_bus_RRESP",
        "s_axi_ctrl_bus_RVALID",
        "s_axi_ctrl_bus_WDATA",
        "s_axi_ctrl_bus_WREADY",
        "s_axi_ctrl_bus_WSTRB",
        "s_axi_ctrl_bus_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x14",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in2_1",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 31 to 0 of in2"
            }]
        },
        {
          "offset": "0x20",
          "name": "in2_2",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 63 to 32 of in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "ctrl1_reg",
          "access": "W",
          "description": "Data signal of ctrl1_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl1_reg",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl1_reg"
            }]
        },
        {
          "offset": "0x3c",
          "name": "ctrl2_reg",
          "access": "W",
          "description": "Data signal of ctrl2_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl2_reg",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl2_reg"
            }]
        },
        {
          "offset": "0x44",
          "name": "layer1_reg",
          "access": "W",
          "description": "Data signal of layer1_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer1_reg",
              "access": "W",
              "description": "Bit 31 to 0 of layer1_reg"
            }]
        },
        {
          "offset": "0x4c",
          "name": "layer2_reg",
          "access": "W",
          "description": "Data signal of layer2_reg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer2_reg",
              "access": "W",
              "description": "Bit 31 to 0 of layer2_reg"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "ctrl1_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "ctrl2_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "layer1_reg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "layer2_reg"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl_bus:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fwd_fft",
      "Instances": [
        {
          "ModuleName": "Mem_Patch_Gen",
          "InstanceName": "Mem_Patch_Gen_U0",
          "Instances": [
            {
              "ModuleName": "Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4",
              "InstanceName": "grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260"
            },
            {
              "ModuleName": "Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9",
              "InstanceName": "grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270"
            },
            {
              "ModuleName": "Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6",
              "InstanceName": "grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286"
            }
          ]
        },
        {
          "ModuleName": "Col_Wise_Overlap_Gen",
          "InstanceName": "Col_Wise_Overlap_Gen_U0",
          "Instances": [{
              "ModuleName": "Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5",
              "InstanceName": "grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116"
            }]
        },
        {
          "ModuleName": "FFT_R",
          "InstanceName": "FFT_R_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc11",
              "InstanceName": "grp_dataflow_parent_loop_proc11_fu_112",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_91_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_91_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "stream_2_buf17",
                      "InstanceName": "stream_2_buf17_U0"
                    },
                    {
                      "ModuleName": "fft_stage_0_018",
                      "InstanceName": "fft_stage_0_018_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_0_018_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66"
                        },
                        {
                          "ModuleName": "fft_stage_0_018_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_1_019",
                      "InstanceName": "fft_stage_1_019_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_1_019_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_1_019_Pipeline_SKIP_X_fu_48"
                        },
                        {
                          "ModuleName": "fft_stage_1_019_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1_fu_61"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_2_020",
                      "InstanceName": "fft_stage_2_020_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_2_020_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_2_020_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_2_020_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_3_021",
                      "InstanceName": "fft_stage_3_021_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_3_021_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_3_021_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_3_021_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_4_022",
                      "InstanceName": "fft_stage_4_022_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_4_022_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_4_022_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_4_022_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_5_023",
                      "InstanceName": "fft_stage_5_023_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_5_023_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46"
                        },
                        {
                          "ModuleName": "fft_stage_5_023_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59"
                        }
                      ]
                    },
                    {
                      "ModuleName": "buf_2_stream24",
                      "InstanceName": "buf_2_stream24_U0"
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "Row_Wise_Synch",
          "InstanceName": "Row_Wise_Synch_U0",
          "Instances": [
            {
              "ModuleName": "Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5",
              "InstanceName": "grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152"
            },
            {
              "ModuleName": "Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7",
              "InstanceName": "grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161"
            }
          ]
        },
        {
          "ModuleName": "Transpose",
          "InstanceName": "Transpose_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc15",
              "InstanceName": "grp_dataflow_parent_loop_proc15_fu_82",
              "Instances": [{
                  "ModuleName": "dataflow_parent_loop_proc14",
                  "InstanceName": "dataflow_parent_loop_proc14_U0",
                  "Instances": [{
                      "ModuleName": "dataflow_parent_loop_proc",
                      "InstanceName": "dataflow_parent_loop_proc_U0",
                      "Instances": [{
                          "ModuleName": "dataflow_in_loop_VITIS_LOOP_442_3",
                          "InstanceName": "dataflow_in_loop_VITIS_LOOP_442_3_U0",
                          "Instances": [
                            {
                              "ModuleName": "ifmap_gen_x",
                              "InstanceName": "ifmap_gen_x_U0"
                            },
                            {
                              "ModuleName": "ifmap_cons_y",
                              "InstanceName": "ifmap_cons_y_U0"
                            }
                          ]
                        }]
                    }]
                }]
            }]
        },
        {
          "ModuleName": "FFT_C",
          "InstanceName": "FFT_C_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc12",
              "InstanceName": "grp_dataflow_parent_loop_proc12_fu_106",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_139_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_139_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "stream_2_buf",
                      "InstanceName": "stream_2_buf_U0"
                    },
                    {
                      "ModuleName": "fft_stage_0_0",
                      "InstanceName": "fft_stage_0_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_0_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1_fu_66"
                        },
                        {
                          "ModuleName": "fft_stage_0_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_0_0_Pipeline_SKIP_X_fu_75"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_1_0",
                      "InstanceName": "fft_stage_1_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_1_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48"
                        },
                        {
                          "ModuleName": "fft_stage_1_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_2_0",
                      "InstanceName": "fft_stage_2_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_2_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_2_0_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_2_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_3_0",
                      "InstanceName": "fft_stage_3_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_3_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_3_0_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_3_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_4_0",
                      "InstanceName": "fft_stage_4_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_4_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_4_0_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_4_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_5_0",
                      "InstanceName": "fft_stage_5_0_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_5_0_Pipeline_SKIP_X",
                          "InstanceName": "grp_fft_stage_5_0_Pipeline_SKIP_X_fu_50"
                        },
                        {
                          "ModuleName": "fft_stage_5_0_Pipeline_VITIS_LOOP_40_1",
                          "InstanceName": "grp_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1_fu_63"
                        }
                      ]
                    },
                    {
                      "ModuleName": "buf_2_stream",
                      "InstanceName": "buf_2_stream_U0"
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "entry_proc47",
          "InstanceName": "entry_proc47_U0"
        },
        {
          "ModuleName": "Mem_patch_Wr",
          "InstanceName": "Mem_patch_Wr_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc16",
              "InstanceName": "grp_dataflow_parent_loop_proc16_fu_70",
              "Instances": [{
                  "ModuleName": "dataflow_parent_loop_proc13",
                  "InstanceName": "dataflow_parent_loop_proc13_U0",
                  "Instances": [{
                      "ModuleName": "dataflow_parent_loop_proc10",
                      "InstanceName": "dataflow_parent_loop_proc10_U0",
                      "Instances": [{
                          "ModuleName": "dataflow_in_loop_VITIS_LOOP_471_3",
                          "InstanceName": "dataflow_in_loop_VITIS_LOOP_471_3_U0",
                          "Instances": [
                            {
                              "ModuleName": "ifmap_gen_y",
                              "InstanceName": "ifmap_gen_y_U0"
                            },
                            {
                              "ModuleName": "entry_proc",
                              "InstanceName": "entry_proc_U0"
                            },
                            {
                              "ModuleName": "ifmap_vec_write",
                              "InstanceName": "ifmap_vec_write_U0",
                              "Instances": [{
                                  "ModuleName": "ifmap_vec_write_Pipeline_VITIS_LOOP_419_2",
                                  "InstanceName": "grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107"
                                }]
                            }
                          ]
                        }]
                    }]
                }]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc47": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mem_Patch_Gen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Col_Wise_Overlap_Gen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stream_2_buf17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_018_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_018_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_018": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_019_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_019_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_019": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_020_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_020_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_020": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_021_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_021_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_021": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_022_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_022_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_022": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_023_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_023_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_023": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buf_2_stream24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_91_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_R": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Row_Wise_Synch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ifmap_gen_x": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ifmap_cons_y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_442_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Transpose": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stream_2_buf": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_0_Pipeline_SKIP_X": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_0_Pipeline_VITIS_LOOP_40_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buf_2_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_139_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_C": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "ifmap_gen_y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ifmap_vec_write_Pipeline_VITIS_LOOP_419_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ifmap_vec_write": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_471_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mem_patch_Wr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fwd_fft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc47": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "17",
          "LatencyWorst": "31",
          "PipelineIIMin": "4",
          "PipelineIIMax": "31",
          "PipelineII": "4 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_210_4",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "29",
            "Latency": "2 ~ 29",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "246",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "17",
          "LatencyWorst": "31",
          "PipelineIIMin": "4",
          "PipelineIIMax": "31",
          "PipelineII": "4 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_220_6",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "29",
            "Latency": "2 ~ 29",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "261",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "246",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "398",
          "LatencyWorst": "3142",
          "PipelineIIMin": "3",
          "PipelineIIMax": "3142",
          "PipelineII": "3 ~ 3142",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.961"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "3140",
            "Latency": "1 ~ 3140",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "610",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2611",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Mem_Patch_Gen": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4076",
          "LatencyWorst": "206212",
          "PipelineIIMin": "4",
          "PipelineIIMax": "206212",
          "PipelineII": "4 ~ 206212",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_192_1_VITIS_LOOP_195_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "206208",
            "Latency": "0 ~ 206208",
            "PipelineII": "",
            "PipelineDepthMin": "8",
            "PipelineDepthMax": "4296",
            "PipelineDepth": "8 ~ 4296",
            "Loops": [
              {
                "Name": "VITIS_LOOP_207_3",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "574",
                "Latency": "2 ~ 574",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "41",
                "PipelineDepth": "2 ~ 41"
              },
              {
                "Name": "VITIS_LOOP_217_5",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "574",
                "Latency": "2 ~ 574",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "41",
                "PipelineDepth": "2 ~ 41"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1787",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4368",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3587",
          "LatencyWorst": "172035",
          "PipelineIIMin": "3",
          "PipelineIIMax": "172035",
          "PipelineII": "3 ~ 172035",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "172033",
            "Latency": "1 ~ 172033",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "150",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "608",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Col_Wise_Overlap_Gen": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "3597",
          "LatencyWorst": "172045",
          "PipelineIIMin": "13",
          "PipelineIIMax": "172045",
          "PipelineII": "13 ~ 172045",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "675",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1006",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "stream_2_buf17": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "18",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.356"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16",
            "Latency": "0 ~ 16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_018_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "25",
          "PipelineIIMin": "2",
          "PipelineIIMax": "25",
          "PipelineII": "2 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "23",
            "Latency": "0 ~ 23",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1499",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1015",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_018_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_018": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "16",
          "LatencyWorst": "27",
          "PipelineIIMin": "4",
          "PipelineIIMax": "27",
          "PipelineII": "4 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1640",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1407",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_019_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1308",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_019_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_019": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1706",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1591",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_020_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_020_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_020": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1652",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_021_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_021_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_021": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1660",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_022_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1371",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_022_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_022": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1655",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_023_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "25",
          "PipelineIIMin": "2",
          "PipelineIIMax": "25",
          "PipelineII": "2 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "23",
            "Latency": "0 ~ 23",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1621",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1371",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_023_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_023": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "26",
          "PipelineIIMin": "3",
          "PipelineIIMax": "26",
          "PipelineII": "3 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1664",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1646",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buf_2_stream24": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "18",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16",
            "Latency": "0 ~ 16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_91_1": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "118",
          "LatencyWorst": "204",
          "PipelineIIMin": "5",
          "PipelineIIMax": "28",
          "PipelineII": "5 ~ 28",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "10879",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10509",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc11": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "91496",
          "LatencyWorst": "301235",
          "PipelineIIMin": "28",
          "PipelineIIMax": "301235",
          "PipelineII": "28 ~ 301235",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_1",
            "TripCount": "",
            "LatencyMin": "27",
            "LatencyMax": "301234",
            "Latency": "27 ~ 301234",
            "PipelineII": "",
            "PipelineDepthMin": "27",
            "PipelineDepthMax": "301234",
            "PipelineDepth": "27 ~ 301234"
          }],
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "11387",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10629",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "FFT_R": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "91504",
          "LatencyWorst": "301243",
          "PipelineIIMin": "36",
          "PipelineIIMax": "301243",
          "PipelineII": "36 ~ 301243",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "122",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "11497",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10819",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "34",
          "PipelineIIMin": "2",
          "PipelineIIMax": "34",
          "PipelineII": "2 ~ 34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_328_4_VITIS_LOOP_331_5",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "32",
            "Latency": "0 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "58",
          "LatencyWorst": "226",
          "PipelineIIMin": "2",
          "PipelineIIMax": "226",
          "PipelineII": "2 ~ 226",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_340_6_VITIS_LOOP_343_7",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "224",
            "Latency": "0 ~ 224",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "93",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "304",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Row_Wise_Synch": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "4741",
          "LatencyWorst": "204293",
          "PipelineIIMin": "5",
          "PipelineIIMax": "204293",
          "PipelineII": "5 ~ 204293",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "204288",
            "Latency": "0 ~ 204288",
            "PipelineII": "",
            "PipelineDepthMin": "10",
            "PipelineDepthMax": "266",
            "PipelineDepth": "10 ~ 266"
          }],
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "713",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1138",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ifmap_gen_x": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "66",
          "LatencyWorst": "258",
          "PipelineIIMin": "2",
          "PipelineIIMax": "258",
          "PipelineII": "2 ~ 258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_370_1_VITIS_LOOP_373_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "256",
            "Latency": "0 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "87",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ifmap_cons_y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "259",
          "PipelineIIMin": "2",
          "PipelineIIMax": "259",
          "PipelineII": "2 ~ 259",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.525"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_385_1_VITIS_LOOP_388_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "257",
            "Latency": "0 ~ 257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "49",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "239",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_442_3": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "134",
          "LatencyWorst": "518",
          "PipelineIIMin": "3",
          "PipelineIIMax": "260",
          "PipelineII": "3 ~ 260",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "238",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "601",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "613",
          "LatencyWorst": "4421",
          "PipelineIIMin": "5",
          "PipelineIIMax": "4421",
          "PipelineII": "5 ~ 4421",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_442_3",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "4420",
            "Latency": "4 ~ 4420",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "4420",
            "PipelineDepth": "4 ~ 4420"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "374",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "649",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc14": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4913",
          "LatencyWorst": "70753",
          "PipelineIIMin": "1",
          "PipelineIIMax": "70753",
          "PipelineII": "1 ~ 70753",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_439_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "70752",
            "Latency": "0 ~ 70752",
            "PipelineII": "",
            "PipelineDepthMin": "0",
            "PipelineDepthMax": "70752",
            "PipelineDepth": "0 ~ 70752"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "510",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "697",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc15": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4915",
          "LatencyWorst": "212263",
          "PipelineIIMin": "1",
          "PipelineIIMax": "212263",
          "PipelineII": "1 ~ 212263",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_436_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "212262",
            "Latency": "0 ~ 212262",
            "PipelineII": "",
            "PipelineDepthMin": "0",
            "PipelineDepthMax": "212262",
            "PipelineDepth": "0 ~ 212262"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "770",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "769",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Transpose": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "4916",
          "LatencyWorst": "212264",
          "PipelineIIMin": "2",
          "PipelineIIMax": "212264",
          "PipelineII": "2 ~ 212264",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "809",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "879",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "stream_2_buf": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "18",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.356"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16",
            "Latency": "0 ~ 16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "25",
          "PipelineIIMin": "2",
          "PipelineIIMax": "25",
          "PipelineII": "2 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "23",
            "Latency": "0 ~ 23",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1499",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1015",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_0_0": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "16",
          "LatencyWorst": "27",
          "PipelineIIMin": "4",
          "PipelineIIMax": "27",
          "PipelineII": "4 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1640",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1407",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1308",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1706",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1591",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1652",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1660",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "22",
          "LatencyWorst": "26",
          "PipelineIIMin": "2",
          "PipelineIIMax": "26",
          "PipelineII": "2 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "24",
            "Latency": "0 ~ 24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1631",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1371",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "27",
          "PipelineIIMin": "3",
          "PipelineIIMax": "27",
          "PipelineII": "3 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1690",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1655",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_0_Pipeline_SKIP_X": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "25",
          "PipelineIIMin": "2",
          "PipelineIIMax": "25",
          "PipelineII": "2 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "23",
            "Latency": "0 ~ 23",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1621",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1371",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_0_Pipeline_VITIS_LOOP_40_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "15",
          "LatencyWorst": "26",
          "PipelineIIMin": "3",
          "PipelineIIMax": "26",
          "PipelineII": "3 ~ 26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1664",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1646",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buf_2_stream": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "10",
          "LatencyWorst": "18",
          "PipelineIIMin": "2",
          "PipelineIIMax": "18",
          "PipelineII": "2 ~ 18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_80_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16",
            "Latency": "0 ~ 16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_139_1": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "118",
          "LatencyWorst": "204",
          "PipelineIIMin": "5",
          "PipelineIIMax": "28",
          "PipelineII": "5 ~ 28",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "10879",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10509",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc12": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "91496",
          "LatencyWorst": "301235",
          "PipelineIIMin": "28",
          "PipelineIIMax": "301235",
          "PipelineII": "28 ~ 301235",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_139_1",
            "TripCount": "",
            "LatencyMin": "27",
            "LatencyMax": "301234",
            "Latency": "27 ~ 301234",
            "PipelineII": "",
            "PipelineDepthMin": "27",
            "PipelineDepthMax": "301234",
            "PipelineDepth": "27 ~ 301234"
          }],
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "120",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "11387",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10629",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "FFT_C": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "91504",
          "LatencyWorst": "301243",
          "PipelineIIMin": "36",
          "PipelineIIMax": "301243",
          "PipelineII": "36 ~ 301243",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.708"
        },
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "122",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "7",
          "FF": "11496",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "10810",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ifmap_gen_y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "66",
          "LatencyWorst": "258",
          "PipelineIIMin": "2",
          "PipelineIIMax": "258",
          "PipelineII": "2 ~ 258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_400_1_VITIS_LOOP_403_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "256",
            "Latency": "0 ~ 256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "91",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1151",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ifmap_vec_write_Pipeline_VITIS_LOOP_419_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "5",
          "LatencyWorst": "7",
          "PipelineIIMin": "4",
          "PipelineIIMax": "7",
          "PipelineII": "4 ~ 7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_419_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "5",
            "Latency": "2 ~ 5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "262",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "270",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ifmap_vec_write": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "66",
          "LatencyWorst": "291",
          "PipelineIIMin": "1",
          "PipelineIIMax": "291",
          "PipelineII": "1 ~ 291",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_416_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "288",
            "Latency": "0 ~ 288",
            "PipelineII": "",
            "PipelineDepthMin": "15",
            "PipelineDepthMax": "18",
            "PipelineDepth": "15 ~ 18"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "811",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "969",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_471_3": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "133",
          "LatencyWorst": "550",
          "PipelineIIMin": "3",
          "PipelineIIMax": "292",
          "PipelineII": "3 ~ 292",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1171",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2347",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc10": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "605",
          "LatencyWorst": "4933",
          "PipelineIIMin": "4",
          "PipelineIIMax": "4933",
          "PipelineII": "4 ~ 4933",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_471_3",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "4932",
            "Latency": "3 ~ 4932",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "4932",
            "PipelineDepth": "3 ~ 4932"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1307",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2395",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc13": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4849",
          "LatencyWorst": "78945",
          "PipelineIIMin": "1",
          "PipelineIIMax": "78945",
          "PipelineII": "1 ~ 78945",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_468_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "78944",
            "Latency": "0 ~ 78944",
            "PipelineII": "",
            "PipelineDepthMin": "0",
            "PipelineDepthMax": "78944",
            "PipelineDepth": "0 ~ 78944"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1443",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2443",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc16": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "4851",
          "LatencyWorst": "236839",
          "PipelineIIMin": "1",
          "PipelineIIMax": "236839",
          "PipelineII": "1 ~ 236839",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_465_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "236838",
            "Latency": "0 ~ 236838",
            "PipelineII": "",
            "PipelineDepthMin": "0",
            "PipelineDepthMax": "236838",
            "PipelineDepth": "0 ~ 236838"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1703",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2515",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Mem_patch_Wr": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "4852",
          "LatencyWorst": "236840",
          "PipelineIIMin": "2",
          "PipelineIIMax": "236840",
          "PipelineII": "2 ~ 236840",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "2",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1741",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2607",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fwd_fft": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "91532",
          "LatencyWorst": "301271",
          "PipelineIIMin": "37",
          "PipelineIIMax": "301244",
          "PipelineII": "37 ~ 301244",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.536"
        },
        "Area": {
          "BRAM_18K": "147",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "23",
          "DSP": "255",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "14",
          "FF": "32400",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "34812",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-13 07:49:39 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
