Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 18:36:37 2023
| Host         : Roys_MacBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPE133_DinosaurGame_timing_summary_routed.rpt -pb CPE133_DinosaurGame_timing_summary_routed.pb -rpx CPE133_DinosaurGame_timing_summary_routed.rpx -warn_on_violation
| Design       : CPE133_DinosaurGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     57          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (126)
--------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: Clk_refresh_reg[21]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Clk_refresh_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PS_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.147        0.000                      0                  195        0.261        0.000                      0                  195        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.147        0.000                      0                  195        0.261        0.000                      0                  195        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 pause_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.890ns (20.853%)  route 3.378ns (79.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  pause_reg[7]/Q
                         net (fo=2, routed)           0.808     6.410    pause_reg[7]
    SLICE_X43Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.966    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.090 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.045    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.182     9.351    pause[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  pause_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    14.498    pause_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 pause_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.890ns (20.853%)  route 3.378ns (79.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  pause_reg[7]/Q
                         net (fo=2, routed)           0.808     6.410    pause_reg[7]
    SLICE_X43Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.966    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.090 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.045    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.182     9.351    pause[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  pause_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    14.498    pause_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 pause_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.890ns (20.853%)  route 3.378ns (79.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  pause_reg[7]/Q
                         net (fo=2, routed)           0.808     6.410    pause_reg[7]
    SLICE_X43Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.966    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.090 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.045    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.182     9.351    pause[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  pause_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    14.498    pause_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 pause_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.890ns (20.853%)  route 3.378ns (79.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.562     5.083    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  pause_reg[7]/Q
                         net (fo=2, routed)           0.808     6.410    pause_reg[7]
    SLICE_X43Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.534 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.966    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.090 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.045    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.169 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.182     9.351    pause[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.783    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    14.498    pause_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.890ns (21.490%)  route 3.251ns (78.510%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.042     9.224    pause[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  pause_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    14.499    pause_reg[4]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.890ns (21.490%)  route 3.251ns (78.510%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.042     9.224    pause[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  pause_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    14.499    pause_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.890ns (21.490%)  route 3.251ns (78.510%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.042     9.224    pause[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  pause_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    14.499    pause_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.890ns (21.490%)  route 3.251ns (78.510%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.042     9.224    pause[0]_i_1_n_0
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.443    14.784    Clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  pause_reg[7]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X42Y37         FDRE (Setup_fdre_C_R)       -0.524    14.499    pause_reg[7]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.630%)  route 3.225ns (78.370%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.015     9.197    pause[0]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  pause_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.444    14.785    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pause_reg[10]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    14.500    pause_reg[10]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pause_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.890ns (21.630%)  route 3.225ns (78.370%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.561     5.082    Clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pause_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  pause_reg[3]/Q
                         net (fo=2, routed)           0.823     6.423    pause_reg[3]
    SLICE_X43Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.547 f  pause[0]_i_7/O
                         net (fo=1, routed)           0.433     6.980    pause[0]_i_7_n_0
    SLICE_X43Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.104 f  pause[0]_i_3/O
                         net (fo=1, routed)           0.954     8.058    pause[0]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.182 r  pause[0]_i_1/O
                         net (fo=24, routed)          1.015     9.197    pause[0]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  pause_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.444    14.785    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pause_reg[11]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X42Y38         FDRE (Setup_fdre_C_R)       -0.524    14.500    pause_reg[11]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  5.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  Clk_refresh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clk_refresh_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    Clk_refresh_reg_n_0_[12]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Clk_refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    p_1_in[12]
    SLICE_X35Y44         FDRE                                         r  Clk_refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  Clk_refresh_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    Clk_refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  Clk_refresh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clk_refresh_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    Clk_refresh_reg_n_0_[8]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Clk_refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    p_1_in[8]
    SLICE_X35Y43         FDRE                                         r  Clk_refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  Clk_refresh_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    Clk_refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Clk_refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clk_refresh_reg[20]/Q
                         net (fo=2, routed)           0.118     1.704    Clk_refresh_reg_n_0_[20]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Clk_refresh_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    p_1_in[20]
    SLICE_X35Y46         FDRE                                         r  Clk_refresh_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Clk_refresh_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    Clk_refresh_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Clk_refresh_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clk_refresh_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    Clk_refresh_reg_n_0_[16]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  Clk_refresh_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    p_1_in[16]
    SLICE_X35Y45         FDRE                                         r  Clk_refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  Clk_refresh_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    Clk_refresh_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  Clk_refresh_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clk_refresh_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    Clk_refresh_reg_n_0_[24]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Clk_refresh_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    p_1_in[24]
    SLICE_X35Y47         FDRE                                         r  Clk_refresh_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  Clk_refresh_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    Clk_refresh_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_refresh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_refresh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  Clk_refresh_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Clk_refresh_reg[4]/Q
                         net (fo=2, routed)           0.120     1.705    Clk_refresh_reg_n_0_[4]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Clk_refresh_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    p_1_in[4]
    SLICE_X35Y42         FDRE                                         r  Clk_refresh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    Clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  Clk_refresh_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    Clk_refresh_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pause_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pause_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  pause_reg[10]/Q
                         net (fo=2, routed)           0.125     1.734    pause_reg[10]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  pause_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    pause_reg[8]_i_1_n_5
    SLICE_X42Y38         FDRE                                         r  pause_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pause_reg[10]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.578    pause_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 digit_refresh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.443    Clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  digit_refresh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  digit_refresh_reg[11]/Q
                         net (fo=2, routed)           0.125     1.733    digit_refresh_reg_n_0_[11]
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  digit_refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    digit_refresh_reg[12]_i_1_n_5
    SLICE_X46Y36         FDRE                                         r  digit_refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.829     1.956    Clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  digit_refresh_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.134     1.577    digit_refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 digit_refresh_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  digit_refresh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  digit_refresh_reg[15]/Q
                         net (fo=2, routed)           0.125     1.734    digit_refresh_reg_n_0_[15]
    SLICE_X46Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  digit_refresh_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    digit_refresh_reg[16]_i_1_n_5
    SLICE_X46Y37         FDRE                                         r  digit_refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    Clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  digit_refresh_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.134     1.578    digit_refresh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pause_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  pause_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  pause_reg[14]/Q
                         net (fo=2, routed)           0.126     1.734    pause_reg[14]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  pause_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    pause_reg[12]_i_1_n_5
    SLICE_X42Y39         FDRE                                         r  pause_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    Clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  pause_reg[14]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.134     1.578    pause_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   Clk_refresh_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Clk_refresh_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Clk_refresh_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Clk_refresh_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   Clk_refresh_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   Clk_refresh_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   Clk_refresh_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y45   Clk_refresh_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   Clk_refresh_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Clk_refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Clk_refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Clk_refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Clk_refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Clk_refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Clk_refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Clk_refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Clk_refresh_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y45   Clk_refresh_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 points_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 4.824ns (42.308%)  route 6.579ns (57.692%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  points_reg[1]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  points_reg[1]/Q
                         net (fo=16, routed)          1.356     1.775    points_reg[1]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.325     2.100 f  CAT_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.452     2.553    CAT_OBUF[2]_inst_i_6_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.328     2.881 r  CAT_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.706     3.587    CAT_OBUF[2]_inst_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.711 r  CAT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810     4.521    CAT_OBUF[2]_inst_i_2_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.645 r  CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.254     7.899    CAT_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.403 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.403    CAT[2]
    V5                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 high_points_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.283ns  (logic 4.764ns (42.220%)  route 6.520ns (57.780%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  high_points_reg[2]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  high_points_reg[2]/Q
                         net (fo=10, routed)          1.580     2.098    high_points_reg_n_0_[2]
    SLICE_X44Y45         LUT3 (Prop_lut3_I2_O)        0.152     2.250 f  CAT_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.686     2.936    CAT_OBUF[3]_inst_i_10_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I2_O)        0.326     3.262 r  CAT_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.555     3.817    CAT_OBUF[3]_inst_i_7_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.941 r  CAT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.483     4.424    CAT_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.548 r  CAT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.215     7.764    CAT_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.283 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.283    CAT[3]
    U5                                                                r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 high_points_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 4.622ns (41.846%)  route 6.423ns (58.154%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  high_points_reg[3]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  high_points_reg[3]/Q
                         net (fo=3, routed)           0.661     1.080    high_points_reg_n_0_[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.296     1.376 r  CAT_OBUF[6]_inst_i_3/O
                         net (fo=8, routed)           1.237     2.613    CAT_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.737 f  CAT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.669     3.406    CAT_OBUF[5]_inst_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124     3.530 r  CAT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.656     4.186    CAT_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.200     7.510    CAT_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.046 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.046    CAT[5]
    U8                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 high_points_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 4.494ns (41.646%)  route 6.298ns (58.354%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  high_points_reg[3]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  high_points_reg[3]/Q
                         net (fo=3, routed)           0.661     1.080    high_points_reg_n_0_[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.296     1.376 r  CAT_OBUF[6]_inst_i_3/O
                         net (fo=8, routed)           1.372     2.748    CAT_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.872 r  CAT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.806     3.679    CAT_OBUF[1]_inst_i_5_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.803 r  CAT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.458     7.261    CAT_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.792 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.792    CAT[1]
    U7                                                                r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 4.357ns (41.116%)  route 6.240ns (58.884%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  points2_reg[2]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  points2_reg[2]/Q
                         net (fo=17, routed)          1.493     1.949    points2_reg_n_0_[2]
    SLICE_X46Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.073 f  CAT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     2.884    CAT_OBUF[6]_inst_i_8_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.008 r  CAT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.897     3.904    CAT_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.028 r  CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.040     7.068    CAT_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.597 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.597    CAT[6]
    W6                                                                r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.902ns (48.411%)  route 5.223ns (51.589%))
  Logic Levels:           5  (LDCE=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         LDCE                         0.000     0.000 r  ball_reg[1]/G
    SLICE_X45Y42         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  ball_reg[1]/Q
                         net (fo=5, routed)           0.971     1.732    ball[1]
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.154     1.886 r  CAT_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.264     2.150    CAT_OBUF[4]_inst_i_7_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.327     2.477 r  CAT_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.799     3.277    CAT_OBUF[4]_inst_i_4_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.401 r  CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.189     6.589    CAT_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.125 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.125    CAT[4]
    V8                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 4.762ns (49.131%)  route 4.930ns (50.869%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  points2_reg[1]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  points2_reg[1]/Q
                         net (fo=16, routed)          1.057     1.535    points2_reg_n_0_[1]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.323     1.858 r  CAT_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.433     2.291    CAT_OBUF[7]_inst_i_6_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     2.617 r  CAT_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.565     3.182    CAT_OBUF[7]_inst_i_2_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.306 r  CAT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.876     6.181    CAT_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.692 r  CAT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.692    CAT[7]
    W7                                                                r  CAT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 3.977ns (50.504%)  route 3.898ns (49.496%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDSE                         0.000     0.000 r  LED_reg[15]/C
    SLICE_X40Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  LED_reg[15]/Q
                         net (fo=1, routed)           3.898     4.354    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.876 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.876    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 3.962ns (51.488%)  route 3.733ns (48.512%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDSE                         0.000     0.000 r  LED_reg[6]/C
    SLICE_X37Y39         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  LED_reg[6]/Q
                         net (fo=1, routed)           3.733     4.189    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.695 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.695    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.687ns  (logic 4.025ns (52.363%)  route 3.662ns (47.637%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE                         0.000     0.000 r  LED_reg[13]/C
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  LED_reg[13]/Q
                         net (fo=1, routed)           3.662     4.180    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.687 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.687    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed_clk_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            speed_clk_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.246ns (77.868%)  route 0.070ns (22.132%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  speed_clk_reg[4]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  speed_clk_reg[4]/Q
                         net (fo=3, routed)           0.070     0.218    speed_clk_reg[4]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.098     0.316 r  speed_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     0.316    p_0_in[5]
    SLICE_X38Y48         FDRE                                         r  speed_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 invert_clk_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            invert_clk_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE                         0.000     0.000 r  invert_clk_reg[3]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  invert_clk_reg[3]/Q
                         net (fo=5, routed)           0.087     0.235    invert_clk_reg_n_0_[3]
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.098     0.333 r  invert_clk[4]_i_2/O
                         net (fo=1, routed)           0.000     0.333    invert_clk[4]_i_2_n_0
    SLICE_X38Y46         FDRE                                         r  invert_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            high_points2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.699%)  route 0.130ns (38.301%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  points2_reg[0]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  points2_reg[0]/Q
                         net (fo=17, routed)          0.130     0.294    points2_reg_n_0_[0]
    SLICE_X43Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.339 r  high_points2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    high_points2[1]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  high_points2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            high_points2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.212ns (62.036%)  route 0.130ns (37.964%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  points2_reg[0]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  points2_reg[0]/Q
                         net (fo=17, routed)          0.130     0.294    points2_reg_n_0_[0]
    SLICE_X43Y43         LUT5 (Prop_lut5_I4_O)        0.048     0.342 r  high_points2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    high_points2[3]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  high_points2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos2_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.285%)  route 0.157ns (45.715%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDSE                         0.000     0.000 r  pos2_reg[1]/C
    SLICE_X41Y41         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pos2_reg[1]/Q
                         net (fo=22, routed)          0.157     0.298    pos2_reg_n_0_[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  LED[15]_i_3/O
                         net (fo=1, routed)           0.000     0.343    LED[15]_i_3_n_0
    SLICE_X40Y41         FDSE                                         r  LED_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            points_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.189ns (53.800%)  route 0.162ns (46.200%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  points_reg[0]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  points_reg[0]/Q
                         net (fo=16, routed)          0.162     0.303    points_reg[0]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.048     0.351 r  high_points[2]_i_1/O
                         net (fo=2, routed)           0.000     0.351    high_points[2]
    SLICE_X43Y44         FDRE                                         r  points_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speed_clk_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            speed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  speed_clk_reg[6]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  speed_clk_reg[6]/Q
                         net (fo=4, routed)           0.154     0.318    speed_clk_reg[6]
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.363 r  speed_i_1/O
                         net (fo=1, routed)           0.000     0.363    speed_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  speed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 points2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            points2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.623%)  route 0.181ns (49.377%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  points2_reg[2]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  points2_reg[2]/Q
                         net (fo=17, routed)          0.181     0.322    points2_reg_n_0_[2]
    SLICE_X45Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  points2[3]_i_2/O
                         net (fo=1, routed)           0.000     0.367    high_points2[3]
    SLICE_X45Y43         FDRE                                         r  points2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos2_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LED_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.566%)  route 0.182ns (49.434%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDSE                         0.000     0.000 r  pos2_reg[2]/C
    SLICE_X41Y40         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pos2_reg[2]/Q
                         net (fo=18, routed)          0.182     0.323    pos2_reg_n_0_[2]
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  LED[8]_i_1/O
                         net (fo=1, routed)           0.000     0.368    LED[8]_i_1_n_0
    SLICE_X40Y39         FDSE                                         r  LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos_dif_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pos_dif_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.203ns (54.355%)  route 0.170ns (45.645%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         LDCE                         0.000     0.000 r  pos_dif_reg[0]/G
    SLICE_X41Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  pos_dif_reg[0]/Q
                         net (fo=4, routed)           0.170     0.328    pos_dif[0]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.373 r  pos_dif_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    pos_dif_reg[0]_i_1_n_0
    SLICE_X41Y43         LDCE                                         r  pos_dif_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.082ns  (logic 4.518ns (37.398%)  route 7.563ns (62.602%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PS_reg[2]/Q
                         net (fo=27, routed)          1.604     7.209    PS[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.333 r  CAT_OBUF[6]_inst_i_3/O
                         net (fo=8, routed)           1.190     8.523    CAT_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  CAT_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.706     9.353    CAT_OBUF[2]_inst_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.477 r  CAT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810    10.287    CAT_OBUF[2]_inst_i_2_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.411 r  CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.254    13.665    CAT_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.169 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.169    CAT[2]
    V5                                                                r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.915ns  (logic 4.549ns (38.180%)  route 7.366ns (61.820%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PS_reg[2]/Q
                         net (fo=27, routed)          1.604     7.209    PS[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.333 r  CAT_OBUF[6]_inst_i_3/O
                         net (fo=8, routed)           1.237     8.570    CAT_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.694 f  CAT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.669     9.363    CAT_OBUF[5]_inst_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.487 r  CAT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.656    10.143    CAT_OBUF[5]_inst_i_2_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.200    13.467    CAT_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.002 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.002    CAT[5]
    U8                                                                r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.683ns  (logic 4.733ns (40.512%)  route 6.950ns (59.488%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  PS_reg[0]/Q
                         net (fo=27, routed)          1.339     6.881    PS[0]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.152     7.033 f  CAT_OBUF[1]_inst_i_4/O
                         net (fo=7, routed)           1.157     8.190    CAT_OBUF[1]_inst_i_4_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I2_O)        0.348     8.538 f  CAT_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.518     9.056    CAT_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.180 r  CAT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.897    10.077    CAT_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.201 r  CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.040    13.240    CAT_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.769 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.769    CAT[6]
    W6                                                                r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.662ns  (logic 4.421ns (37.915%)  route 7.240ns (62.085%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PS_reg[2]/Q
                         net (fo=27, routed)          1.604     7.209    PS[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.333 r  CAT_OBUF[6]_inst_i_3/O
                         net (fo=8, routed)           1.372     8.705    CAT_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  CAT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.806     9.635    CAT_OBUF[1]_inst_i_5_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.759 r  CAT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.458    13.217    CAT_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.749 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.749    CAT[1]
    U7                                                                r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 4.724ns (41.941%)  route 6.539ns (58.059%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  PS_reg[0]/Q
                         net (fo=27, routed)          1.339     6.881    PS[0]
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.152     7.033 f  CAT_OBUF[1]_inst_i_4/O
                         net (fo=7, routed)           1.081     8.114    CAT_OBUF[1]_inst_i_4_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I1_O)        0.348     8.462 r  CAT_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.453     8.915    CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.039 r  CAT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.452     9.490    CAT_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.614 r  CAT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.215    12.830    CAT_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.350 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.350    CAT[3]
    U5                                                                r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 4.949ns (43.999%)  route 6.298ns (56.001%))
  Logic Levels:           5  (LUT3=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.565     5.086    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  PS_reg[0]/Q
                         net (fo=27, routed)          0.872     6.414    PS[0]
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.564 f  ball_reg[1]_i_2/O
                         net (fo=9, routed)           1.174     7.738    ball_reg[1]_i_2_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I2_O)        0.356     8.094 r  CAT_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.264     8.358    CAT_OBUF[4]_inst_i_7_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.327     8.685 r  CAT_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.799     9.485    CAT_OBUF[4]_inst_i_4_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.609 r  CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.189    12.798    CAT_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.333 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.333    CAT[4]
    V8                                                                r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 4.753ns (44.210%)  route 5.998ns (55.790%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.564     5.085    Clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  digit_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  digit_refresh_reg[18]/Q
                         net (fo=25, routed)          1.076     6.679    sel0[4]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.150     6.829 f  AN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.057     7.886    AN_OBUF[3]
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.326     8.212 r  CAT_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.425     8.637    CAT_OBUF[7]_inst_i_5_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  CAT_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.565     9.325    CAT_OBUF[7]_inst_i_2_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.449 r  CAT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.876    12.325    CAT_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.836 r  CAT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.836    CAT[7]
    W7                                                                r  CAT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.411ns  (logic 4.370ns (46.429%)  route 5.042ns (53.571%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.566     5.087    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  PS_reg[2]/Q
                         net (fo=27, routed)          1.616     7.222    PS[2]
    SLICE_X47Y43         LUT5 (Prop_lut5_I2_O)        0.152     7.374 r  CAT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.425    10.799    CAT_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.700    14.499 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.499    CAT[0]
    V7                                                                r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 4.369ns (50.275%)  route 4.321ns (49.725%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.564     5.085    Clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  digit_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  digit_refresh_reg[18]/Q
                         net (fo=25, routed)          1.365     6.968    sel0[4]
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.148     7.116 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.956    10.073    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.776 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.776    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.380ns (52.921%)  route 3.897ns (47.079%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.564     5.085    Clk_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  digit_refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  digit_refresh_reg[18]/Q
                         net (fo=25, routed)          1.076     6.679    sel0[4]
    SLICE_X47Y44         LUT2 (Prop_lut2_I1_O)        0.150     6.829 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.821     9.650    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    13.362 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.362    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.191%)  route 0.255ns (57.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PS_reg[0]/Q
                         net (fo=27, routed)          0.255     1.841    PS[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.886 r  ball_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    ball_reg[0]_i_1_n_0
    SLICE_X42Y42         LDCE                                         r  ball_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.207ns (37.003%)  route 0.352ns (62.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PS_reg[2]/Q
                         net (fo=27, routed)          0.187     1.798    PS[2]
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.043     1.841 r  ball_reg[1]_i_1/O
                         net (fo=1, routed)           0.165     2.006    ball_reg[1]_i_1_n_0
    SLICE_X45Y42         LDCE                                         r  ball_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_dif_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.209ns (36.906%)  route 0.357ns (63.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  PS_reg[2]/Q
                         net (fo=27, routed)          0.357     1.967    PS[2]
    SLICE_X41Y43         LUT4 (Prop_lut4_I1_O)        0.045     2.012 r  pos_dif_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    pos_dif_reg[0]_i_1_n_0
    SLICE_X41Y43         LDCE                                         r  pos_dif_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.617%)  route 0.402ns (68.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.153     2.033    LED[15]_i_2_n_0
    SLICE_X40Y41         FDSE                                         r  LED_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.156     2.036    LED[15]_i_2_n_0
    SLICE_X40Y40         FDSE                                         r  LED_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.156     2.036    LED[15]_i_2_n_0
    SLICE_X40Y40         FDSE                                         r  LED_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.047%)  route 0.413ns (68.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.164     2.044    LED[15]_i_2_n_0
    SLICE_X38Y41         FDSE                                         r  LED_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.047%)  route 0.413ns (68.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.164     2.044    LED[15]_i_2_n_0
    SLICE_X38Y41         FDSE                                         r  LED_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.365%)  route 0.447ns (70.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.199     2.079    LED[15]_i_2_n_0
    SLICE_X36Y41         FDSE                                         r  LED_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.898%)  route 0.458ns (71.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  PS_reg[0]/Q
                         net (fo=27, routed)          0.249     1.835    PS[0]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.880 r  LED[15]_i_2/O
                         net (fo=16, routed)          0.209     2.089    LED[15]_i_2_n_0
    SLICE_X40Y39         FDSE                                         r  LED_reg[10]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 1.898ns (34.416%)  route 3.616ns (65.584%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  start_IBUF_inst/O
                         net (fo=4, routed)           3.169     4.622    start_IBUF
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.118     4.740 r  PS[1]_i_3/O
                         net (fo=2, routed)           0.448     5.188    PS[1]_i_3_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.326     5.514 r  PS[1]_i_1/O
                         net (fo=1, routed)           0.000     5.514    PS[1]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446     4.787    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.462ns  (logic 1.578ns (28.886%)  route 3.884ns (71.114%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  start_IBUF_inst/O
                         net (fo=4, routed)           3.884     5.338    start_IBUF
    SLICE_X46Y41         LUT5 (Prop_lut5_I3_O)        0.124     5.462 r  PS[2]_i_1/O
                         net (fo=1, routed)           0.000     5.462    PS[2]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.447     4.788    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.898ns (36.251%)  route 3.337ns (63.749%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  start_IBUF_inst/O
                         net (fo=4, routed)           3.169     4.622    start_IBUF
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.118     4.740 r  PS[1]_i_3/O
                         net (fo=2, routed)           0.169     4.909    PS[1]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.326     5.235 r  PS[0]_i_1/O
                         net (fo=1, routed)           0.000     5.235    PS[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.446     4.787    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.337ns (35.118%)  route 0.623ns (64.882%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[0]/Q
                         net (fo=36, routed)          0.261     0.402    position_reg_n_0_[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.447 f  high_points[3]_i_3/O
                         net (fo=2, routed)           0.293     0.741    high_points[3]_i_3_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.044     0.785 r  PS[1]_i_3/O
                         net (fo=2, routed)           0.068     0.853    PS[1]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.107     0.960 r  PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.960    PS[0]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[0]/C

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.337ns (32.229%)  route 0.709ns (67.771%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[0]/Q
                         net (fo=36, routed)          0.261     0.402    position_reg_n_0_[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.447 f  high_points[3]_i_3/O
                         net (fo=2, routed)           0.293     0.741    high_points[3]_i_3_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.044     0.785 r  PS[1]_i_3/O
                         net (fo=2, routed)           0.154     0.939    PS[1]_i_3_n_0
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.107     1.046 r  PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.046    PS[1]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    Clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  PS_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.255ns (14.232%)  route 1.534ns (85.768%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=3, routed)           1.534     1.743    RST_IBUF
    SLICE_X46Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  PS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    PS[2]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.960    Clk_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  PS_reg[2]/C





