	component vidor_sys is
		port (
			clk_clk                                                    : in    std_logic                    := 'X'; -- clk
			myocontrol_0_conduit_end_angle_miso                        : in    std_logic                    := 'X'; -- angle_miso
			myocontrol_0_conduit_end_angle_mosi                        : out   std_logic;                           -- angle_mosi
			myocontrol_0_conduit_end_angle_sck                         : out   std_logic;                           -- angle_sck
			myocontrol_0_conduit_end_angle_ss_n_o                      : out   std_logic_vector(3 downto 0);        -- angle_ss_n_o
			myocontrol_0_conduit_end_gpio_n                            : out   std_logic;                           -- gpio_n
			myocontrol_0_conduit_end_mirrored_muscle_unit              : in    std_logic                    := 'X'; -- mirrored_muscle_unit
			myocontrol_0_conduit_end_miso                              : in    std_logic                    := 'X'; -- miso
			myocontrol_0_conduit_end_mosi                              : out   std_logic;                           -- mosi
			myocontrol_0_conduit_end_power_sense_n                     : in    std_logic                    := 'X'; -- power_sense_n
			myocontrol_0_conduit_end_ss_n_o                            : out   std_logic_vector(3 downto 0);        -- ss_n_o
			myocontrol_0_conduit_end_sck                               : out   std_logic;                           -- sck
			reset_reset_n                                              : in    std_logic                    := 'X'; -- reset_n
			spi_bridge_mosi_to_the_spislave_inst_for_spichain          : in    std_logic                    := 'X'; -- mosi_to_the_spislave_inst_for_spichain
			spi_bridge_nss_to_the_spislave_inst_for_spichain           : in    std_logic                    := 'X'; -- nss_to_the_spislave_inst_for_spichain
			spi_bridge_miso_to_and_from_the_spislave_inst_for_spichain : inout std_logic                    := 'X'; -- miso_to_and_from_the_spislave_inst_for_spichain
			spi_bridge_sclk_to_the_spislave_inst_for_spichain          : in    std_logic                    := 'X'  -- sclk_to_the_spislave_inst_for_spichain
		);
	end component vidor_sys;

