
*** Running vivado
    with args -log eth_udp_loop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source eth_udp_loop.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source eth_udp_loop.tcl -notrace
Command: link_design -top eth_udp_loop -part xc7a100tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u1_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz.dcp' for cell 'u_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 827.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, u_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: u1_ila_0 UUID: 7517e949-b25f-5c7a-9883-72a1fe59612b 
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.766 ; gain = 581.801
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/clk_wiz_1/clk_wiz.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1_ila_0/inst'
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1_ila_0/inst'
Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1_ila_0/inst'
Finished Parsing XDC File [d:/Code/2/test_time.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1_ila_0/inst'
Parsing XDC File [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc]
Finished Parsing XDC File [D:/Code/2/test_time.srcs/constrs_1/new/eth_udp_loop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1529.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 88 instances

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1529.766 ; gain = 1032.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.728 . Memory (MB): peak = 1529.766 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1275a2eb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1547.719 ; gain = 17.953

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1770.352 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e58c4e04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2448c4266

Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 249dfc79b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 135f42424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 57 cells
INFO: [Opt 31-1021] In phase Sweep, 927 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 135f42424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 135f42424

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 126818990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1770.352 ; gain = 35.059
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              12  |                                             64  |
|  Constant propagation         |               0  |              16  |                                             48  |
|  Sweep                        |               0  |              57  |                                            927  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1770.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4d60db67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 1770.352 ; gain = 35.059

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.024 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1db0fb151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1912.961 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1db0fb151

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.961 ; gain = 142.609

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1db0fb151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.961 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1912.961 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 163eb9234

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:01:02 . Memory (MB): peak = 1912.961 ; gain = 383.195
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Code/2/test_time.runs/impl_1/eth_udp_loop_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
Command: report_drc -file eth_udp_loop_drc_opted.rpt -pb eth_udp_loop_drc_opted.pb -rpx eth_udp_loop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Code/2/test_time.runs/impl_1/eth_udp_loop_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c3b7f5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1912.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 964fc3f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e442e59a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e442e59a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e442e59a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18269b66a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 184 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 78 nets or cells. Created 0 new cell, deleted 78 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1912.961 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             78  |                    78  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             78  |                    78  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23094bd31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 27b7ec6a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27b7ec6a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26b97a2ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1919ab53f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ab25ca98

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17d283159

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 222dae82c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 262022654

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ffae66e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1777989f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17f688af3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17f688af3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11073b8be

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11073b8be

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e5750be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13e5750be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e5750be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e5750be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.961 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: be98df2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.961 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: be98df2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.961 ; gain = 0.000
Ending Placer Task | Checksum: 467cdbf2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.961 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Code/2/test_time.runs/impl_1/eth_udp_loop_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file eth_udp_loop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1912.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_loop_utilization_placed.rpt -pb eth_udp_loop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file eth_udp_loop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1912.961 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3bc8f139 ConstDB: 0 ShapeSum: ab3eab9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cadc3e04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1912.961 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4a99b89b NumContArr: 80428569 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cadc3e04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.621 ; gain = 25.660

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cadc3e04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1945.992 ; gain = 33.031

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cadc3e04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1945.992 ; gain = 33.031
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24c2c0b9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1972.957 ; gain = 59.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=-3.010 | THS=-205.305|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 244c01693

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1972.957 ; gain = 59.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.613  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2a2fe5dc3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1980.977 ; gain = 68.016
Phase 2 Router Initialization | Checksum: 1dbaa4a7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1980.977 ; gain = 68.016

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00417809 %
  Global Horizontal Routing Utilization  = 0.0127877 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4934
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4911
  Number of Partially Routed Nets     = 23
  Number of Node Overlaps             = 21


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21dc1837e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2009.734 ; gain = 96.773
INFO: [Route 35-580] Design has 17 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|         clk_out1_clk_wiz |                  eth_rxc |                                                                          u_udp/u_udp_tx/start_en_d0_reg/D|
|         clk_out1_clk_wiz |                  eth_rxc |                                                                          u_udp/u_udp_tx/gmii_txd_reg[2]/D|
|         clk_out1_clk_wiz |                  eth_rxc |                                                                          u_udp/u_udp_tx/gmii_txd_reg[3]/D|
|         clk_out1_clk_wiz |                  eth_rxc |                                                                          u_udp/u_udp_tx/gmii_txd_reg[1]/D|
|         clk_out1_clk_wiz |                  eth_rxc |                                                                          u_udp/u_udp_tx/gmii_txd_reg[7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 610
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.412 | TNS=-54.367| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fa62ee84

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2050.480 ; gain = 137.520

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.068 | TNS=-44.211| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e463b6f5

Time (s): cpu = 00:06:58 ; elapsed = 00:04:46 . Memory (MB): peak = 2082.500 ; gain = 169.539

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-39.781| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b75b7285

Time (s): cpu = 00:08:32 ; elapsed = 00:05:54 . Memory (MB): peak = 2082.500 ; gain = 169.539

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1
Phase 4.4 Global Iteration 3 | Checksum: 2125d95b3

Time (s): cpu = 00:08:35 ; elapsed = 00:05:57 . Memory (MB): peak = 2082.500 ; gain = 169.539
Phase 4 Rip-up And Reroute | Checksum: 2125d95b3

Time (s): cpu = 00:08:35 ; elapsed = 00:05:57 . Memory (MB): peak = 2082.500 ; gain = 169.539

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 225317150

Time (s): cpu = 00:08:36 ; elapsed = 00:05:57 . Memory (MB): peak = 2082.500 ; gain = 169.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.936 | TNS=-37.201| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12abe9ef3

Time (s): cpu = 00:08:37 ; elapsed = 00:05:58 . Memory (MB): peak = 2082.500 ; gain = 169.539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12abe9ef3

Time (s): cpu = 00:08:37 ; elapsed = 00:05:58 . Memory (MB): peak = 2082.500 ; gain = 169.539
Phase 5 Delay and Skew Optimization | Checksum: 12abe9ef3

Time (s): cpu = 00:08:37 ; elapsed = 00:05:58 . Memory (MB): peak = 2082.500 ; gain = 169.539

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10d1e1492

Time (s): cpu = 00:08:37 ; elapsed = 00:05:58 . Memory (MB): peak = 2082.500 ; gain = 169.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.936 | TNS=-39.531| WHS=-2.419 | THS=-24.804|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: c65a63c9

Time (s): cpu = 00:11:06 ; elapsed = 00:07:54 . Memory (MB): peak = 2705.242 ; gain = 792.281
Phase 6.1 Hold Fix Iter | Checksum: c65a63c9

Time (s): cpu = 00:11:06 ; elapsed = 00:07:54 . Memory (MB): peak = 2705.242 ; gain = 792.281

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.009 | TNS=-134.211| WHS=-2.219 | THS=-6.676 |

Phase 6.2 Additional Hold Fix | Checksum: 1c6adfa00

Time (s): cpu = 00:11:39 ; elapsed = 00:08:19 . Memory (MB): peak = 2705.242 ; gain = 792.281
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 50 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_udp/u_udp_tx/start_en_d0_reg/D
	us_1_inferred__0_i_2/I2
	us_1_inferred__0_i_1/I2
	u_udp/u_udp_tx/gmii_txd[3]_i_1/I3
	u_udp/u_udp_tx/gmii_txd[4]_i_1/I4
	u_udp/u_udp_tx/gmii_txd[5]_i_1/I4
	u_udp/u_udp_tx/gmii_txd[4]_i_4/I3
	u_udp/u_udp_tx/gmii_txd[5]_i_4/I3
	u_udp/u_udp_tx/gmii_txd[4]_i_4/I0
	u_udp/u_udp_tx/gmii_txd[5]_i_4/I0
	.. and 40 more pins.

Phase 6 Post Hold Fix | Checksum: d0689976

Time (s): cpu = 00:13:13 ; elapsed = 00:09:41 . Memory (MB): peak = 2705.242 ; gain = 792.281

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12991 %
  Global Horizontal Routing Utilization  = 1.15061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ef204fcc

Time (s): cpu = 00:13:13 ; elapsed = 00:09:41 . Memory (MB): peak = 2705.242 ; gain = 792.281

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ef204fcc

Time (s): cpu = 00:13:13 ; elapsed = 00:09:41 . Memory (MB): peak = 2705.242 ; gain = 792.281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1780cb9ff

Time (s): cpu = 00:13:13 ; elapsed = 00:09:42 . Memory (MB): peak = 2705.242 ; gain = 792.281

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a901842d

Time (s): cpu = 00:13:13 ; elapsed = 00:09:42 . Memory (MB): peak = 2705.242 ; gain = 792.281
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.164 | TNS=-140.777| WHS=-0.447 | THS=-0.734 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a901842d

Time (s): cpu = 00:13:13 ; elapsed = 00:09:42 . Memory (MB): peak = 2705.242 ; gain = 792.281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:13 ; elapsed = 00:09:42 . Memory (MB): peak = 2705.242 ; gain = 792.281

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:15 ; elapsed = 00:09:43 . Memory (MB): peak = 2705.242 ; gain = 792.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2705.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.410 . Memory (MB): peak = 2705.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Code/2/test_time.runs/impl_1/eth_udp_loop_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
Command: report_drc -file eth_udp_loop_drc_routed.rpt -pb eth_udp_loop_drc_routed.pb -rpx eth_udp_loop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Code/2/test_time.runs/impl_1/eth_udp_loop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
Command: report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Code/2/test_time.runs/impl_1/eth_udp_loop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
Command: report_power -file eth_udp_loop_power_routed.rpt -pb eth_udp_loop_power_summary_routed.pb -rpx eth_udp_loop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file eth_udp_loop_route_status.rpt -pb eth_udp_loop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file eth_udp_loop_timing_summary_routed.rpt -pb eth_udp_loop_timing_summary_routed.pb -rpx eth_udp_loop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file eth_udp_loop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file eth_udp_loop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file eth_udp_loop_bus_skew_routed.rpt -pb eth_udp_loop_bus_skew_routed.pb -rpx eth_udp_loop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 23:25:31 2024...
