# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=instruction-select \
# RUN:    -verify-machineinstrs %s -o - | FileCheck %s

---
name:            test_ctlz_s32
legalized:       true
regBankSelected: true

registers:
  - { id: 0, class: dataregbank }
  - { id: 1, class: dataregbank }

body:             |
  bb.0:
    ; CHECK-LABEL: name: test_ctlz_s32
    ; CHECK: [[COPY:%[0-9]+]]:dataregs = COPY $d4
    ; CHECK: [[CLZ_dd:%[0-9]+]]:dataregs = CLZ_dd [[COPY]]
    ; CHECK: $d4 = COPY [[CLZ_dd]]
    %0(s32) = COPY $d4
    %1(s32) = G_CTLZ %0
    $d4 = COPY %1(s32)
...
