#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5596f1cfcca0 .scope module, "PROCESSOR_tb" "PROCESSOR_tb" 2 1;
 .timescale 0 0;
v0x5596f1d66d50_0 .var "Clk", 0 0;
v0x5596f1d66e10_0 .var "Inst_Addr", 5 0;
v0x5596f1d66ed0_0 .net "Ram_Data_Out", 5 0, v0x5596f1d65500_0;  1 drivers
v0x5596f1d67000_0 .var "Ram_Inst_In", 20 0;
v0x5596f1d670c0_0 .var "Ram_Inst_Write", 0 0;
v0x5596f1d67200_0 .var "Reset", 0 0;
v0x5596f1d672f0_0 .var/i "address", 31 0;
v0x5596f1d673d0_0 .var/i "file", 31 0;
v0x5596f1d674b0_0 .var/i "status", 31 0;
S_0x5596f1cfce30 .scope module, "Simple" "PROCESSOR" 2 12, 3 1 0, S_0x5596f1cfcca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Ram_Inst_Write";
    .port_info 3 /INPUT 6 "Inst_Addr";
    .port_info 4 /INPUT 21 "Ram_Inst_In";
    .port_info 5 /OUTPUT 6 "Ram_Data_Out";
v0x5596f1d65bd0_0 .net "Alu_Add", 0 0, v0x5596f1cb7ba0_0;  1 drivers
v0x5596f1d65c90_0 .net "Alu_Mul", 0 0, v0x5596f1d3cb60_0;  1 drivers
v0x5596f1d65d50_0 .net "Alu_Pass", 0 0, v0x5596f1d3fc70_0;  1 drivers
v0x5596f1d65df0_0 .net "Alu_Sub", 0 0, v0x5596f1d38900_0;  1 drivers
v0x5596f1d65e90_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  1 drivers
v0x5596f1d65f80_0 .net "IR_Load", 0 0, v0x5596f1cb7350_0;  1 drivers
v0x5596f1d66020_0 .net "Inst_Addr", 5 0, v0x5596f1d66e10_0;  1 drivers
v0x5596f1d660c0_0 .net "Load_I", 0 0, v0x5596f1d5eb00_0;  1 drivers
v0x5596f1d66160_0 .net "Load_M", 0 0, v0x5596f1d5ebc0_0;  1 drivers
v0x5596f1d66200_0 .net "Opcode", 2 0, v0x5596f1d61cd0_0;  1 drivers
v0x5596f1d662a0_0 .net "PC_Clr", 0 0, v0x5596f1d5ee40_0;  1 drivers
v0x5596f1d66340_0 .net "PC_Inc", 0 0, v0x5596f1d5ef00_0;  1 drivers
v0x5596f1d663e0_0 .net "PC_Load", 0 0, v0x5596f1d5efc0_0;  1 drivers
v0x5596f1d66480_0 .net "Ram_Addr", 5 0, v0x5596f1d60b00_0;  1 drivers
v0x5596f1d66520_0 .net "Ram_Data_In", 5 0, v0x5596f1d5fef0_0;  1 drivers
v0x5596f1d665e0_0 .net "Ram_Data_Out", 5 0, v0x5596f1d65500_0;  alias, 1 drivers
v0x5596f1d666a0_0 .net "Ram_Data_Read", 0 0, v0x5596f1d5f160_0;  1 drivers
v0x5596f1d66850_0 .net "Ram_Data_Write", 0 0, v0x5596f1d5f220_0;  1 drivers
v0x5596f1d668f0_0 .net "Ram_Inst_In", 20 0, v0x5596f1d67000_0;  1 drivers
v0x5596f1d669b0_0 .net "Ram_Inst_Out", 20 0, v0x5596f1d65810_0;  1 drivers
v0x5596f1d66a50_0 .net "Ram_Inst_Read", 0 0, v0x5596f1d5f2e0_0;  1 drivers
v0x5596f1d66af0_0 .net "Ram_Inst_Write", 0 0, v0x5596f1d670c0_0;  1 drivers
v0x5596f1d66b90_0 .net "Reg_Load", 0 0, v0x5596f1d5f3a0_0;  1 drivers
v0x5596f1d66c30_0 .net "Reset", 0 0, v0x5596f1d67200_0;  1 drivers
S_0x5596f1cfcfc0 .scope module, "controller" "CONTROLLER" 3 55, 4 1 0, S_0x5596f1cfce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 3 "Opcode";
    .port_info 3 /OUTPUT 1 "PC_Clr";
    .port_info 4 /OUTPUT 1 "PC_Load";
    .port_info 5 /OUTPUT 1 "PC_Inc";
    .port_info 6 /OUTPUT 1 "IR_Load";
    .port_info 7 /OUTPUT 1 "Reg_Load";
    .port_info 8 /OUTPUT 1 "Alu_Add";
    .port_info 9 /OUTPUT 1 "Alu_Sub";
    .port_info 10 /OUTPUT 1 "Alu_Mul";
    .port_info 11 /OUTPUT 1 "Alu_Pass";
    .port_info 12 /OUTPUT 1 "Ram_Data_Read";
    .port_info 13 /OUTPUT 1 "Ram_Data_Write";
    .port_info 14 /OUTPUT 1 "Ram_Inst_Read";
    .port_info 15 /OUTPUT 1 "Load_M";
    .port_info 16 /OUTPUT 1 "Load_I";
v0x5596f1cb7ba0_0 .var "Alu_Add", 0 0;
v0x5596f1d3cb60_0 .var "Alu_Mul", 0 0;
v0x5596f1d3fc70_0 .var "Alu_Pass", 0 0;
v0x5596f1d38900_0 .var "Alu_Sub", 0 0;
v0x5596f1d37f20_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1cb7350_0 .var "IR_Load", 0 0;
v0x5596f1d5eb00_0 .var "Load_I", 0 0;
v0x5596f1d5ebc0_0 .var "Load_M", 0 0;
v0x5596f1d5ec80_0 .var "NextState", 2 0;
v0x5596f1d5ed60_0 .net "Opcode", 2 0, v0x5596f1d61cd0_0;  alias, 1 drivers
v0x5596f1d5ee40_0 .var "PC_Clr", 0 0;
v0x5596f1d5ef00_0 .var "PC_Inc", 0 0;
v0x5596f1d5efc0_0 .var "PC_Load", 0 0;
v0x5596f1d5f080_0 .var "PresentState", 2 0;
v0x5596f1d5f160_0 .var "Ram_Data_Read", 0 0;
v0x5596f1d5f220_0 .var "Ram_Data_Write", 0 0;
v0x5596f1d5f2e0_0 .var "Ram_Inst_Read", 0 0;
v0x5596f1d5f3a0_0 .var "Reg_Load", 0 0;
v0x5596f1d5f460_0 .net "Reset", 0 0, v0x5596f1d67200_0;  alias, 1 drivers
E_0x5596f1d44ca0 .event edge, v0x5596f1d5f460_0, v0x5596f1d5f080_0;
E_0x5596f1d44c60 .event posedge, v0x5596f1d37f20_0;
S_0x5596f1d5f740 .scope module, "datapath" "DATAPATH" 3 74, 5 1 0, S_0x5596f1cfce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "PC_Clr";
    .port_info 2 /INPUT 1 "PC_Load";
    .port_info 3 /INPUT 1 "PC_Inc";
    .port_info 4 /INPUT 1 "IR_Load";
    .port_info 5 /INPUT 1 "Reg_Load";
    .port_info 6 /INPUT 1 "Alu_Add";
    .port_info 7 /INPUT 1 "Alu_Sub";
    .port_info 8 /INPUT 1 "Alu_Mul";
    .port_info 9 /INPUT 1 "Alu_Pass";
    .port_info 10 /INPUT 1 "Ram_Data_Read";
    .port_info 11 /INPUT 1 "Load_M";
    .port_info 12 /INPUT 1 "Load_I";
    .port_info 13 /INPUT 21 "Ram_Inst_Out";
    .port_info 14 /INPUT 6 "Ram_Data_Out";
    .port_info 15 /OUTPUT 3 "Opcode";
    .port_info 16 /OUTPUT 6 "Ram_Data_In";
    .port_info 17 /OUTPUT 6 "Ram_Addr";
v0x5596f1d634c0_0 .net "Alu_Add", 0 0, v0x5596f1cb7ba0_0;  alias, 1 drivers
v0x5596f1d63580_0 .net "Alu_Mul", 0 0, v0x5596f1d3cb60_0;  alias, 1 drivers
v0x5596f1d63690_0 .net "Alu_Out", 5 0, v0x5596f1d61270_0;  1 drivers
v0x5596f1d63780_0 .net "Alu_Pass", 0 0, v0x5596f1d3fc70_0;  alias, 1 drivers
v0x5596f1d63870_0 .net "Alu_Sub", 0 0, v0x5596f1d38900_0;  alias, 1 drivers
v0x5596f1d639b0_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1d63a50_0 .net "Dest_Reg", 5 0, v0x5596f1d61b10_0;  1 drivers
v0x5596f1d63af0_0 .net "IR_Load", 0 0, v0x5596f1cb7350_0;  alias, 1 drivers
v0x5596f1d63b90_0 .net "Load_I", 0 0, v0x5596f1d5eb00_0;  alias, 1 drivers
v0x5596f1d63c30_0 .net "Load_M", 0 0, v0x5596f1d5ebc0_0;  alias, 1 drivers
v0x5596f1d63d20_0 .net "Opcode", 2 0, v0x5596f1d61cd0_0;  alias, 1 drivers
v0x5596f1d63e30_0 .net "PC_Clr", 0 0, v0x5596f1d5ee40_0;  alias, 1 drivers
v0x5596f1d63f20_0 .net "PC_Inc", 0 0, v0x5596f1d5ef00_0;  alias, 1 drivers
v0x5596f1d64010_0 .net "PC_Load", 0 0, v0x5596f1d5efc0_0;  alias, 1 drivers
v0x5596f1d64100_0 .net "PC_Out", 5 0, v0x5596f1d62850_0;  1 drivers
v0x5596f1d64210_0 .net "Ram_Addr", 5 0, v0x5596f1d60b00_0;  alias, 1 drivers
v0x5596f1d642d0_0 .net "Ram_Data_In", 5 0, v0x5596f1d5fef0_0;  alias, 1 drivers
v0x5596f1d643c0_0 .net "Ram_Data_Out", 5 0, v0x5596f1d65500_0;  alias, 1 drivers
v0x5596f1d64480_0 .net "Ram_Data_Read", 0 0, v0x5596f1d5f160_0;  alias, 1 drivers
v0x5596f1d64570_0 .net "Ram_Inst_Out", 20 0, v0x5596f1d65810_0;  alias, 1 drivers
v0x5596f1d64610_0 .net "Reg1_Out", 5 0, v0x5596f1d62e50_0;  1 drivers
v0x5596f1d64700_0 .net "Reg2_Out", 5 0, v0x5596f1d62f20_0;  1 drivers
v0x5596f1d64810_0 .net "Reg_Data_In", 5 0, v0x5596f1d604c0_0;  1 drivers
v0x5596f1d64920_0 .net "Reg_Load", 0 0, v0x5596f1d5f3a0_0;  alias, 1 drivers
v0x5596f1d64a10_0 .net "Source_Reg1", 5 0, v0x5596f1d61e90_0;  1 drivers
v0x5596f1d64ad0_0 .net "Source_Reg2", 5 0, v0x5596f1d61fa0_0;  1 drivers
S_0x5596f1d5fb50 .scope module, "Data_Read_Mux" "MUX" 5 90, 6 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "True";
    .port_info 1 /INPUT 6 "False";
    .port_info 2 /INPUT 1 "Cond";
    .port_info 3 /OUTPUT 6 "Out";
v0x5596f1d5fd70_0 .net "Cond", 0 0, v0x5596f1d5f160_0;  alias, 1 drivers
v0x5596f1d5fe30_0 .net "False", 5 0, v0x5596f1d61270_0;  alias, 1 drivers
v0x5596f1d5fef0_0 .var "Out", 5 0;
v0x5596f1d5ffb0_0 .net "True", 5 0, v0x5596f1d65500_0;  alias, 1 drivers
E_0x5596f1d44e90 .event edge, v0x5596f1d5f160_0, v0x5596f1d5ffb0_0, v0x5596f1d5fe30_0;
S_0x5596f1d60110 .scope module, "Load_I_Mux" "MUX" 5 98, 6 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "True";
    .port_info 1 /INPUT 6 "False";
    .port_info 2 /INPUT 1 "Cond";
    .port_info 3 /OUTPUT 6 "Out";
v0x5596f1d60330_0 .net "Cond", 0 0, v0x5596f1d5eb00_0;  alias, 1 drivers
v0x5596f1d603f0_0 .net "False", 5 0, v0x5596f1d5fef0_0;  alias, 1 drivers
v0x5596f1d604c0_0 .var "Out", 5 0;
v0x5596f1d60590_0 .net "True", 5 0, v0x5596f1d61e90_0;  alias, 1 drivers
E_0x5596f1d44a50 .event edge, v0x5596f1d5eb00_0, v0x5596f1d60590_0, v0x5596f1d5fef0_0;
S_0x5596f1d60720 .scope module, "Load_M_Mux" "MUX" 5 106, 6 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "True";
    .port_info 1 /INPUT 6 "False";
    .port_info 2 /INPUT 1 "Cond";
    .port_info 3 /OUTPUT 6 "Out";
v0x5596f1d60950_0 .net "Cond", 0 0, v0x5596f1d5ebc0_0;  alias, 1 drivers
v0x5596f1d60a40_0 .net "False", 5 0, v0x5596f1d62850_0;  alias, 1 drivers
v0x5596f1d60b00_0 .var "Out", 5 0;
v0x5596f1d60bf0_0 .net "True", 5 0, v0x5596f1d61e90_0;  alias, 1 drivers
E_0x5596f1d44a90 .event edge, v0x5596f1d5ebc0_0, v0x5596f1d60590_0, v0x5596f1d60a40_0;
S_0x5596f1d60d70 .scope module, "arithmetic_logic_unit" "ALU" 5 78, 7 2 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Alu_Add";
    .port_info 1 /INPUT 1 "Alu_Sub";
    .port_info 2 /INPUT 1 "Alu_Mul";
    .port_info 3 /INPUT 1 "Alu_Pass";
    .port_info 4 /INPUT 6 "Reg1_Out";
    .port_info 5 /INPUT 6 "Reg2_Out";
    .port_info 6 /OUTPUT 6 "Alu_Out";
v0x5596f1d610e0_0 .net "Alu_Add", 0 0, v0x5596f1cb7ba0_0;  alias, 1 drivers
v0x5596f1d611a0_0 .net "Alu_Mul", 0 0, v0x5596f1d3cb60_0;  alias, 1 drivers
v0x5596f1d61270_0 .var "Alu_Out", 5 0;
v0x5596f1d61370_0 .net "Alu_Pass", 0 0, v0x5596f1d3fc70_0;  alias, 1 drivers
v0x5596f1d61440_0 .net "Alu_Sub", 0 0, v0x5596f1d38900_0;  alias, 1 drivers
v0x5596f1d61530_0 .net "Reg1_Out", 5 0, v0x5596f1d62e50_0;  alias, 1 drivers
v0x5596f1d615d0_0 .net "Reg2_Out", 5 0, v0x5596f1d62f20_0;  alias, 1 drivers
E_0x5596f1d61040/0 .event edge, v0x5596f1cb7ba0_0, v0x5596f1d61530_0, v0x5596f1d615d0_0, v0x5596f1d38900_0;
E_0x5596f1d61040/1 .event edge, v0x5596f1d3cb60_0, v0x5596f1d3fc70_0;
E_0x5596f1d61040 .event/or E_0x5596f1d61040/0, E_0x5596f1d61040/1;
S_0x5596f1d61770 .scope module, "instruction_reg" "IR" 5 51, 8 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "IR_Load";
    .port_info 2 /INPUT 21 "Ram_Inst_Out";
    .port_info 3 /OUTPUT 3 "Opcode";
    .port_info 4 /OUTPUT 6 "Source_Reg1";
    .port_info 5 /OUTPUT 6 "Source_Reg2";
    .port_info 6 /OUTPUT 6 "Dest_Reg";
v0x5596f1d61a50_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1d61b10_0 .var "Dest_Reg", 5 0;
v0x5596f1d61bd0_0 .net "IR_Load", 0 0, v0x5596f1cb7350_0;  alias, 1 drivers
v0x5596f1d61cd0_0 .var "Opcode", 2 0;
v0x5596f1d61da0_0 .net "Ram_Inst_Out", 20 0, v0x5596f1d65810_0;  alias, 1 drivers
v0x5596f1d61e90_0 .var "Source_Reg1", 5 0;
v0x5596f1d61fa0_0 .var "Source_Reg2", 5 0;
S_0x5596f1d621a0 .scope module, "program_counter" "PC" 5 60, 9 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "PC_Clr";
    .port_info 2 /INPUT 1 "PC_Load";
    .port_info 3 /INPUT 1 "PC_Inc";
    .port_info 4 /INPUT 6 "Dest_Reg";
    .port_info 5 /OUTPUT 6 "PC_Out";
v0x5596f1d62420_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1d62530_0 .net "Dest_Reg", 5 0, v0x5596f1d61b10_0;  alias, 1 drivers
v0x5596f1d625f0_0 .net "PC_Clr", 0 0, v0x5596f1d5ee40_0;  alias, 1 drivers
v0x5596f1d62690_0 .net "PC_Inc", 0 0, v0x5596f1d5ef00_0;  alias, 1 drivers
v0x5596f1d62760_0 .net "PC_Load", 0 0, v0x5596f1d5efc0_0;  alias, 1 drivers
v0x5596f1d62850_0 .var "PC_Out", 5 0;
S_0x5596f1d62980 .scope module, "registers" "REG" 5 68, 10 1 0, S_0x5596f1d5f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reg_Load";
    .port_info 2 /INPUT 6 "Source_Reg1";
    .port_info 3 /INPUT 6 "Source_Reg2";
    .port_info 4 /INPUT 6 "Dest_Reg";
    .port_info 5 /INPUT 6 "Reg_Data_In";
    .port_info 6 /OUTPUT 6 "Reg1_Out";
    .port_info 7 /OUTPUT 6 "Reg2_Out";
v0x5596f1d62c80_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1d62d40_0 .net "Dest_Reg", 5 0, v0x5596f1d61b10_0;  alias, 1 drivers
v0x5596f1d62e50_0 .var "Reg1_Out", 5 0;
v0x5596f1d62f20_0 .var "Reg2_Out", 5 0;
v0x5596f1d62ff0_0 .net "Reg_Data_In", 5 0, v0x5596f1d604c0_0;  alias, 1 drivers
v0x5596f1d630e0_0 .net "Reg_Load", 0 0, v0x5596f1d5f3a0_0;  alias, 1 drivers
v0x5596f1d631b0 .array "Register", 0 7, 5 0;
v0x5596f1d63250_0 .net "Source_Reg1", 5 0, v0x5596f1d61e90_0;  alias, 1 drivers
v0x5596f1d632f0_0 .net "Source_Reg2", 5 0, v0x5596f1d61fa0_0;  alias, 1 drivers
S_0x5596f1d64e70 .scope module, "random_access_memory" "RAM" 3 42, 11 1 0, S_0x5596f1cfce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Ram_Data_Read";
    .port_info 2 /INPUT 1 "Ram_Data_Write";
    .port_info 3 /INPUT 1 "Ram_Inst_Read";
    .port_info 4 /INPUT 1 "Ram_Inst_Write";
    .port_info 5 /INPUT 6 "Ram_Addr";
    .port_info 6 /INPUT 6 "Inst_Addr";
    .port_info 7 /INPUT 6 "Ram_Data_In";
    .port_info 8 /INPUT 21 "Ram_Inst_In";
    .port_info 9 /OUTPUT 6 "Ram_Data_Out";
    .port_info 10 /OUTPUT 21 "Ram_Inst_Out";
v0x5596f1d5f8f0_0 .net "Clk", 0 0, v0x5596f1d66d50_0;  alias, 1 drivers
v0x5596f1d65160_0 .net "Inst_Addr", 5 0, v0x5596f1d66e10_0;  alias, 1 drivers
v0x5596f1d65240 .array "Memory", 0 63, 26 0;
v0x5596f1d652e0_0 .net "Ram_Addr", 5 0, v0x5596f1d60b00_0;  alias, 1 drivers
v0x5596f1d653f0_0 .net "Ram_Data_In", 5 0, v0x5596f1d5fef0_0;  alias, 1 drivers
v0x5596f1d65500_0 .var "Ram_Data_Out", 5 0;
v0x5596f1d65610_0 .net "Ram_Data_Read", 0 0, v0x5596f1d5f160_0;  alias, 1 drivers
v0x5596f1d656b0_0 .net "Ram_Data_Write", 0 0, v0x5596f1d5f220_0;  alias, 1 drivers
v0x5596f1d65750_0 .net "Ram_Inst_In", 20 0, v0x5596f1d67000_0;  alias, 1 drivers
v0x5596f1d65810_0 .var "Ram_Inst_Out", 20 0;
v0x5596f1d658d0_0 .net "Ram_Inst_Read", 0 0, v0x5596f1d5f2e0_0;  alias, 1 drivers
v0x5596f1d65970_0 .net "Ram_Inst_Write", 0 0, v0x5596f1d670c0_0;  alias, 1 drivers
    .scope S_0x5596f1d64e70;
T_0 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d65610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5596f1d652e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5596f1d65240, 4;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5596f1d65500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5596f1d65500_0, 0;
T_0.1 ;
    %load/vec4 v0x5596f1d658d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5596f1d652e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5596f1d65240, 4;
    %parti/s 21, 6, 4;
    %assign/vec4 v0x5596f1d65810_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x5596f1d65810_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5596f1d64e70;
T_1 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d656b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5596f1d653f0_0;
    %load/vec4 v0x5596f1d652e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d65240, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5596f1d652e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5596f1d65240, 4;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5596f1d652e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d65240, 0, 4;
T_1.1 ;
    %load/vec4 v0x5596f1d65970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5596f1d65750_0;
    %load/vec4 v0x5596f1d65160_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d65240, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5596f1d65160_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5596f1d65240, 4;
    %parti/s 21, 6, 4;
    %load/vec4 v0x5596f1d65160_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d65240, 4, 5;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5596f1cfcfc0;
T_2 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d5f460_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x5596f1d5ec80_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x5596f1d5f080_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5596f1cfcfc0;
T_3 ;
    %wait E_0x5596f1d44ca0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5ee40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5efc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1cb7350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1cb7ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d38900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d3cb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d3fc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5f160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5f220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5f2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596f1d5eb00_0, 0;
    %load/vec4 v0x5596f1d5f080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5596f1d5f460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ee40_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f2e0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1cb7350_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %load/vec4 v0x5596f1d5ed60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ee40_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5eb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5efc0_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d3fc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f220_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1cb7ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d38900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d3cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %load/vec4 v0x5596f1d5ed60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ee40_0, 0;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5596f1d5ec80_0, 0, 3;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5eb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5efc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d3fc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1cb7ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d38900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d3cb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596f1d5ef00_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5596f1d61770;
T_4 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d61bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5596f1d61da0_0;
    %parti/s 3, 18, 6;
    %assign/vec4 v0x5596f1d61cd0_0, 0;
    %load/vec4 v0x5596f1d61da0_0;
    %parti/s 6, 12, 5;
    %assign/vec4 v0x5596f1d61e90_0, 0;
    %load/vec4 v0x5596f1d61da0_0;
    %parti/s 6, 6, 4;
    %assign/vec4 v0x5596f1d61fa0_0, 0;
    %load/vec4 v0x5596f1d61da0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5596f1d61b10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5596f1d61cd0_0;
    %assign/vec4 v0x5596f1d61cd0_0, 0;
    %load/vec4 v0x5596f1d61e90_0;
    %assign/vec4 v0x5596f1d61e90_0, 0;
    %load/vec4 v0x5596f1d61fa0_0;
    %assign/vec4 v0x5596f1d61fa0_0, 0;
    %load/vec4 v0x5596f1d61b10_0;
    %assign/vec4 v0x5596f1d61b10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5596f1d621a0;
T_5 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d625f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5596f1d62850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5596f1d62760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5596f1d62530_0;
    %assign/vec4 v0x5596f1d62850_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5596f1d62690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5596f1d62850_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5596f1d62850_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5596f1d62850_0;
    %assign/vec4 v0x5596f1d62850_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5596f1d62980;
T_6 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d630e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5596f1d62d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x5596f1d62ff0_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5596f1d62d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.12 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.13 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.14 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.15 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.16 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.17 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.18 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.19 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596f1d631b0, 0, 4;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5596f1d62980;
T_7 ;
    %wait E_0x5596f1d44c60;
    %load/vec4 v0x5596f1d63250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62e50_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5596f1d632f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.11 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.12 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.13 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.14 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.15 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.16 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.17 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5596f1d631b0, 4;
    %assign/vec4 v0x5596f1d62f20_0, 0;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5596f1d60d70;
T_8 ;
    %wait E_0x5596f1d61040;
    %load/vec4 v0x5596f1d610e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5596f1d61530_0;
    %load/vec4 v0x5596f1d615d0_0;
    %add;
    %store/vec4 v0x5596f1d61270_0, 0, 6;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5596f1d61440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5596f1d61530_0;
    %load/vec4 v0x5596f1d615d0_0;
    %sub;
    %store/vec4 v0x5596f1d61270_0, 0, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5596f1d611a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5596f1d61530_0;
    %load/vec4 v0x5596f1d615d0_0;
    %mul;
    %store/vec4 v0x5596f1d61270_0, 0, 6;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5596f1d61370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5596f1d615d0_0;
    %store/vec4 v0x5596f1d61270_0, 0, 6;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5596f1d61270_0, 0, 6;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5596f1d5fb50;
T_9 ;
    %wait E_0x5596f1d44e90;
    %load/vec4 v0x5596f1d5fd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x5596f1d5ffb0_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x5596f1d5fe30_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x5596f1d5fef0_0, 0, 6;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5596f1d60110;
T_10 ;
    %wait E_0x5596f1d44a50;
    %load/vec4 v0x5596f1d60330_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x5596f1d60590_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x5596f1d603f0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x5596f1d604c0_0, 0, 6;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5596f1d60720;
T_11 ;
    %wait E_0x5596f1d44a90;
    %load/vec4 v0x5596f1d60950_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x5596f1d60bf0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x5596f1d60a40_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x5596f1d60b00_0, 0, 6;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5596f1cfcca0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596f1d66d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596f1d67200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596f1d670c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5596f1cfcca0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0x5596f1d66d50_0;
    %inv;
    %store/vec4 v0x5596f1d66d50_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5596f1cfcca0;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "Junk/PROCESSOR.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5596f1cfcca0 {0 0 0};
    %vpi_func 2 24 "$fopen" 32, "Testbenches/binary.mac", "r" {0 0 0};
    %store/vec4 v0x5596f1d673d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5596f1d672f0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5596f1d672f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596f1d670c0_0, 0, 1;
    %load/vec4 v0x5596f1d672f0_0;
    %pad/s 6;
    %store/vec4 v0x5596f1d66e10_0, 0, 6;
    %vpi_func 2 28 "$fscanf" 32, v0x5596f1d673d0_0, "%b\012", v0x5596f1d67000_0 {0 0 0};
    %store/vec4 v0x5596f1d674b0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596f1d670c0_0, 0, 1;
    %load/vec4 v0x5596f1d672f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5596f1d672f0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596f1d67200_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 33 "$fclose", v0x5596f1d673d0_0 {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %vpi_call 2 35 "$stop" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Testbenches/PROCESSOR_tb.v";
    "Modules/PROCESSOR.v";
    "Modules/CONTROLLER.v";
    "Modules/DATAPATH.v";
    "Modules/MUX.v";
    "Modules/ALU.v";
    "Modules/IR.v";
    "Modules/PC.v";
    "Modules/REG.v";
    "Modules/RAM.v";
