<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="arc__cache_8c" kind="file">
    <compoundname>arc_cache.c</compoundname>
    <includes refid="arc__cache_8h" local="yes">arc/arc_cache.h</includes>
    <incdepgraph>
      <node id="7">
        <label>stdbool.h</label>
      </node>
      <node id="3">
        <label>embARC_toolchain.h</label>
        <link refid="embARC__toolchain_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>stdint.h</label>
      </node>
      <node id="6">
        <label>stddef.h</label>
      </node>
      <node id="8">
        <label>arc/arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
      </node>
      <node id="1">
        <label>arc/arc_cache.h</label>
        <link refid="arc__cache_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>limits.h</label>
      </node>
      <node id="9">
        <label>arc/arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="0">
        <label>/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c</label>
        <link refid="arc_cache.c"/>
        <childnode refid="1" relation="include">
        </childnode>
      </node>
      <node id="10">
        <label>arc/arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>arc/arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <innerclass refid="structcache__config" prot="public">cache_config</innerclass>
      <sectiondef kind="var">
      <memberdef kind="variable" id="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" prot="public" static="yes" mutable="no">
        <type>struct <ref refid="structcache__config" kindref="compound">cache_config</ref> icache_config</type>
        <definition>struct cache_config icache_config dcache_config</definition>
        <argsstring></argsstring>
        <name>dcache_config</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="71" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="48" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6f0c3d1cb5e164571bf826622a20c65e_1ga6f0c3d1cb5e164571bf826622a20c65e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Invalidate instruction cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="57" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="57" bodyend="82"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga48f9fb90008431f06fcb385d9f67fc8c_1ga48f9fb90008431f06fcb385d9f67fc8c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Lock instruction cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed (cache already locked or other reasons) </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="91" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="91" bodyend="119"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga59d602ce2dc5882749c4efb11d4afd45_1ga59d602ce2dc5882749c4efb11d4afd45" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Invalidate data cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="193" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="193" bodyend="223"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga22809d879f9791c65001e86ff559434c_1ga22809d879f9791c65001e86ff559434c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_flush_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_flush_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Flush data cache lines to memory. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be flushed </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="232" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="232" bodyend="261"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga04d4e5c837e79cc0eaffe1e462b744bc_1ga04d4e5c837e79cc0eaffe1e462b744bc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>Lock data cache lines. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>Bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="270" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="270" bodyend="299"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_gabfdca8296f41bd31cc9e5643a8d24e32_1gabfdca8296f41bd31cc9e5643a8d24e32" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>dcache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Directly write dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>cache_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Dcache internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to write </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="309" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="309" bodyend="320"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga10472449765a96cb2eeab9fb89f188da_1ga10472449765a96cb2eeab9fb89f188da" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Directly read dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>cache_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Dcache internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="330" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="330" bodyend="341"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga9c6a7e168e8daf46938f6c8a63318e1f_1ga9c6a7e168e8daf46938f6c8a63318e1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>Indirectly read dcache internal ram. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>mem_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>Memory address(tag+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>tag</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>data</parametername>
</parameternamelist>
<parameterdescription>
<para>Cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="351" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="351" bodyend="366"/>
      </memberdef>
      <memberdef kind="function" id="group__ARC__HAL__MISC__CACHE_ga6bda12adc92ba421f24f6e836051db9c_1ga6bda12adc92ba421f24f6e836051db9c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void arc_cache_init</definition>
        <argsstring>(void)</argsstring>
        <name>arc_cache_init</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>Initialize cache. </para>        </briefdescription>
        <detaileddescription>
<para><orderedlist>
<listitem><para>invalidate icache and dcache</para></listitem><listitem><para>Only support ARCv2 cache </para></listitem></orderedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" line="373" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c" bodystart="373" bodyend="403"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Cache manipulation. </para>    </briefdescription>
    <detaileddescription>
<para>This module contains functions for manipulation caches. </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment"><sp/><sp/><sp/>---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__cache_8h" kindref="compound">arc/arc_cache.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="structcache__config" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structcache__config" kindref="compound">cache_config</ref><sp/>{</highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><ref refid="structcache__config_a808eb59f19a5d5ee1f6cf087d2c26508_1a808eb59f19a5d5ee1f6cf087d2c26508" kindref="member">ver</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Version<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/><sp/><sp/>uint8_t<sp/><ref refid="structcache__config_a2b852bb394919a676335d739c0e3f4fe_1a2b852bb394919a676335d739c0e3f4fe" kindref="member">assoc</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache<sp/>Associativity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"><sp/><sp/><sp/><sp/>uint16_t<sp/><ref refid="structcache__config_a4005c0e6719f0ac68ce0044968d4fde8_1a4005c0e6719f0ac68ce0044968d4fde8" kindref="member">line</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Cache<sp/>line/block<sp/>size<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structcache__config_a71fc5e05f94baf7167c6221ed52366cb_1a71fc5e05f94baf7167c6221ed52366cb" kindref="member">capacity</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Capacity<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal">};</highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structcache__config" kindref="compound">cache_config</ref><sp/>icache_config,<sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>;</highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6f0c3d1cb5e164571bf826622a20c65e_1ga6f0c3d1cb5e164571bf826622a20c65e" kindref="member">icache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="58"><highlight class="normal">{</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>icache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(icache_config.line);</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga23c848b7d154e5e2fbb21679bb15bcd0_1ga23c848b7d154e5e2fbb21679bb15bcd0" kindref="member">AUX_IC_IVIL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="82"><highlight class="normal">}</highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga48f9fb90008431f06fcb385d9f67fc8c_1ga48f9fb90008431f06fcb385d9f67fc8c" kindref="member">icache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="92"><highlight class="normal">{</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/>int32_t<sp/>ercd<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/>icache_config.capacity))<sp/>{</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="101"><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(icache_config.line);</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga3039c4ecba760b2b9495d56bee1d35bf_1ga3039c4ecba760b2b9495d56bee1d35bf" kindref="member">AUX_IC_LIL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga69a15333c7c721cf4ef4a62f5ada1711_1ga69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ercd<sp/>=<sp/>-1;<sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>operation<sp/>failed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>ercd;</highlight></codeline>
<codeline lineno="119"><highlight class="normal">}</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>ARC_FEATURE_ICACHE_FEATURE<sp/>==<sp/>2</highlight></codeline>
<codeline lineno="122"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="130"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga3efe68d04d6fd03795066a79f032059f_1ga3efe68d04d6fd03795066a79f032059f" kindref="member">icache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data)</highlight></codeline>
<codeline lineno="131"><highlight class="normal">{</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga764928917e2b3e891231ceb1cb67dc94_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9f7eb6d638c490fca02e5b8c0d55d8a6_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>,<sp/>tag);</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga912c5d0798a4c495486123dfa5e67976_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>,<sp/>data);</highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="140"><highlight class="normal">}</highlight></codeline>
<codeline lineno="141"><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6444cdd20acd74647d4959dea9a2dd36_1ga6444cdd20acd74647d4959dea9a2dd36" kindref="member">icache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="151"><highlight class="normal">{</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga764928917e2b3e891231ceb1cb67dc94_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9f7eb6d638c490fca02e5b8c0d55d8a6_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>);</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/>*data<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga912c5d0798a4c495486123dfa5e67976_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>);</highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="160"><highlight class="normal">}</highlight></codeline>
<codeline lineno="161"><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga438d802e1198870ae27d3ff22512ef20_1ga438d802e1198870ae27d3ff22512ef20" kindref="member">icache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="171"><highlight class="normal">{</highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gad9d26d7c4d98f519c5d20fa9031eeaee_1gad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>))<sp/>{</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="175"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga764928917e2b3e891231ceb1cb67dc94_1ga764928917e2b3e891231ceb1cb67dc94" kindref="member">AUX_IC_RAM_ADDR</ref>,<sp/>mem_addr);</highlight></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaca70ade7fa06ffa8895b13aff6e1dd7b_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga69a15333c7c721cf4ef4a62f5ada1711_1ga69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9f7eb6d638c490fca02e5b8c0d55d8a6_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" kindref="member">AUX_IC_TAG</ref>);</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga912c5d0798a4c495486123dfa5e67976_1ga912c5d0798a4c495486123dfa5e67976" kindref="member">AUX_IC_DATA</ref>);</highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;<sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>specified<sp/>memory<sp/>is<sp/>not<sp/>in<sp/>icache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="183"><highlight class="normal">}</highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="185"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="193"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga59d602ce2dc5882749c4efb11d4afd45_1ga59d602ce2dc5882749c4efb11d4afd45" kindref="member">dcache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="194"><highlight class="normal">{</highlight></codeline>
<codeline lineno="195"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a71fc5e05f94baf7167c6221ed52366cb_1a71fc5e05f94baf7167c6221ed52366cb" kindref="member">capacity</ref>))<sp/>{</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="202"><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(<ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a4005c0e6719f0ac68ce0044968d4fde8_1a4005c0e6719f0ac68ce0044968d4fde8" kindref="member">line</ref>);</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gafa3d5fee50e1f5347c7b8bc9c81f456a_1gafa3d5fee50e1f5347c7b8bc9c81f456a" kindref="member">AUX_DC_IVDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="215"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>;</highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="219"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal">}</highlight></codeline>
<codeline lineno="224"><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga22809d879f9791c65001e86ff559434c_1ga22809d879f9791c65001e86ff559434c" kindref="member">dcache_flush_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="233"><highlight class="normal">{</highlight></codeline>
<codeline lineno="234"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="235"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="236"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="237"><highlight class="normal"></highlight></codeline>
<codeline lineno="238"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a71fc5e05f94baf7167c6221ed52366cb_1a71fc5e05f94baf7167c6221ed52366cb" kindref="member">capacity</ref>))<sp/>{</highlight></codeline>
<codeline lineno="239"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="240"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal"><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(<ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a4005c0e6719f0ac68ce0044968d4fde8_1a4005c0e6719f0ac68ce0044968d4fde8" kindref="member">line</ref>);</highlight></codeline>
<codeline lineno="243"><highlight class="normal"><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="244"><highlight class="normal"><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="245"><highlight class="normal"></highlight></codeline>
<codeline lineno="246"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="247"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="248"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga236b3dc26d0b964410b6761f9823b805_1ga236b3dc26d0b964410b6761f9823b805" kindref="member">AUX_DC_FLDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="249"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="250"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="251"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gac2f3f57da7299e52cdb89ec2e53b4de8_1gac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="254"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>;</highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="258"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight></codeline>
<codeline lineno="260"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="261"><highlight class="normal">}</highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight></codeline>
<codeline lineno="270"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga04d4e5c837e79cc0eaffe1e462b744bc_1ga04d4e5c837e79cc0eaffe1e462b744bc" kindref="member">dcache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size)</highlight></codeline>
<codeline lineno="271"><highlight class="normal">{</highlight></codeline>
<codeline lineno="272"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>end_addr;</highlight></codeline>
<codeline lineno="273"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>line_size;</highlight></codeline>
<codeline lineno="274"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="275"><highlight class="normal"><sp/><sp/><sp/><sp/>int32_t<sp/>ercd<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="276"><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>((size<sp/>==<sp/>0)<sp/>||<sp/>(size<sp/>&gt;<sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a71fc5e05f94baf7167c6221ed52366cb_1a71fc5e05f94baf7167c6221ed52366cb" kindref="member">capacity</ref>))<sp/>{</highlight></codeline>
<codeline lineno="278"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="279"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="280"><highlight class="normal"></highlight></codeline>
<codeline lineno="281"><highlight class="normal"><sp/><sp/><sp/><sp/>line_size<sp/>=<sp/>(uint32_t)(<ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a4005c0e6719f0ac68ce0044968d4fde8_1a4005c0e6719f0ac68ce0044968d4fde8" kindref="member">line</ref>);</highlight></codeline>
<codeline lineno="282"><highlight class="normal"><sp/><sp/><sp/><sp/>end_addr<sp/>=<sp/>start_addr<sp/>+<sp/>size<sp/>-<sp/>1;</highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/><sp/><sp/>start_addr<sp/>&amp;=<sp/>(uint32_t)(~(line_size<sp/>-<sp/>1));</highlight></codeline>
<codeline lineno="284"><highlight class="normal"></highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_ga8801f275b2a194a99f6d673a0e72cd32_1ga8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">do</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga4ee8b95b2c3572a96d3e2d84008a003c_1ga4ee8b95b2c3572a96d3e2d84008a003c" kindref="member">AUX_DC_LDL</ref>,<sp/>start_addr);</highlight></codeline>
<codeline lineno="288"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_gaa7af7af52c1378ab56ef06e384d8a4f9_1gaa7af7af52c1378ab56ef06e384d8a4f9" kindref="member">arc_nop</ref>();</highlight></codeline>
<codeline lineno="289"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gacb1e748794870e28d437a192b88b60b3_1gacb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="290"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>start_addr<sp/>+=<sp/>line_size;</highlight></codeline>
<codeline lineno="291"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="292"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>ercd<sp/>=<sp/>-1;<sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>operation<sp/>failed<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">break</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="294"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="295"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(start_addr<sp/>&lt;=<sp/>end_addr);</highlight></codeline>
<codeline lineno="296"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__EXCEPTION__CPU_gacb9f94a852339140f2d1d4ab8411c9c3_1gacb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="297"><highlight class="normal"></highlight></codeline>
<codeline lineno="298"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>ercd;</highlight></codeline>
<codeline lineno="299"><highlight class="normal">}</highlight></codeline>
<codeline lineno="300"><highlight class="normal"></highlight></codeline>
<codeline lineno="309"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gabfdca8296f41bd31cc9e5643a8d24e32_1gabfdca8296f41bd31cc9e5643a8d24e32" kindref="member">dcache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data)</highlight></codeline>
<codeline lineno="310"><highlight class="normal">{</highlight></codeline>
<codeline lineno="311"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="312"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="313"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabdb8bb15de43a7ed71160bd32e1b2c44_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="316"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga313110202b402b9ab24fc0c9d9930028_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>,<sp/>tag);</highlight></codeline>
<codeline lineno="317"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaaacbef93c439e5fac4830959aac4fa92_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>,<sp/>data);</highlight></codeline>
<codeline lineno="318"><highlight class="normal"></highlight></codeline>
<codeline lineno="319"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="320"><highlight class="normal">}</highlight></codeline>
<codeline lineno="321"><highlight class="normal"></highlight></codeline>
<codeline lineno="330"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga10472449765a96cb2eeab9fb89f188da_1ga10472449765a96cb2eeab9fb89f188da" kindref="member">dcache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="331"><highlight class="normal">{</highlight></codeline>
<codeline lineno="332"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>)<sp/>{</highlight></codeline>
<codeline lineno="333"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="334"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="335"><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabdb8bb15de43a7ed71160bd32e1b2c44_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>cache_addr);</highlight></codeline>
<codeline lineno="337"><highlight class="normal"><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga313110202b402b9ab24fc0c9d9930028_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>);</highlight></codeline>
<codeline lineno="338"><highlight class="normal"><sp/><sp/><sp/><sp/>*data<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaaacbef93c439e5fac4830959aac4fa92_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>);</highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight></codeline>
<codeline lineno="340"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="341"><highlight class="normal">}</highlight></codeline>
<codeline lineno="342"><highlight class="normal"></highlight></codeline>
<codeline lineno="351"><highlight class="normal">int32_t<sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga9c6a7e168e8daf46938f6c8a63318e1f_1ga9c6a7e168e8daf46938f6c8a63318e1f" kindref="member">dcache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data)</highlight></codeline>
<codeline lineno="352"><highlight class="normal">{</highlight></codeline>
<codeline lineno="353"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gab6018a2516d040b1f7cab03b37883eb1_1gab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>))<sp/>{</highlight></codeline>
<codeline lineno="354"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="355"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__BUILTIN_ga7fc2bb3f493a46207d78c3d22abdb118_1ga7fc2bb3f493a46207d78c3d22abdb118" kindref="member">arc_aux_write</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabdb8bb15de43a7ed71160bd32e1b2c44_1gabdb8bb15de43a7ed71160bd32e1b2c44" kindref="member">AUX_DC_RAM_ADDR</ref>,<sp/>mem_addr);</highlight></codeline>
<codeline lineno="358"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gabc9aa216033011852fa809e848091ee3_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gacb1e748794870e28d437a192b88b60b3_1gacb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="359"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*tag<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga313110202b402b9ab24fc0c9d9930028_1ga313110202b402b9ab24fc0c9d9930028" kindref="member">AUX_DC_TAG</ref>);</highlight></codeline>
<codeline lineno="360"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>*data<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_gaaacbef93c439e5fac4830959aac4fa92_1gaaacbef93c439e5fac4830959aac4fa92" kindref="member">AUX_DC_DATA</ref>);</highlight></codeline>
<codeline lineno="361"><highlight class="normal"><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="362"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;<sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>specified<sp/>memory<sp/>is<sp/>not<sp/>in<sp/>dcache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="363"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="364"><highlight class="normal"></highlight></codeline>
<codeline lineno="365"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="366"><highlight class="normal">}</highlight></codeline>
<codeline lineno="367"><highlight class="normal"></highlight></codeline>
<codeline lineno="373"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6bda12adc92ba421f24f6e836051db9c_1ga6bda12adc92ba421f24f6e836051db9c" kindref="member">arc_cache_init</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="374"><highlight class="normal">{</highlight></codeline>
<codeline lineno="375"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>build_cfg;</highlight></codeline>
<codeline lineno="376"><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"><sp/><sp/><sp/><sp/>build_cfg<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga0a71e31c0c9c908d33185905eb042010_1ga0a71e31c0c9c908d33185905eb042010" kindref="member">AUX_BCR_D_CACHE</ref>);</highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight></codeline>
<codeline lineno="379"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a808eb59f19a5d5ee1f6cf087d2c26508_1a808eb59f19a5d5ee1f6cf087d2c26508" kindref="member">ver</ref><sp/>=<sp/>build_cfg<sp/>&amp;<sp/>0xff;</highlight></codeline>
<codeline lineno="380"><highlight class="normal"></highlight></codeline>
<codeline lineno="381"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(<ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a808eb59f19a5d5ee1f6cf087d2c26508_1a808eb59f19a5d5ee1f6cf087d2c26508" kindref="member">ver</ref><sp/>&gt;=<sp/>0x04)<sp/>{<sp/></highlight><highlight class="comment">/*<sp/>ARCv2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="382"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga776803ac7c72e6e799d27ca7e7092822_1ga776803ac7c72e6e799d27ca7e7092822" kindref="member">dcache_enable</ref>(<ref refid="group__ARC__HAL__MISC__CACHE_ga8dcb9d71ecace8c648c4b525a8bc6190_1ga8dcb9d71ecace8c648c4b525a8bc6190" kindref="member">DC_CTRL_DISABLE_FLUSH_LOCKED</ref><sp/>|</highlight></codeline>
<codeline lineno="383"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DC_CTRL_INDIRECT_ACCESS<sp/>|<sp/><ref refid="group__ARC__HAL__MISC__CACHE_gad39e2ba72c52a7531bed72e5c53ceb64_1gad39e2ba72c52a7531bed72e5c53ceb64" kindref="member">DC_CTRL_INVALID_FLUSH</ref>);</highlight></codeline>
<codeline lineno="384"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga6d0dd9250492278511535b265c3c8d0f_1ga6d0dd9250492278511535b265c3c8d0f" kindref="member">dcache_invalidate</ref>();</highlight></codeline>
<codeline lineno="385"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a2b852bb394919a676335d739c0e3f4fe_1a2b852bb394919a676335d739c0e3f4fe" kindref="member">assoc</ref><sp/>=<sp/>1<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>8)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="386"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a71fc5e05f94baf7167c6221ed52366cb_1a71fc5e05f94baf7167c6221ed52366cb" kindref="member">capacity</ref><sp/>=<sp/>512<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>12)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="387"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__cache_8c_a98779117cb72be47252a8b4cba17364f_1a98779117cb72be47252a8b4cba17364f" kindref="member">dcache_config</ref>.<ref refid="structcache__config_a4005c0e6719f0ac68ce0044968d4fde8_1a4005c0e6719f0ac68ce0044968d4fde8" kindref="member">line</ref><sp/>=<sp/>16<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>16)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="388"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"><sp/><sp/><sp/><sp/>build_cfg<sp/>=<sp/><ref refid="group__ARC__HAL__BUILTIN_gad03638934aed9ae0b0212a6b351a4aa0_1gad03638934aed9ae0b0212a6b351a4aa0" kindref="member">arc_aux_read</ref>(<ref refid="group__ARC__HAL__CORE__COMM_ga9e91cea4c263ee77386aaedab738171d_1ga9e91cea4c263ee77386aaedab738171d" kindref="member">AUX_BCR_I_CACHE</ref>);</highlight></codeline>
<codeline lineno="391"><highlight class="normal"></highlight></codeline>
<codeline lineno="392"><highlight class="normal"><sp/><sp/><sp/><sp/>icache_config.ver<sp/>=<sp/>build_cfg<sp/>&amp;<sp/>0xff;</highlight></codeline>
<codeline lineno="393"><highlight class="normal"></highlight></codeline>
<codeline lineno="394"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(icache_config.ver<sp/>&gt;=<sp/>0x04)<sp/>{<sp/></highlight><highlight class="comment">/*<sp/>ARCv2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.assoc<sp/>=<sp/>1<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>8)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="396"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.capacity<sp/>=<sp/>512<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>12)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="397"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>icache_config.line<sp/>=<sp/>8<sp/>&lt;&lt;<sp/>((build_cfg<sp/>&gt;&gt;<sp/>16)<sp/>&amp;<sp/>0xf);</highlight></codeline>
<codeline lineno="398"><highlight class="normal"></highlight></codeline>
<codeline lineno="399"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga0eb613ef234830ebb8fdb5b69ebdc21a_1ga0eb613ef234830ebb8fdb5b69ebdc21a" kindref="member">icache_enable</ref>(<ref refid="group__ARC__HAL__MISC__CACHE_ga89588be391940bb908fac67345fbc64b_1ga89588be391940bb908fac67345fbc64b" kindref="member">IC_CTRL_IC_ENABLE</ref>);</highlight></codeline>
<codeline lineno="400"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group__ARC__HAL__MISC__CACHE_ga090d5a46c2dd09d034f4cc5ce33fb732_1ga090d5a46c2dd09d034f4cc5ce33fb732" kindref="member">icache_invalidate</ref>();</highlight></codeline>
<codeline lineno="401"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal">}</highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_bsp/arc/arc_cache.c"/>
  </compounddef>
</doxygen>
