#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000191f8e2c220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000191f8e2a0b0 .scope module, "tb" "tb" 3 36;
 .timescale -12 -12;
L_00000191f8f6c630 .functor NOT 1, L_00000191f8fc39c0, C4<0>, C4<0>, C4<0>;
L_00000191f8f6c6a0 .functor XOR 25, L_00000191f8fc3240, L_00000191f8fc34c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_00000191f8f6c5c0 .functor XOR 25, L_00000191f8f6c6a0, L_00000191f8fc37e0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v00000191f8fc3100_0 .net *"_ivl_10", 24 0, L_00000191f8fc37e0;  1 drivers
v00000191f8fc2de0_0 .net *"_ivl_12", 24 0, L_00000191f8f6c5c0;  1 drivers
v00000191f8fc2a20_0 .net *"_ivl_2", 24 0, L_00000191f8fc3060;  1 drivers
v00000191f8fc2660_0 .net *"_ivl_4", 24 0, L_00000191f8fc3240;  1 drivers
v00000191f8fc3ce0_0 .net *"_ivl_6", 24 0, L_00000191f8fc34c0;  1 drivers
v00000191f8fc2200_0 .net *"_ivl_8", 24 0, L_00000191f8f6c6a0;  1 drivers
v00000191f8fc2020_0 .var "clk", 0 0;
v00000191f8fc2160_0 .net "done_dut", 0 0, L_00000191f8f6c4e0;  1 drivers
v00000191f8fc27a0_0 .net "done_ref", 0 0, L_00000191f8fc32e0;  1 drivers
v00000191f8fc2840_0 .net "in", 7 0, v00000191f8fc2520_0;  1 drivers
v00000191f8fc3c40_0 .net "out_bytes_dut", 23 0, L_00000191f8fc3380;  1 drivers
v00000191f8fc28e0_0 .net "out_bytes_ref", 23 0, L_00000191f8fc3920;  1 drivers
v00000191f8fc3740_0 .net "reset", 0 0, v00000191f8fc36a0_0;  1 drivers
v00000191f8fc2980_0 .var/2u "stats1", 223 0;
v00000191f8fc2ac0_0 .var/2u "strobe", 0 0;
v00000191f8fc2f20_0 .net "tb_match", 0 0, L_00000191f8fc39c0;  1 drivers
v00000191f8fc2b60_0 .net "tb_mismatch", 0 0, L_00000191f8f6c630;  1 drivers
E_00000191f8f409b0/0 .event negedge, v00000191f8f3a690_0;
E_00000191f8f409b0/1 .event posedge, v00000191f8f3a690_0;
E_00000191f8f409b0 .event/or E_00000191f8f409b0/0, E_00000191f8f409b0/1;
L_00000191f8fc3060 .concat [ 1 24 0 0], L_00000191f8fc32e0, L_00000191f8fc3920;
L_00000191f8fc3240 .concat [ 1 24 0 0], L_00000191f8fc32e0, L_00000191f8fc3920;
L_00000191f8fc34c0 .concat [ 1 24 0 0], L_00000191f8f6c4e0, L_00000191f8fc3380;
L_00000191f8fc37e0 .concat [ 1 24 0 0], L_00000191f8fc32e0, L_00000191f8fc3920;
L_00000191f8fc39c0 .cmp/eeq 25, L_00000191f8fc3060, L_00000191f8f6c5c0;
S_00000191f8e2a240 .scope module, "good1" "RefModule" 3 81, 4 2 0, S_00000191f8e2a0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_00000191f8f65500 .param/l "BYTE1" 0 4 10, +C4<00000000000000000000000000000000>;
P_00000191f8f65538 .param/l "BYTE2" 0 4 10, +C4<00000000000000000000000000000001>;
P_00000191f8f65570 .param/l "BYTE3" 0 4 10, +C4<00000000000000000000000000000010>;
P_00000191f8f655a8 .param/l "DONE" 0 4 10, +C4<00000000000000000000000000000011>;
L_00000191f9340118 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000191f8f3ac30_0 .net *"_ivl_10", 23 0, L_00000191f9340118;  1 drivers
v00000191f8f3acd0_0 .net *"_ivl_2", 31 0, L_00000191f8fc31a0;  1 drivers
L_00000191f9340088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000191f8f3ad70_0 .net *"_ivl_5", 29 0, L_00000191f9340088;  1 drivers
L_00000191f93400d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000191f8f3ae10_0 .net/2u *"_ivl_6", 31 0, L_00000191f93400d0;  1 drivers
v00000191f8f3a690_0 .net "clk", 0 0, v00000191f8fc2020_0;  1 drivers
v00000191f8f3b130_0 .net "done", 0 0, L_00000191f8fc32e0;  alias, 1 drivers
v00000191f8f3b1d0_0 .net "in", 7 0, v00000191f8fc2520_0;  alias, 1 drivers
v00000191f8f3a370_0 .net "in3", 0 0, L_00000191f8fc20c0;  1 drivers
v00000191f8f3a4b0_0 .var "next", 1 0;
v00000191f8fc3b00_0 .net "out_bytes", 23 0, L_00000191f8fc3920;  alias, 1 drivers
v00000191f8fc3ba0_0 .var "out_bytes_r", 23 0;
v00000191f8fc2c00_0 .net "reset", 0 0, v00000191f8fc36a0_0;  alias, 1 drivers
v00000191f8fc2480_0 .var "state", 1 0;
E_00000191f8f3f8b0 .event posedge, v00000191f8f3a690_0;
E_00000191f8f3f030 .event edge, v00000191f8fc2480_0, v00000191f8f3a370_0;
L_00000191f8fc20c0 .part v00000191f8fc2520_0, 3, 1;
L_00000191f8fc31a0 .concat [ 2 30 0 0], v00000191f8fc2480_0, L_00000191f9340088;
L_00000191f8fc32e0 .cmp/eq 32, L_00000191f8fc31a0, L_00000191f93400d0;
L_00000191f8fc3920 .functor MUXZ 24, L_00000191f9340118, v00000191f8fc3ba0_0, L_00000191f8fc32e0, C4<>;
S_00000191f8f66330 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_00000191f8e2a0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v00000191f8fc2ca0_0 .net "clk", 0 0, v00000191f8fc2020_0;  alias, 1 drivers
v00000191f8fc2520_0 .var "in", 7 0;
v00000191f8fc36a0_0 .var "reset", 0 0;
E_00000191f8f3fa70 .event negedge, v00000191f8f3a690_0;
S_00000191f8f664c0 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_00000191f8e2a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
L_00000191f8f6c4e0 .functor AND 1, L_00000191f8fc2e80, L_00000191f8fc2fc0, C4<1>, C4<1>;
L_00000191f9340160 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000191f8fc1f80_0 .net/2u *"_ivl_0", 2 0, L_00000191f9340160;  1 drivers
L_00000191f93401f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000191f8fc25c0_0 .net *"_ivl_10", 23 0, L_00000191f93401f0;  1 drivers
v00000191f8fc3560_0 .net *"_ivl_2", 0 0, L_00000191f8fc2e80;  1 drivers
L_00000191f93401a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000191f8fc22a0_0 .net/2u *"_ivl_4", 2 0, L_00000191f93401a8;  1 drivers
v00000191f8fc2700_0 .net *"_ivl_6", 0 0, L_00000191f8fc2fc0;  1 drivers
v00000191f8fc3420_0 .var "byte_count", 2 0;
v00000191f8fc3600_0 .net "clk", 0 0, v00000191f8fc2020_0;  alias, 1 drivers
v00000191f8fc2340_0 .net "done", 0 0, L_00000191f8f6c4e0;  alias, 1 drivers
v00000191f8fc2d40_0 .net "in", 7 0, v00000191f8fc2520_0;  alias, 1 drivers
v00000191f8fc3d80_0 .var "message_reg", 23 0;
v00000191f8fc3a60_0 .net "out_bytes", 23 0, L_00000191f8fc3380;  alias, 1 drivers
v00000191f8fc23e0_0 .net "reset", 0 0, v00000191f8fc36a0_0;  alias, 1 drivers
v00000191f8fc3880_0 .var "state", 2 0;
L_00000191f8fc2e80 .cmp/eq 3, v00000191f8fc3880_0, L_00000191f9340160;
L_00000191f8fc2fc0 .cmp/eq 3, v00000191f8fc3420_0, L_00000191f93401a8;
L_00000191f8fc3380 .functor MUXZ 24, L_00000191f93401f0, v00000191f8fc3d80_0, L_00000191f8f6c4e0, C4<>;
S_00000191f8f48270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_00000191f8e2a0b0;
 .timescale -12 -12;
E_00000191f8f3fb30 .event edge, v00000191f8fc2ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000191f8fc2ac0_0;
    %nor/r;
    %assign/vec4 v00000191f8fc2ac0_0, 0;
    %wait E_00000191f8f3fb30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000191f8f66330;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000191f8f3fa70;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000191f8fc2520_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v00000191f8fc36a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000191f8fc36a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000191f8fc2520_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000191f8f3f8b0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000191f8fc2520_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000191f8fc2520_0, 4, 5;
    %wait E_00000191f8f3f8b0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000191f8fc2520_0, 0;
    %wait E_00000191f8f3f8b0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000191f8fc2520_0, 0;
    %wait E_00000191f8f3f8b0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000191f8e2a240;
T_2 ;
Ewait_0 .event/or E_00000191f8f3f030, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000191f8fc2480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v00000191f8f3a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v00000191f8f3a4b0_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000191f8f3a4b0_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000191f8f3a4b0_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v00000191f8f3a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v00000191f8f3a4b0_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000191f8e2a240;
T_3 ;
    %wait E_00000191f8f3f8b0;
    %load/vec4 v00000191f8fc2c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000191f8fc2480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000191f8f3a4b0_0;
    %assign/vec4 v00000191f8fc2480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000191f8e2a240;
T_4 ;
    %wait E_00000191f8f3f8b0;
    %load/vec4 v00000191f8fc3ba0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000191f8f3b1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000191f8fc3ba0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000191f8f664c0;
T_5 ;
    %wait E_00000191f8f3f8b0;
    %load/vec4 v00000191f8fc23e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000191f8fc3880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000191f8fc3420_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000191f8fc3d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000191f8fc3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v00000191f8fc2d40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000191f8fc3880_0, 0;
    %load/vec4 v00000191f8fc2d40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000191f8fc3d80_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000191f8fc3420_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v00000191f8fc2d40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000191f8fc3d80_0, 4, 5;
    %load/vec4 v00000191f8fc3420_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000191f8fc3420_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000191f8fc3880_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000191f8fc2d40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000191f8fc3d80_0, 4, 5;
    %load/vec4 v00000191f8fc3420_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000191f8fc3420_0, 0;
    %load/vec4 v00000191f8fc3420_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000191f8fc3880_0, 0;
T_5.8 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000191f8e2a0b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191f8fc2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000191f8fc2ac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000191f8e2a0b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v00000191f8fc2020_0;
    %inv;
    %store/vec4 v00000191f8fc2020_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000191f8e2a0b0;
T_8 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v00000191f8fc2ca0_0, v00000191f8fc2b60_0, v00000191f8fc2020_0, v00000191f8fc2840_0, v00000191f8fc3740_0, v00000191f8fc28e0_0, v00000191f8fc3c40_0, v00000191f8fc27a0_0, v00000191f8fc2160_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000191f8e2a0b0;
T_9 ;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", &PV<v00000191f8fc2980_0, 128, 32>, &PV<v00000191f8fc2980_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_9.1 ;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", &PV<v00000191f8fc2980_0, 64, 32>, &PV<v00000191f8fc2980_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 111 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000191f8fc2980_0, 192, 32>, &PV<v00000191f8fc2980_0, 0, 32> {0 0 0};
    %vpi_call/w 3 112 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 113 "$display", "Mismatches: %1d in %1d samples", &PV<v00000191f8fc2980_0, 192, 32>, &PV<v00000191f8fc2980_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000191f8e2a0b0;
T_10 ;
    %wait E_00000191f8f409b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000191f8fc2980_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
    %load/vec4 v00000191f8fc2f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 124 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000191f8fc2980_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.0 ;
    %load/vec4 v00000191f8fc28e0_0;
    %load/vec4 v00000191f8fc28e0_0;
    %load/vec4 v00000191f8fc3c40_0;
    %xor;
    %load/vec4 v00000191f8fc28e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.4 ;
    %load/vec4 v00000191f8fc27a0_0;
    %load/vec4 v00000191f8fc27a0_0;
    %load/vec4 v00000191f8fc2160_0;
    %xor;
    %load/vec4 v00000191f8fc27a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.10 ;
    %load/vec4 v00000191f8fc2980_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000191f8fc2980_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000191f8e2a0b0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob154_fsm_ps2data_test.sv";
    "dataset_code-complete-iccad2023/Prob154_fsm_ps2data_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob154_fsm_ps2data/Prob154_fsm_ps2data_sample01.sv";
