-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_linear_on_stream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    out_stream_full_n : IN STD_LOGIC;
    out_stream_write : OUT STD_LOGIC;
    in_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    in_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    in_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    in_stream_empty_n : IN STD_LOGIC;
    in_stream_read : OUT STD_LOGIC;
    weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights_ce0 : OUT STD_LOGIC;
    weights_q0 : IN STD_LOGIC_VECTOR (4095 downto 0);
    bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_ce0 : OUT STD_LOGIC;
    bias_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
    out_dim_offset : IN STD_LOGIC_VECTOR (9 downto 0);
    in_dim_offset : IN STD_LOGIC_VECTOR (9 downto 0);
    use_gelu_offset : IN STD_LOGIC_VECTOR (0 downto 0);
    out_dim_offset_c_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_dim_offset_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    out_dim_offset_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    out_dim_offset_c_full_n : IN STD_LOGIC;
    out_dim_offset_c_write : OUT STD_LOGIC );
end;


architecture behav of ViT_act_compute_linear_on_stream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_F : STD_LOGIC_VECTOR (10 downto 0) := "00000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_dim_offset_c_blk_n : STD_LOGIC;
    signal out_dim_iters_i_reg_201 : STD_LOGIC_VECTOR (6 downto 0);
    signal in_dim_iters_i_reg_206 : STD_LOGIC_VECTOR (6 downto 0);
    signal last_in_dim_iter_fu_154_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal last_in_dim_iter_reg_212 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal last_total_dim_iter_fu_174_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal last_total_dim_iter_reg_217 : STD_LOGIC_VECTOR (12 downto 0);
    signal iters_fu_189_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal iters_reg_222 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_idle : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0 : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0 : STD_LOGIC;
    signal grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal out_dim_cast_i_i_fu_112_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln70_fu_116_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_dim_cast_i_i_fu_108_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln70_1_fu_132_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal total_dim_iters_fu_160_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal total_dim_iters_fu_160_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal total_dim_iters_fu_160_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln282_fu_170_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_i_fu_181_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln282_fu_166_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal total_dim_iters_fu_160_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal total_dim_iters_fu_160_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        in_stream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        in_stream_empty_n : IN STD_LOGIC;
        in_stream_read : OUT STD_LOGIC;
        out_stream_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_full_n : IN STD_LOGIC;
        out_stream_write : OUT STD_LOGIC;
        iters_i : IN STD_LOGIC_VECTOR (19 downto 0);
        bias_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_q0 : IN STD_LOGIC_VECTOR (287 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (4095 downto 0);
        sext_ln283_i : IN STD_LOGIC_VECTOR (12 downto 0);
        sext_ln281_i : IN STD_LOGIC_VECTOR (6 downto 0);
        use_gelu_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ViT_act_mul_7ns_7ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 : component ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start,
        ap_done => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done,
        ap_idle => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_idle,
        ap_ready => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready,
        in_stream_dout => in_stream_dout,
        in_stream_num_data_valid => ap_const_lv7_0,
        in_stream_fifo_cap => ap_const_lv7_0,
        in_stream_empty_n => in_stream_empty_n,
        in_stream_read => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read,
        out_stream_din => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din,
        out_stream_num_data_valid => ap_const_lv2_0,
        out_stream_fifo_cap => ap_const_lv2_0,
        out_stream_full_n => out_stream_full_n,
        out_stream_write => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write,
        iters_i => iters_reg_222,
        bias_address0 => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0,
        bias_ce0 => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0,
        bias_q0 => bias_q0,
        weights_address0 => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0,
        weights_ce0 => grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0,
        weights_q0 => weights_q0,
        sext_ln283_i => last_total_dim_iter_reg_217,
        sext_ln281_i => last_in_dim_iter_reg_212,
        use_gelu_offset => use_gelu_offset);

    mul_7ns_7ns_14_1_1_U796 : component ViT_act_mul_7ns_7ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        dout_WIDTH => 14)
    port map (
        din0 => total_dim_iters_fu_160_p0,
        din1 => total_dim_iters_fu_160_p1,
        dout => total_dim_iters_fu_160_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                in_dim_iters_i_reg_206 <= add_ln70_1_fu_132_p2(10 downto 4);
                out_dim_iters_i_reg_201 <= add_ln70_fu_116_p2(10 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                iters_reg_222 <= iters_fu_189_p2;
                last_in_dim_iter_reg_212 <= last_in_dim_iter_fu_154_p2;
                last_total_dim_iter_reg_217 <= last_total_dim_iter_fu_174_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, out_dim_offset_c_full_n, grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (out_dim_offset_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln70_1_fu_132_p2 <= std_logic_vector(unsigned(in_dim_cast_i_i_fu_108_p1) + unsigned(ap_const_lv11_F));
    add_ln70_fu_116_p2 <= std_logic_vector(unsigned(out_dim_cast_i_i_fu_112_p1) + unsigned(ap_const_lv11_F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, out_dim_offset_c_full_n)
    begin
        if (((ap_start = ap_const_logic_0) or (out_dim_offset_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done)
    begin
        if ((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, out_dim_offset_c_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (out_dim_offset_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_address0 <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_address0;
    bias_ce0 <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_bias_ce0;
    grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg;
    in_dim_cast_i_i_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_dim_offset),11));

    in_stream_read_assign_proc : process(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_read <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_in_stream_read;
        else 
            in_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    iters_fu_189_p2 <= std_logic_vector(unsigned(shl_ln_i_fu_181_p3) + unsigned(zext_ln282_fu_166_p1));
    last_in_dim_iter_fu_154_p2 <= std_logic_vector(unsigned(in_dim_iters_i_reg_206) + unsigned(ap_const_lv7_7F));
    last_total_dim_iter_fu_174_p2 <= std_logic_vector(unsigned(trunc_ln282_fu_170_p1) + unsigned(ap_const_lv13_1FFF));
    out_dim_cast_i_i_fu_112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_dim_offset),11));

    out_dim_offset_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_dim_offset_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_dim_offset_c_blk_n <= out_dim_offset_c_full_n;
        else 
            out_dim_offset_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_dim_offset_c_din <= out_dim_offset;

    out_dim_offset_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_dim_offset_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (out_dim_offset_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_dim_offset_c_write <= ap_const_logic_1;
        else 
            out_dim_offset_c_write <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_din <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_din;

    out_stream_write_assign_proc : process(grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_stream_write <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_out_stream_write;
        else 
            out_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_i_fu_181_p3 <= (trunc_ln282_fu_170_p1 & ap_const_lv7_0);
    total_dim_iters_fu_160_p0 <= total_dim_iters_fu_160_p00(7 - 1 downto 0);
    total_dim_iters_fu_160_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_dim_iters_i_reg_206),14));
    total_dim_iters_fu_160_p1 <= total_dim_iters_fu_160_p10(7 - 1 downto 0);
    total_dim_iters_fu_160_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_dim_iters_i_reg_201),14));
    trunc_ln282_fu_170_p1 <= total_dim_iters_fu_160_p2(13 - 1 downto 0);
    weights_address0 <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_address0;
    weights_ce0 <= grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_weights_ce0;
    zext_ln282_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(total_dim_iters_fu_160_p2),20));
end behav;
