{
  "module_name": "gcc-qcs404.c",
  "hash_id": "5e1570a2db0c78f0659287a87ac76bd5a1ab801c19ed382481f45af66fe0109b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-qcs404.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-qcs404.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_XO,\n\tDT_SLEEP_CLK,\n\tDT_PCIE_0_PIPE_CLK,\n\tDT_DSI0_PHY_PLL_OUT_DSICLK,\n\tDT_DSI0_PHY_PLL_OUT_BYTECLK,\n\tDT_HDMI_PHY_PLL_CLK,\n};\n\nenum {\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL1_OUT_MAIN,\n\tP_GPLL3_OUT_MAIN,\n\tP_GPLL4_OUT_MAIN,\n\tP_GPLL6_OUT_AUX,\n\tP_HDMI_PHY_PLL_CLK,\n\tP_PCIE_0_PIPE_CLK,\n\tP_SLEEP_CLK,\n\tP_XO,\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_XO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n};\n\nstatic struct clk_fixed_factor cxo = {\n\t.mult = 1,\n\t.div = 1,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"cxo\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll0_sleep_clk_src = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45008,\n\t\t.enable_mask = BIT(23),\n\t\t.enable_is_inverted = true,\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_sleep_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll0_out_main = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.flags = SUPPORTS_FSM_MODE,\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_out_main\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll0_ao_out_main = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.flags = SUPPORTS_FSM_MODE,\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_ao_out_main\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_alpha_pll_fixed_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll1_out_main = {\n\t.offset = 0x20000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll1_out_main\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpll3_config = {\n\t.l = 48,\n\t.alpha = 0x0,\n\t.alpha_en_mask = BIT(24),\n\t.post_div_mask = 0xf << 8,\n\t.post_div_val = 0x1 << 8,\n\t.vco_mask = 0x3 << 20,\n\t.main_output_mask = 0x1,\n\t.config_ctl_val = 0x4001055b,\n};\n\nstatic const struct pll_vco gpll3_vco[] = {\n\t{ 700000000, 1400000000, 0 },\n};\n\nstatic struct clk_alpha_pll gpll3_out_main = {\n\t.offset = 0x22000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = gpll3_vco,\n\t.num_vco = ARRAY_SIZE(gpll3_vco),\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll3_out_main\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_out_main = {\n\t.offset = 0x24000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x45000,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_out_main\",\n\t\t\t.parent_data = gcc_parent_data_1,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_pll gpll6 = {\n\t.l_reg = 0x37004,\n\t.m_reg = 0x37008,\n\t.n_reg = 0x3700C,\n\t.config_reg = 0x37014,\n\t.mode_reg = 0x37000,\n\t.status_reg = 0x3701C,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll6_out_aux = {\n\t.enable_reg = 0x45000,\n\t.enable_mask = BIT(7),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6_out_aux\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll6.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_ao_0[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_ao_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL6_OUT_AUX, 2 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll6_out_aux.hw },\n\t{ .index = DT_SLEEP_CLK, .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL6_OUT_AUX, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll6_out_aux.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll1_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK, .name = \"dsi0pllbyte\" },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK, .name = \"dsi0pllbyte\" },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL3_OUT_MAIN, 2 },\n\t{ P_GPLL6_OUT_AUX, 3 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_7[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll3_out_main.clkr.hw },\n\t{ .hw = &gpll6_out_aux.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_XO, 0 },\n\t{ P_HDMI_PHY_PLL_CLK, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .index = DT_HDMI_PHY_PLL_CLK, .name = \"hdmi_pll\" },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 2 },\n\t{ P_GPLL6_OUT_AUX, 3 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_DSICLK, .name = \"dsi0pll\" },\n\t{ .hw = &gpll6_out_aux.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_10[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_10[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .index = DT_SLEEP_CLK, .name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_11[] = {\n\t{ P_XO, 0 },\n\t{ P_PCIE_0_PIPE_CLK, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_11[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .fw_name = \"pcie_0_pipe_clk\", .name = \"pcie_0_pipe_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_12[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_12[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_DSICLK, .name = \"dsi0pll\" },\n};\n\nstatic const struct parent_map gcc_parent_map_13[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL4_OUT_MAIN, 2 },\n\t{ P_GPLL6_OUT_AUX, 3 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_13[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll4_out_main.clkr.hw },\n\t{ .hw = &gpll6_out_aux.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_14[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_14[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_15[] = {\n\t{ P_XO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_15[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n};\n\nstatic const struct parent_map gcc_parent_map_16[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_16[] = {\n\t{ .index = DT_XO, .name = \"xo-board\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_apss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_parent_data_ao_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_ao_0),\n\t\t.flags = CLK_IS_CRITICAL,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup0_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup0_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x602c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup0_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup0_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_GPLL0_OUT_MAIN, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_MAIN, 16, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup0_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x6034,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup0_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x200c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000,   P_XO, 10, 1, 2),\n\tF(4800000,  P_XO, 4, 0, 0),\n\tF(9600000,  P_XO, 2, 0, 0),\n\tF(10480000, P_GPLL0_OUT_MAIN, 1, 3, 229),\n\tF(16000000, P_GPLL0_OUT_MAIN, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(20961000, P_GPLL0_OUT_MAIN, 1, 6, 229),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup2_spi_apps_clk_src[] = {\n\tF(960000,   P_XO, 10, 1, 2),\n\tF(4800000,  P_XO, 4, 0, 0),\n\tF(9600000,  P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0_OUT_MAIN, 1,  3, 160),\n\tF(16000000, P_GPLL0_OUT_MAIN, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_MAIN, 16, 1, 2),\n\tF(30000000, P_GPLL0_OUT_MAIN, 1,  3, 80),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x3014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup2_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x4000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x4024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x5024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_uart0_apps_clk_src[] = {\n\tF(3686400, P_GPLL0_OUT_MAIN, 1, 72, 15625),\n\tF(7372800, P_GPLL0_OUT_MAIN, 1, 144, 15625),\n\tF(14745600, P_GPLL0_OUT_MAIN, 1, 288, 15625),\n\tF(16000000, P_GPLL0_OUT_MAIN, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0_OUT_MAIN, 1, 3, 100),\n\tF(25000000, P_GPLL0_OUT_MAIN, 16, 1, 2),\n\tF(32000000, P_GPLL0_OUT_MAIN, 1, 1, 25),\n\tF(40000000, P_GPLL0_OUT_MAIN, 1, 1, 20),\n\tF(46400000, P_GPLL0_OUT_MAIN, 1, 29, 500),\n\tF(48000000, P_GPLL0_OUT_MAIN, 1, 3, 50),\n\tF(51200000, P_GPLL0_OUT_MAIN, 1, 8, 125),\n\tF(56000000, P_GPLL0_OUT_MAIN, 1, 7, 100),\n\tF(58982400, P_GPLL0_OUT_MAIN, 1, 1152, 15625),\n\tF(60000000, P_GPLL0_OUT_MAIN, 1, 3, 40),\n\tF(64000000, P_GPLL0_OUT_MAIN, 1, 2, 25),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart0_apps_clk_src = {\n\t.cmd_rcgr = 0x600c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart0_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart0_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart0_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x3034,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart0_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x4014,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.cfg_off = 0x20,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart0_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup0_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0xc00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup0_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup0_spi_apps_clk_src = {\n\t.cmd_rcgr = 0xc024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup0_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup0_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart0_apps_clk_src = {\n\t.cmd_rcgr = 0xc044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart0_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart0_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x4d044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_emac_clk_src[] = {\n\tF(5000000,   P_GPLL1_OUT_MAIN, 2, 1, 50),\n\tF(50000000,  P_GPLL1_OUT_MAIN, 10, 0, 0),\n\tF(125000000, P_GPLL1_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GPLL1_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 emac_clk_src = {\n\t.cmd_rcgr = 0x4e01c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_emac_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"emac_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_emac_ptp_clk_src[] = {\n\tF(50000000,  P_GPLL1_OUT_MAIN, 10, 0, 0),\n\tF(125000000, P_GPLL1_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GPLL1_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 emac_ptp_clk_src = {\n\t.cmd_rcgr = 0x4e014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_emac_ptp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"emac_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_esc0_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x4d05c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gfx3d_clk_src[] = {\n\tF(19200000,  P_XO, 1, 0, 0),\n\tF(50000000,  P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(80000000,  P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(160000000, P_GPLL0_OUT_MAIN, 5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(228571429, P_GPLL0_OUT_MAIN, 3.5, 0, 0),\n\tF(240000000, P_GPLL6_OUT_AUX,  4.5, 0, 0),\n\tF(266666667, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(270000000, P_GPLL6_OUT_AUX,  4, 0, 0),\n\tF(320000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\tF(400000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(484800000, P_GPLL3_OUT_MAIN, 1, 0, 0),\n\tF(523200000, P_GPLL3_OUT_MAIN, 1, 0, 0),\n\tF(550000000, P_GPLL3_OUT_MAIN, 1, 0, 0),\n\tF(598000000, P_GPLL3_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_clk_src = {\n\t.cmd_rcgr = 0x59000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gfx3d_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gfx3d_clk_src\",\n\t\t.parent_data = gcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gp1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x8004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x9004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0xa004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 hdmi_app_clk_src = {\n\t.cmd_rcgr = 0x4d0e4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_app_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 hdmi_pclk_clk_src = {\n\t.cmd_rcgr = 0x4d0dc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_pclk_clk_src\",\n\t\t.parent_data = gcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(80000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(145454545, P_GPLL0_OUT_MAIN, 5.5, 0, 0),\n\tF(160000000, P_GPLL0_OUT_MAIN, 5, 0, 0),\n\tF(177777778, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(266666667, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(320000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x4d014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_9,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = gcc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_0_aux_clk_src[] = {\n\tF(1200000, P_XO, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x3e024,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_10,\n\t.freq_tbl = ftbl_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_10,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_10),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_0_pipe_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(125000000, P_PCIE_0_PIPE_CLK, 2, 0, 0),\n\tF(250000000, P_PCIE_0_PIPE_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_pipe_clk_src = {\n\t.cmd_rcgr = 0x3e01c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_11,\n\t.freq_tbl = ftbl_pcie_0_pipe_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_pipe_clk_src\",\n\t\t.parent_data = gcc_parent_data_11,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_11),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x4d000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_12,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = gcc_parent_data_12,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_12),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(64000000, P_GPLL0_OUT_MAIN, 12.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x44010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_OUT_MAIN, 10, 1, 4),\n\tF(25000000, P_GPLL0_OUT_MAIN, 16, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(177777778, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(192000000, P_GPLL4_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(384000000, P_GPLL4_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_13,\n\t.freq_tbl = ftbl_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_13,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_13),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_ice_core_clk_src[] = {\n\tF(160000000, P_GPLL0_OUT_MAIN, 5, 0, 0),\n\tF(266666667, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x5d000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_OUT_MAIN, 10, 1, 4),\n\tF(25000000, P_GPLL0_OUT_MAIN, 16, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(177777778, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x43004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_14,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_14,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_14),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb20_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x41048,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb20_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(266666667, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0x39028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x3901c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x3903c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_hs_system_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(80000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(177777778, P_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x41010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_usb_hs_system_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x4d02c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_15,\n\t.freq_tbl = ftbl_esc0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = gcc_parent_data_15,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_15),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cdsp_bimc_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(133333333, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(266666667, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(320000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cdsp_bimc_clk_src = {\n\t.cmd_rcgr = 0x5e010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_16,\n\t.freq_tbl = ftbl_cdsp_bimc_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cdsp_bimc_clk_src\",\n\t\t.parent_data = gcc_parent_data_16,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_16),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_apss_ahb_clk = {\n\t.halt_reg = 0x4601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&apss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_tcu_clk = {\n\t.halt_reg = 0x5b004,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_tcu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x59034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_apss_tcu_clk.clkr.hw,\n\t\t\t},\n\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gpu_clk = {\n\t.halt_reg = 0x59030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gpu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_cdsp_clk = {\n\t.halt_reg = 0x31030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_bimc_cdsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cdsp_bimc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_mdss_clk = {\n\t.halt_reg = 0x31038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x31038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_mdss_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x1008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcc_clk = {\n\t.halt_reg = 0x77004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x77004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcc_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcc_xo_clk = {\n\t.halt_reg = 0x77008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x77008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcc_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup0_i2c_apps_clk = {\n\t.halt_reg = 0x6028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup0_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup0_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup0_spi_apps_clk = {\n\t.halt_reg = 0x6024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup0_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup0_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x3010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x4020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x5020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart0_apps_clk = {\n\t.halt_reg = 0x6004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart0_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart0_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x302c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp1_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0xb008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup0_i2c_apps_clk = {\n\t.halt_reg = 0xc008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup0_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup0_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup0_spi_apps_clk = {\n\t.halt_reg = 0xc004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup0_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_qup0_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart0_apps_clk = {\n\t.halt_reg = 0xc03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart0_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&blsp2_uart0_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_axi_clk = {\n\t.halt_reg = 0x4e010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_eth_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_ptp_clk = {\n\t.halt_reg = 0x4e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_eth_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&emac_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_rgmii_clk = {\n\t.halt_reg = 0x4e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_eth_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&emac_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_slave_ahb_clk = {\n\t.halt_reg = 0x4e00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_eth_slave_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_geni_ir_s_clk = {\n\t.halt_reg = 0xf008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_geni_ir_s_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_geni_ir_h_clk = {\n\t.halt_reg = 0xf004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_geni_ir_h_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gfx_tcu_clk = {\n\t.halt_reg = 0x12020,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500C,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gfx_tcu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gfx_tbu_clk = {\n\t.halt_reg = 0x12010,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500C,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gfx_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cdsp_tbu_clk = {\n\t.halt_reg = 0x1203c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x13020,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_cdsp_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cdsp_bimc_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x8000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x9000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0xa000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gtcu_ahb_clk = {\n\t.halt_reg = 0x12044,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gtcu_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdp_tbu_clk = {\n\t.halt_reg = 0x1201c,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4500c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdp_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_ahb_clk = {\n\t.halt_reg = 0x4d07c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d07c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_axi_clk = {\n\t.halt_reg = 0x4d080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_byte0_clk = {\n\t.halt_reg = 0x4d094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_esc0_clk = {\n\t.halt_reg = 0x4d098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_hdmi_app_clk = {\n\t.halt_reg = 0x4d0d8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0d8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_hdmi_app_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&hdmi_app_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_hdmi_pclk_clk = {\n\t.halt_reg = 0x4d0d4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d0d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_hdmi_pclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&hdmi_pclk_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_mdp_clk = {\n\t.halt_reg = 0x4d088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_pclk0_clk = {\n\t.halt_reg = 0x4d084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdss_vsync_clk = {\n\t.halt_reg = 0x4d090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_ahb_clk = {\n\t.halt_reg = 0x59028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_oxili_gfx3d_clk = {\n\t.halt_reg = 0x59020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_oxili_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x3e014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x3e008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x3e018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x3e00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pcie_0_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x3e010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcnoc_usb2_clk = {\n\t.halt_reg = 0x27008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcnoc_usb2_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcnoc_usb3_clk = {\n\t.halt_reg = 0x2700c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcnoc_usb3_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x44004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic struct clk_branch gcc_pwm0_xo512_clk = {\n\t.halt_reg = 0x44018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x44018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pwm0_xo512_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pwm1_xo512_clk = {\n\t.halt_reg = 0x49004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pwm1_xo512_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pwm2_xo512_clk = {\n\t.halt_reg = 0x4a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pwm2_xo512_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qdss_dap_clk = {\n\t.halt_reg = 0x29084,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x45004,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qdss_dap_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x5d014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cdsp_cfg_ahb_clk = {\n\t.halt_reg = 0x5e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data) {\n\t\t\t.name = \"gcc_cdsp_cfg_ahb_cbcr\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x4301c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4301c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x43018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x43018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_smmu_cfg_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x3600C,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_smmu_cfg_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_clk = {\n\t.halt_reg = 0x26014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_inactivity_timers_clk = {\n\t.halt_reg = 0x4100C,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4100C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_inactivity_timers_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_mock_utmi_clk = {\n\t.halt_reg = 0x41044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb20_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2a_phy_sleep_clk = {\n\t.halt_reg = 0x4102c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4102c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2a_phy_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x3900c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3900c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x39014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x39010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x39044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x39018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x41030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_phy_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x41004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x41004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&usb_hs_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wdsp_q6ss_ahbs_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wdsp_q6ss_ahbs_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wdsp_q6ss_axim_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wdsp_q6ss_axim_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x4d078,\n\t.pd = {\n\t\t.name = \"mdss\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_gdsc = {\n\t.gdscr = 0x5901c,\n\t.pd = {\n\t\t.name = \"oxili\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_hw *gcc_qcs404_hws[] = {\n\t&cxo.hw,\n};\n\nstatic struct clk_regmap *gcc_qcs404_clocks[] = {\n\t[GCC_APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[GCC_BLSP1_QUP0_I2C_APPS_CLK_SRC] = &blsp1_qup0_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP0_SPI_APPS_CLK_SRC] = &blsp1_qup0_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART0_APPS_CLK_SRC] = &blsp1_uart0_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[GCC_BLSP2_QUP0_I2C_APPS_CLK_SRC] = &blsp2_qup0_i2c_apps_clk_src.clkr,\n\t[GCC_BLSP2_QUP0_SPI_APPS_CLK_SRC] = &blsp2_qup0_spi_apps_clk_src.clkr,\n\t[GCC_BLSP2_UART0_APPS_CLK_SRC] = &blsp2_uart0_apps_clk_src.clkr,\n\t[GCC_BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[GCC_EMAC_CLK_SRC] = &emac_clk_src.clkr,\n\t[GCC_EMAC_PTP_CLK_SRC] = &emac_ptp_clk_src.clkr,\n\t[GCC_ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[GCC_APSS_AHB_CLK] = &gcc_apss_ahb_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_BIMC_CDSP_CLK] = &gcc_bimc_cdsp_clk.clkr,\n\t[GCC_BIMC_MDSS_CLK] = &gcc_bimc_mdss_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP0_I2C_APPS_CLK] = &gcc_blsp1_qup0_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP0_SPI_APPS_CLK] = &gcc_blsp1_qup0_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART0_APPS_CLK] = &gcc_blsp1_uart0_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_QUP0_I2C_APPS_CLK] = &gcc_blsp2_qup0_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP0_SPI_APPS_CLK] = &gcc_blsp2_qup0_spi_apps_clk.clkr,\n\t[GCC_BLSP2_UART0_APPS_CLK] = &gcc_blsp2_uart0_apps_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_ETH_AXI_CLK] = &gcc_eth_axi_clk.clkr,\n\t[GCC_ETH_PTP_CLK] = &gcc_eth_ptp_clk.clkr,\n\t[GCC_ETH_RGMII_CLK] = &gcc_eth_rgmii_clk.clkr,\n\t[GCC_ETH_SLAVE_AHB_CLK] = &gcc_eth_slave_ahb_clk.clkr,\n\t[GCC_GENI_IR_S_CLK] = &gcc_geni_ir_s_clk.clkr,\n\t[GCC_GENI_IR_H_CLK] = &gcc_geni_ir_h_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MDSS_AHB_CLK] = &gcc_mdss_ahb_clk.clkr,\n\t[GCC_MDSS_AXI_CLK] = &gcc_mdss_axi_clk.clkr,\n\t[GCC_MDSS_BYTE0_CLK] = &gcc_mdss_byte0_clk.clkr,\n\t[GCC_MDSS_ESC0_CLK] = &gcc_mdss_esc0_clk.clkr,\n\t[GCC_MDSS_HDMI_APP_CLK] = &gcc_mdss_hdmi_app_clk.clkr,\n\t[GCC_MDSS_HDMI_PCLK_CLK] = &gcc_mdss_hdmi_pclk_clk.clkr,\n\t[GCC_MDSS_MDP_CLK] = &gcc_mdss_mdp_clk.clkr,\n\t[GCC_MDSS_PCLK0_CLK] = &gcc_mdss_pclk0_clk.clkr,\n\t[GCC_MDSS_VSYNC_CLK] = &gcc_mdss_vsync_clk.clkr,\n\t[GCC_OXILI_AHB_CLK] = &gcc_oxili_ahb_clk.clkr,\n\t[GCC_OXILI_GFX3D_CLK] = &gcc_oxili_gfx3d_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCNOC_USB2_CLK] = &gcc_pcnoc_usb2_clk.clkr,\n\t[GCC_PCNOC_USB3_CLK] = &gcc_pcnoc_usb3_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_PWM0_XO512_CLK] = &gcc_pwm0_xo512_clk.clkr,\n\t[GCC_PWM1_XO512_CLK] = &gcc_pwm1_xo512_clk.clkr,\n\t[GCC_PWM2_XO512_CLK] = &gcc_pwm2_xo512_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_CDSP_CFG_AHB_CLK] = &gcc_cdsp_cfg_ahb_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SYS_NOC_USB3_CLK] = &gcc_sys_noc_usb3_clk.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK] = &gcc_usb20_mock_utmi_clk.clkr,\n\t[GCC_USB2A_PHY_SLEEP_CLK] = &gcc_usb2a_phy_sleep_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB_HS_PHY_CFG_AHB_CLK] = &gcc_usb_hs_phy_cfg_ahb_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_GFX3D_CLK_SRC] = &gfx3d_clk_src.clkr,\n\t[GCC_GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GCC_GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GCC_GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[GCC_GPLL0_OUT_MAIN] = &gpll0_out_main.clkr,\n\t[GCC_GPLL0_AO_OUT_MAIN] = &gpll0_ao_out_main.clkr,\n\t[GCC_GPLL0_SLEEP_CLK_SRC] = &gpll0_sleep_clk_src.clkr,\n\t[GCC_GPLL1_OUT_MAIN] = &gpll1_out_main.clkr,\n\t[GCC_GPLL3_OUT_MAIN] = &gpll3_out_main.clkr,\n\t[GCC_GPLL4_OUT_MAIN] = &gpll4_out_main.clkr,\n\t[GCC_GPLL6] = &gpll6.clkr,\n\t[GCC_GPLL6_OUT_AUX] = &gpll6_out_aux,\n\t[GCC_HDMI_APP_CLK_SRC] = &hdmi_app_clk_src.clkr,\n\t[GCC_HDMI_PCLK_CLK_SRC] = &hdmi_pclk_clk_src.clkr,\n\t[GCC_MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK_SRC] = &pcie_0_pipe_clk_src.clkr,\n\t[GCC_PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[GCC_PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK_SRC] = &usb20_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[GCC_USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[GCC_VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[GCC_CDSP_BIMC_CLK_SRC] = &cdsp_bimc_clk_src.clkr,\n\t[GCC_USB_HS_INACTIVITY_TIMERS_CLK] =\n\t\t\t&gcc_usb_hs_inactivity_timers_clk.clkr,\n\t[GCC_BIMC_GPU_CLK] = &gcc_bimc_gpu_clk.clkr,\n\t[GCC_GTCU_AHB_CLK] = &gcc_gtcu_ahb_clk.clkr,\n\t[GCC_GFX_TCU_CLK] = &gcc_gfx_tcu_clk.clkr,\n\t[GCC_GFX_TBU_CLK] = &gcc_gfx_tbu_clk.clkr,\n\t[GCC_SMMU_CFG_CLK] = &gcc_smmu_cfg_clk.clkr,\n\t[GCC_APSS_TCU_CLK] = &gcc_apss_tcu_clk.clkr,\n\t[GCC_CDSP_TBU_CLK] = &gcc_cdsp_tbu_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_MDP_TBU_CLK] = &gcc_mdp_tbu_clk.clkr,\n\t[GCC_QDSS_DAP_CLK] = &gcc_qdss_dap_clk.clkr,\n\t[GCC_DCC_CLK] = &gcc_dcc_clk.clkr,\n\t[GCC_DCC_XO_CLK] = &gcc_dcc_xo_clk.clkr,\n\t[GCC_WCSS_Q6_AHB_CLK] = &gcc_wdsp_q6ss_ahbs_clk.clkr,\n\t[GCC_WCSS_Q6_AXIM_CLK] =  &gcc_wdsp_q6ss_axim_clk.clkr,\n\n};\n\nstatic struct gdsc *gcc_qcs404_gdscs[] = {\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[OXILI_GDSC] = &oxili_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_qcs404_resets[] = {\n\t[GCC_GENI_IR_BCR] = { 0x0F000 },\n\t[GCC_CDSP_RESTART] = { 0x18000 },\n\t[GCC_USB_HS_BCR] = { 0x41000 },\n\t[GCC_USB2_HS_PHY_ONLY_BCR] = { 0x41034 },\n\t[GCC_QUSB2_PHY_BCR] = { 0x4103c },\n\t[GCC_USB_HS_PHY_CFG_AHB_BCR] = { 0x0000c, 1 },\n\t[GCC_USB2A_PHY_BCR] = { 0x0000c, 0 },\n\t[GCC_USB3_PHY_BCR] = { 0x39004 },\n\t[GCC_USB_30_BCR] = { 0x39000 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x39008 },\n\t[GCC_PCIE_0_BCR] = { 0x3e000 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x3e004 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x3e038 },\n\t[GCC_PCIEPHY_0_PHY_BCR] = { 0x3e03c },\n\t[GCC_PCIE_0_AXI_MASTER_STICKY_ARES] = { 0x3e040, 6},\n\t[GCC_PCIE_0_AHB_ARES] = { 0x3e040, 5 },\n\t[GCC_PCIE_0_AXI_SLAVE_ARES] = { 0x3e040, 4 },\n\t[GCC_PCIE_0_AXI_MASTER_ARES] = { 0x3e040, 3 },\n\t[GCC_PCIE_0_CORE_STICKY_ARES] = { 0x3e040, 2 },\n\t[GCC_PCIE_0_SLEEP_ARES] = { 0x3e040, 1 },\n\t[GCC_PCIE_0_PIPE_ARES] = { 0x3e040, 0 },\n\t[GCC_EMAC_BCR] = { 0x4e000 },\n\t[GCC_WDSP_RESTART] = {0x19000},\n};\n\nstatic const struct regmap_config gcc_qcs404_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x7f000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_qcs404_desc = {\n\t.config = &gcc_qcs404_regmap_config,\n\t.clks = gcc_qcs404_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_qcs404_clocks),\n\t.resets = gcc_qcs404_resets,\n\t.num_resets = ARRAY_SIZE(gcc_qcs404_resets),\n\t.clk_hws = gcc_qcs404_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_qcs404_hws),\n\t.gdscs = gcc_qcs404_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_qcs404_gdscs),\n};\n\nstatic const struct of_device_id gcc_qcs404_match_table[] = {\n\t{ .compatible = \"qcom,gcc-qcs404\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_qcs404_match_table);\n\nstatic int gcc_qcs404_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_qcs404_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_alpha_pll_configure(&gpll3_out_main, regmap, &gpll3_config);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_qcs404_desc, regmap);\n}\n\nstatic struct platform_driver gcc_qcs404_driver = {\n\t.probe = gcc_qcs404_probe,\n\t.driver = {\n\t\t.name = \"gcc-qcs404\",\n\t\t.of_match_table = gcc_qcs404_match_table,\n\t},\n};\n\nstatic int __init gcc_qcs404_init(void)\n{\n\treturn platform_driver_register(&gcc_qcs404_driver);\n}\ncore_initcall(gcc_qcs404_init);\n\nstatic void __exit gcc_qcs404_exit(void)\n{\n\tplatform_driver_unregister(&gcc_qcs404_driver);\n}\nmodule_exit(gcc_qcs404_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm GCC QCS404 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}