Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 29 03:18:57 2017
| Host         : DESKTOP-52U5V8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topModule_timing_summary_routed.rpt -rpx topModule_timing_summary_routed.rpx
| Design       : topModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[10]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/FSM_onehot_currentState_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/large_exp_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftPos_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftPos_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftPos_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftPos_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftPos_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADD_SUB/CONTROL/shiftResult_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Xfinal_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KEYPAD/Yfinal_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: KEYPAD/count_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 240 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.576        0.000                      0                  395        0.169        0.000                      0                  395        4.500        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.576        0.000                      0                  395        0.169        0.000                      0                  395        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.857ns (49.637%)  route 2.899ns (50.363%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.213    11.074    counter_reg[0]_i_1_n_1
    SLICE_X3Y89          FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.615    14.650    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.857ns (49.637%)  route 2.899ns (50.363%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.213    11.074    counter_reg[0]_i_1_n_1
    SLICE_X3Y89          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.615    14.650    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.857ns (49.637%)  route 2.899ns (50.363%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.213    11.074    counter_reg[0]_i_1_n_1
    SLICE_X3Y89          FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.615    14.650    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.857ns (49.637%)  route 2.899ns (50.363%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.213    11.074    counter_reg[0]_i_1_n_1
    SLICE_X3Y89          FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.603    15.026    Clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.615    14.650    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.857ns (50.860%)  route 2.760ns (49.140%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.074    10.936    counter_reg[0]_i_1_n_1
    SLICE_X3Y88          FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.602    15.025    Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.615    14.649    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.857ns (50.860%)  route 2.760ns (49.140%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.074    10.936    counter_reg[0]_i_1_n_1
    SLICE_X3Y88          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.602    15.025    Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.615    14.649    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.857ns (50.860%)  route 2.760ns (49.140%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.074    10.936    counter_reg[0]_i_1_n_1
    SLICE_X3Y88          FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.602    15.025    Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.615    14.649    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.857ns (50.860%)  route 2.760ns (49.140%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.074    10.936    counter_reg[0]_i_1_n_1
    SLICE_X3Y88          FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.602    15.025    Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.615    14.649    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.857ns (50.972%)  route 2.748ns (49.028%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.062    10.924    counter_reg[0]_i_1_n_1
    SLICE_X3Y82          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.597    15.020    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.615    14.668    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.857ns (50.972%)  route 2.748ns (49.028%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.716     5.319    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.578     6.353    counter_reg[1]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.009 r  counter_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.009    counter_reg[0]_i_38_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  counter_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.123    counter_reg[0]_i_37_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.237    counter_reg[0]_i_25_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.351    counter_reg[0]_i_24_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.465    counter_reg[0]_i_23_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.579    counter_reg[0]_i_18_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.913 f  counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           1.108     9.021    counter_reg[0]_i_17_n_6
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.303     9.324 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.324    counter[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.862 r  counter_reg[0]_i_1/CO[2]
                         net (fo=33, routed)          1.062    10.924    counter_reg[0]_i_1_n_1
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.597    15.020    Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.615    14.668    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  3.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  KEYPAD/afisare_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    KEYPAD/afisare_reg[12]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[12]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/Yout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y48          FDRE                                         r  KEYPAD/afisare_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[6]/Q
                         net (fo=3, routed)           0.122     1.853    KEYPAD/afisare_reg[6]
    SLICE_X5Y49          FDRE                                         r  KEYPAD/Yout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.947     2.112    KEYPAD/Clk
    SLICE_X5Y49          FDRE                                         r  KEYPAD/Yout_reg[6]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.071     1.677    KEYPAD/Yout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  KEYPAD/afisare_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    KEYPAD/afisare_reg[12]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[14]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/Xout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.247%)  route 0.129ns (47.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    KEYPAD/Clk
    SLICE_X7Y51          FDRE                                         r  KEYPAD/afisare_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  KEYPAD/afisare_reg[16]/Q
                         net (fo=3, routed)           0.129     1.793    KEYPAD/afisare_reg[16]
    SLICE_X4Y51          FDRE                                         r  KEYPAD/Xout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X4Y51          FDRE                                         r  KEYPAD/Xout_reg[16]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070     1.609    KEYPAD/Xout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/Xout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.772%)  route 0.452ns (76.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  KEYPAD/afisare_reg[12]/Q
                         net (fo=3, routed)           0.452     2.116    KEYPAD/afisare_reg[12]
    SLICE_X6Y49          FDRE                                         r  KEYPAD/Xout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.947     2.112    KEYPAD/Clk
    SLICE_X6Y49          FDRE                                         r  KEYPAD/Xout_reg[12]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.052     1.913    KEYPAD/Xout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.100 r  KEYPAD/afisare_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.100    KEYPAD/afisare_reg[12]_i_1_n_6
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[13]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.100 r  KEYPAD/afisare_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.100    KEYPAD/afisare_reg[12]_i_1_n_4
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[15]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  KEYPAD/afisare_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.049    KEYPAD/afisare_reg[12]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.103 r  KEYPAD/afisare_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.103    KEYPAD/afisare_reg[16]_i_1_n_7
    SLICE_X7Y51          FDRE                                         r  KEYPAD/afisare_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y51          FDRE                                         r  KEYPAD/afisare_reg[16]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/afisare_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.321%)  route 0.119ns (22.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.670     1.590    KEYPAD/Clk
    SLICE_X7Y49          FDRE                                         r  KEYPAD/afisare_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  KEYPAD/afisare_reg[11]/Q
                         net (fo=3, routed)           0.118     1.849    KEYPAD/afisare_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  KEYPAD/afisare_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.010    KEYPAD/afisare_reg[8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  KEYPAD/afisare_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.049    KEYPAD/afisare_reg[12]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.114 r  KEYPAD/afisare_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.114    KEYPAD/afisare_reg[16]_i_1_n_5
    SLICE_X7Y51          FDRE                                         r  KEYPAD/afisare_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.875     2.040    KEYPAD/Clk
    SLICE_X7Y51          FDRE                                         r  KEYPAD/afisare_reg[18]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    KEYPAD/afisare_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 KEYPAD/afisare_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/Yout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.165%)  route 0.468ns (76.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.604     1.523    KEYPAD/Clk
    SLICE_X7Y50          FDRE                                         r  KEYPAD/afisare_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  KEYPAD/afisare_reg[12]/Q
                         net (fo=3, routed)           0.468     2.132    KEYPAD/afisare_reg[12]
    SLICE_X5Y49          FDRE                                         r  KEYPAD/Yout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.947     2.112    KEYPAD/Clk
    SLICE_X5Y49          FDRE                                         r  KEYPAD/Yout_reg[12]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.047     1.908    KEYPAD/Yout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     KEYPAD/C0/Col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     KEYPAD/C0/Col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     KEYPAD/C0/Col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     KEYPAD/C0/Col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y46    KEYPAD/Xout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     KEYPAD/Xout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y47     KEYPAD/Xout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y49     KEYPAD/Xout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47     KEYPAD/Xout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56     KEYPAD/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     KEYPAD/Xout_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     KEYPAD/Xout_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     KEYPAD/Xout_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     KEYPAD/Xout_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y59     KEYPAD/Xout_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     KEYPAD/Xout_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y53     KEYPAD/afisare_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y53     KEYPAD/afisare_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y53     KEYPAD/afisare_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    KEYPAD/Xout_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y52    KEYPAD/Xout_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y51     KEYPAD/Xout_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y45     KEYPAD/C0/DecodeOut_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     KEYPAD/C0/DecodeOut_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     counter_reg[6]/C



