// Seed: 1410141862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = -1 ? 1 : 1'b0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  tri1  id_4,
    input  tri1  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output logic id_1,
    input  tri1  id_2
);
  initial begin : LABEL_0
    id_1 = id_2;
  end
endmodule
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    output uwire module_3,
    output logic id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    output logic id_8,
    output supply1 id_9
);
  always @(1'b0) begin : LABEL_0
    if (1) begin : LABEL_1
      $signed(24);
      ;
      id_8 <= -1'b0;
    end else id_4 <= id_7;
  end
  module_2 modCall_1 (
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
