#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 16 22:48:42 2022
# Process ID: 6184
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14180 C:\Users\hao\Desktop\code\verilog\cpu\cpu.xpr
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/vivado.log
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hao/Desktop/code/verilog/cpu/cpu.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.CLKOUT1_JITTER {127.220}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {140} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.CLKOUT1_JITTER {272.789} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {130} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} CONFIG.CLKOUT1_JITTER {224.856} CONFIG.CLKOUT1_PHASE_ERROR {300.278}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.CLKOUT1_JITTER {234.704} CONFIG.CLKOUT1_PHASE_ERROR {254.101}] [get_ips cpuclk]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.CLKOUT1_JITTER {279.155} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {110} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} CONFIG.CLKOUT1_JITTER {271.600} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
