// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=52,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3988,HLS_SYN_LUT=6616,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state16;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state23;
wire   [63:0] grp_fu_294_p2;
reg   [63:0] reg_412;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done;
reg   [61:0] trunc_ln22_1_reg_1802;
reg   [61:0] trunc_ln97_1_reg_1808;
wire   [31:0] grp_fu_386_p2;
reg   [31:0] mul_ln27_reg_1822;
wire    ap_CS_fsm_state12;
wire   [30:0] empty_25_fu_467_p1;
reg   [30:0] empty_25_reg_1840;
wire   [30:0] empty_26_fu_471_p1;
reg   [30:0] empty_26_reg_1845;
wire   [30:0] empty_27_fu_475_p1;
reg   [30:0] empty_27_reg_1850;
wire   [30:0] empty_28_fu_479_p1;
reg   [30:0] empty_28_reg_1855;
wire   [63:0] zext_ln27_1_fu_487_p1;
reg   [63:0] zext_ln27_1_reg_1860;
wire   [63:0] zext_ln31_fu_492_p1;
reg   [63:0] zext_ln31_reg_1867;
reg   [31:0] mul_ln31_reg_1872;
wire   [63:0] grp_fu_298_p2;
reg   [63:0] arr_1_reg_1878;
wire   [31:0] mul_ln61_fu_392_p2;
reg   [31:0] mul_ln61_reg_1883;
wire   [31:0] mul_ln65_fu_397_p2;
reg   [31:0] mul_ln65_reg_1889;
wire   [31:0] mul_ln75_fu_402_p2;
reg   [31:0] mul_ln75_reg_1895;
wire   [30:0] empty_22_fu_516_p1;
reg   [30:0] empty_22_reg_1912;
wire    ap_CS_fsm_state14;
wire   [30:0] empty_23_fu_521_p1;
reg   [30:0] empty_23_reg_1917;
wire   [30:0] empty_24_fu_526_p1;
reg   [30:0] empty_24_reg_1922;
wire   [63:0] arr_2_fu_602_p2;
reg   [63:0] arr_2_reg_1927;
wire   [63:0] arr_3_fu_609_p2;
reg   [63:0] arr_3_reg_1932;
wire   [63:0] zext_ln41_6_fu_692_p1;
reg   [63:0] zext_ln41_6_reg_1937;
wire   [62:0] mul_ln40_5_fu_250_p2;
reg   [62:0] mul_ln40_5_reg_1943;
wire   [62:0] mul_ln40_6_fu_258_p2;
reg   [62:0] mul_ln40_6_reg_1948;
wire   [62:0] mul_ln42_3_fu_262_p2;
reg   [62:0] mul_ln42_3_reg_1953;
wire   [62:0] mul_ln42_4_fu_266_p2;
reg   [62:0] mul_ln42_4_reg_1958;
wire   [62:0] mul_ln68_fu_278_p2;
reg   [62:0] mul_ln68_reg_1963;
wire   [25:0] add_ln84_10_fu_960_p2;
reg   [25:0] add_ln84_10_reg_1968;
reg   [38:0] lshr_ln84_1_reg_1974;
wire   [63:0] add_ln65_fu_1050_p2;
reg   [63:0] add_ln65_reg_1979;
wire   [24:0] trunc_ln66_fu_1056_p1;
reg   [24:0] trunc_ln66_reg_1984;
wire   [25:0] trunc_ln66_1_fu_1060_p1;
reg   [25:0] trunc_ln66_1_reg_1989;
wire   [24:0] trunc_ln67_fu_1064_p1;
reg   [24:0] trunc_ln67_reg_1994;
wire   [24:0] trunc_ln68_fu_1068_p1;
reg   [24:0] trunc_ln68_reg_1999;
reg   [25:0] trunc_ln84_2_reg_2004;
wire   [63:0] add_ln63_fu_1082_p2;
reg   [63:0] add_ln63_reg_2009;
wire   [63:0] add_ln63_2_fu_1094_p2;
reg   [63:0] add_ln63_2_reg_2014;
wire   [24:0] trunc_ln63_fu_1100_p1;
reg   [24:0] trunc_ln63_reg_2019;
wire   [24:0] trunc_ln63_1_fu_1104_p1;
reg   [24:0] trunc_ln63_1_reg_2024;
wire   [63:0] add_ln80_fu_1128_p2;
reg   [63:0] add_ln80_reg_2029;
wire   [24:0] trunc_ln81_fu_1134_p1;
reg   [24:0] trunc_ln81_reg_2034;
wire   [25:0] add_ln81_fu_1138_p2;
reg   [25:0] add_ln81_reg_2039;
wire   [24:0] trunc_ln82_fu_1144_p1;
reg   [24:0] trunc_ln82_reg_2044;
wire   [63:0] add_ln41_fu_1148_p2;
reg   [63:0] add_ln41_reg_2049;
wire   [63:0] add_ln41_2_fu_1160_p2;
reg   [63:0] add_ln41_2_reg_2054;
wire   [24:0] trunc_ln41_fu_1166_p1;
reg   [24:0] trunc_ln41_reg_2059;
wire   [24:0] trunc_ln41_1_fu_1170_p1;
reg   [24:0] trunc_ln41_1_reg_2064;
wire   [24:0] add_ln85_1_fu_1174_p2;
reg   [24:0] add_ln85_1_reg_2069;
reg   [37:0] lshr_ln84_4_reg_2075;
reg   [24:0] trunc_ln84_5_reg_2080;
wire   [25:0] add_ln86_1_fu_1391_p2;
reg   [25:0] add_ln86_1_reg_2085;
wire   [24:0] out1_w_3_fu_1397_p2;
reg   [24:0] out1_w_3_reg_2090;
wire   [25:0] out1_w_4_fu_1414_p2;
reg   [25:0] out1_w_4_reg_2095;
reg   [38:0] trunc_ln84_11_reg_2100;
wire   [24:0] out1_w_5_fu_1601_p2;
reg   [24:0] out1_w_5_reg_2105;
wire   [25:0] out1_w_6_fu_1606_p2;
reg   [25:0] out1_w_6_reg_2110;
wire   [24:0] out1_w_7_fu_1612_p2;
reg   [24:0] out1_w_7_reg_2115;
wire   [25:0] out1_w_8_fu_1618_p2;
reg   [25:0] out1_w_8_reg_2120;
wire   [24:0] out1_w_9_fu_1624_p2;
reg   [24:0] out1_w_9_reg_2125;
wire   [25:0] out1_w_fu_1648_p2;
reg   [25:0] out1_w_reg_2135;
wire    ap_CS_fsm_state17;
wire   [24:0] out1_w_1_fu_1681_p2;
reg   [24:0] out1_w_1_reg_2140;
wire   [26:0] out1_w_2_fu_1711_p2;
reg   [26:0] out1_w_2_reg_2145;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1237_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1237_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln22_fu_437_p1;
wire  signed [63:0] sext_ln97_fu_1630_p1;
wire   [31:0] mul_ln40_4_fu_238_p0;
wire   [62:0] zext_ln40_3_fu_549_p1;
wire   [31:0] mul_ln40_4_fu_238_p1;
wire   [62:0] zext_ln40_4_fu_556_p1;
wire   [31:0] mul_ln42_1_fu_242_p0;
wire   [62:0] zext_ln42_fu_569_p1;
wire   [31:0] mul_ln42_1_fu_242_p1;
wire   [31:0] mul_ln42_fu_246_p0;
wire   [31:0] mul_ln42_fu_246_p1;
wire   [62:0] zext_ln42_1_fu_667_p1;
wire   [31:0] mul_ln40_5_fu_250_p0;
wire   [31:0] mul_ln40_5_fu_250_p1;
wire   [62:0] zext_ln40_5_fu_704_p1;
wire   [31:0] mul_ln42_2_fu_254_p0;
wire   [31:0] mul_ln42_2_fu_254_p1;
wire   [31:0] mul_ln40_6_fu_258_p0;
wire   [31:0] mul_ln40_6_fu_258_p1;
wire   [31:0] mul_ln42_3_fu_262_p0;
wire   [31:0] mul_ln42_3_fu_262_p1;
wire   [31:0] mul_ln42_4_fu_266_p0;
wire   [31:0] mul_ln42_4_fu_266_p1;
wire   [62:0] zext_ln42_3_fu_735_p1;
wire   [31:0] mul_ln40_7_fu_270_p0;
wire   [31:0] mul_ln40_7_fu_270_p1;
wire   [31:0] mul_ln42_5_fu_274_p0;
wire   [31:0] mul_ln42_5_fu_274_p1;
wire   [31:0] mul_ln68_fu_278_p0;
wire   [62:0] zext_ln68_fu_811_p1;
wire   [31:0] mul_ln68_fu_278_p1;
wire   [31:0] mul_ln70_fu_282_p0;
wire   [62:0] zext_ln70_fu_816_p1;
wire   [31:0] mul_ln70_fu_282_p1;
wire   [31:0] mul_ln74_fu_286_p0;
wire   [31:0] mul_ln74_fu_286_p1;
wire   [31:0] mul_ln77_fu_290_p0;
wire   [31:0] mul_ln77_fu_290_p1;
reg   [31:0] grp_fu_294_p0;
wire   [63:0] zext_ln31_1_fu_536_p1;
reg   [31:0] grp_fu_294_p1;
wire   [63:0] zext_ln27_fu_483_p1;
reg   [31:0] grp_fu_298_p0;
reg   [31:0] grp_fu_298_p1;
wire   [63:0] zext_ln40_1_fu_586_p1;
wire   [31:0] mul_ln40_fu_302_p0;
wire   [31:0] mul_ln40_fu_302_p1;
wire   [63:0] zext_ln41_2_fu_635_p1;
wire   [31:0] mul_ln30_fu_306_p0;
wire   [31:0] mul_ln30_fu_306_p1;
wire   [63:0] zext_ln30_fu_616_p1;
wire   [31:0] mul_ln41_fu_310_p0;
wire   [31:0] mul_ln41_fu_310_p1;
wire   [63:0] zext_ln41_1_fu_627_p1;
wire   [31:0] mul_ln41_1_fu_314_p0;
wire   [31:0] mul_ln41_1_fu_314_p1;
wire   [31:0] mul_ln40_3_fu_318_p0;
wire   [31:0] mul_ln40_3_fu_318_p1;
wire   [31:0] mul_ln41_2_fu_322_p0;
wire   [31:0] mul_ln41_2_fu_322_p1;
wire   [31:0] mul_ln41_3_fu_326_p0;
wire   [31:0] mul_ln41_3_fu_326_p1;
wire   [31:0] mul_ln61_1_fu_330_p0;
wire   [63:0] zext_ln61_fu_790_p1;
wire   [31:0] mul_ln61_1_fu_330_p1;
wire   [31:0] mul_ln62_fu_334_p0;
wire   [31:0] mul_ln62_fu_334_p1;
wire   [31:0] mul_ln63_fu_338_p0;
wire   [63:0] zext_ln41_9_fu_778_p1;
wire   [31:0] mul_ln63_fu_338_p1;
wire   [31:0] mul_ln65_1_fu_342_p0;
wire   [31:0] mul_ln65_1_fu_342_p1;
wire   [31:0] mul_ln66_fu_346_p0;
wire   [31:0] mul_ln66_fu_346_p1;
wire   [31:0] mul_ln67_fu_350_p0;
wire   [63:0] zext_ln41_10_fu_784_p1;
wire   [31:0] mul_ln67_fu_350_p1;
wire   [31:0] mul_ln71_fu_354_p0;
wire   [31:0] mul_ln71_fu_354_p1;
wire   [31:0] mul_ln72_fu_358_p0;
wire   [31:0] mul_ln72_fu_358_p1;
wire   [31:0] mul_ln75_1_fu_362_p0;
wire   [31:0] mul_ln75_1_fu_362_p1;
wire   [31:0] mul_ln76_fu_366_p0;
wire   [31:0] mul_ln76_fu_366_p1;
wire   [31:0] mul_ln79_fu_370_p0;
wire   [31:0] mul_ln79_fu_370_p1;
wire   [31:0] mul_ln80_fu_374_p0;
wire   [31:0] mul_ln80_fu_374_p1;
wire   [31:0] mul_ln81_fu_378_p0;
wire   [31:0] mul_ln81_fu_378_p1;
wire   [31:0] mul_ln82_fu_382_p0;
wire   [31:0] mul_ln82_fu_382_p1;
reg  signed [31:0] grp_fu_386_p0;
reg   [6:0] grp_fu_386_p1;
wire   [6:0] mul_ln61_fu_392_p1;
wire   [5:0] mul_ln65_fu_397_p1;
wire   [6:0] mul_ln75_fu_402_p1;
wire   [38:0] mul_ln84_fu_407_p0;
wire   [5:0] mul_ln84_fu_407_p1;
wire  signed [31:0] empty_25_fu_467_p0;
wire  signed [31:0] empty_26_fu_471_p0;
wire  signed [31:0] empty_27_fu_475_p0;
wire  signed [31:0] empty_28_fu_479_p0;
wire  signed [31:0] zext_ln27_fu_483_p0;
wire  signed [31:0] zext_ln31_fu_492_p0;
wire  signed [31:0] shl_ln30_fu_531_p0;
wire  signed [31:0] shl_ln41_fu_540_p0;
wire  signed [31:0] zext_ln40_fu_545_p0;
wire  signed [31:0] zext_ln40_4_fu_556_p0;
wire   [62:0] mul_ln40_4_fu_238_p2;
wire   [62:0] mul_ln42_1_fu_242_p2;
wire  signed [31:0] zext_ln40_1_fu_586_p0;
wire  signed [31:0] shl_ln41_1_fu_592_p0;
wire   [31:0] shl_ln41_1_fu_592_p2;
wire   [63:0] shl_ln2_fu_561_p3;
wire   [63:0] shl_ln3_fu_578_p3;
wire  signed [31:0] shl_ln41_2_fu_643_p0;
wire   [31:0] shl_ln30_fu_531_p2;
wire   [31:0] shl_ln41_fu_540_p2;
wire  signed [31:0] shl_ln41_3_fu_658_p0;
wire  signed [31:0] zext_ln40_2_fu_663_p0;
wire  signed [31:0] zext_ln42_1_fu_667_p0;
wire   [62:0] mul_ln42_fu_246_p2;
wire   [31:0] shl_ln41_3_fu_658_p2;
wire   [31:0] shl_ln41_2_fu_643_p2;
wire   [62:0] mul_ln42_2_fu_254_p2;
wire  signed [31:0] zext_ln42_2_fu_725_p0;
wire   [62:0] mul_ln40_7_fu_270_p2;
wire   [62:0] mul_ln42_5_fu_274_p2;
wire   [31:0] shl_ln41_5_fu_729_p2;
wire   [31:0] shl_ln41_6_fu_741_p2;
wire   [31:0] shl_ln41_4_fu_719_p2;
wire   [31:0] shl_ln62_fu_796_p2;
wire   [62:0] mul_ln70_fu_282_p2;
wire   [62:0] mul_ln74_fu_286_p2;
wire   [62:0] mul_ln77_fu_290_p2;
wire   [63:0] mul_ln75_1_fu_362_p2;
wire   [63:0] mul_ln76_fu_366_p2;
wire   [24:0] trunc_ln74_fu_855_p1;
wire   [63:0] arr_11_fu_849_p2;
wire   [24:0] trunc_ln75_fu_871_p1;
wire   [24:0] trunc_ln76_fu_883_p1;
wire   [24:0] trunc_ln77_fu_895_p1;
wire   [63:0] shl_ln7_fu_829_p3;
wire   [63:0] shl_ln42_5_fu_765_p3;
wire   [63:0] shl_ln40_3_fu_752_p3;
wire   [63:0] add_ln77_1_fu_913_p2;
wire   [63:0] shl_ln8_fu_841_p3;
wire   [63:0] add_ln77_2_fu_919_p2;
wire   [63:0] add_ln77_fu_907_p2;
wire   [31:0] shl_ln80_fu_931_p2;
wire   [25:0] trunc_ln1_fu_875_p3;
wire   [25:0] trunc_ln2_fu_887_p3;
wire   [25:0] trunc_ln74_1_fu_867_p1;
wire   [25:0] trunc_ln3_fu_899_p3;
wire   [25:0] add_ln84_11_fu_948_p2;
wire   [25:0] trunc_ln_fu_859_p3;
wire   [25:0] add_ln84_12_fu_954_p2;
wire   [25:0] add_ln84_9_fu_942_p2;
wire   [63:0] arr_9_fu_925_p2;
wire   [37:0] lshr_ln_fu_966_p4;
wire   [63:0] mul_ln72_fu_358_p2;
wire   [63:0] shl_ln42_2_fu_711_p3;
wire   [63:0] shl_ln6_fu_821_p3;
wire   [63:0] mul_ln40_fu_302_p2;
wire   [63:0] add_ln72_1_fu_986_p2;
wire   [63:0] mul_ln71_fu_354_p2;
wire   [63:0] add_ln72_fu_980_p2;
wire   [63:0] add_ln72_2_fu_992_p2;
wire   [24:0] trunc_ln72_1_fu_1002_p1;
wire   [24:0] trunc_ln72_fu_998_p1;
wire   [63:0] arr_14_fu_1006_p2;
wire   [63:0] zext_ln84_1_fu_976_p1;
wire   [63:0] add_ln84_fu_1028_p2;
wire   [63:0] mul_ln67_fu_350_p2;
wire   [63:0] mul_ln65_1_fu_342_p2;
wire   [63:0] add_ln65_1_fu_1044_p2;
wire   [63:0] mul_ln66_fu_346_p2;
wire   [63:0] mul_ln61_1_fu_330_p2;
wire   [63:0] shl_ln42_1_fu_674_p3;
wire   [63:0] mul_ln62_fu_334_p2;
wire   [63:0] mul_ln40_3_fu_318_p2;
wire   [63:0] add_ln63_1_fu_1088_p2;
wire   [63:0] mul_ln63_fu_338_p2;
wire   [63:0] mul_ln81_fu_378_p2;
wire   [63:0] mul_ln79_fu_370_p2;
wire   [63:0] mul_ln80_fu_374_p2;
wire   [63:0] mul_ln82_fu_382_p2;
wire   [63:0] add_ln80_1_fu_1108_p2;
wire   [63:0] add_ln80_2_fu_1114_p2;
wire   [25:0] trunc_ln80_1_fu_1124_p1;
wire   [25:0] trunc_ln80_fu_1120_p1;
wire   [63:0] mul_ln41_1_fu_314_p2;
wire   [63:0] mul_ln41_fu_310_p2;
wire   [63:0] mul_ln41_2_fu_322_p2;
wire   [63:0] mul_ln30_fu_306_p2;
wire   [63:0] add_ln41_1_fu_1154_p2;
wire   [63:0] mul_ln41_3_fu_326_p2;
wire   [24:0] add_ln84_13_fu_1022_p2;
wire   [24:0] trunc_ln5_fu_1012_p4;
wire   [63:0] shl_ln5_fu_1208_p3;
wire   [63:0] shl_ln40_1_fu_1180_p3;
wire   [63:0] zext_ln84_2_fu_1215_p1;
wire   [63:0] add_ln84_15_fu_1244_p2;
wire   [63:0] shl_ln42_4_fu_1201_p3;
wire   [63:0] add_ln84_16_fu_1250_p2;
wire   [63:0] add_ln84_14_fu_1239_p2;
wire   [63:0] add_ln84_1_fu_1256_p2;
wire   [37:0] lshr_ln84_2_fu_1262_p4;
wire   [63:0] arr_13_fu_1276_p2;
wire   [63:0] zext_ln84_3_fu_1272_p1;
wire   [63:0] add_ln84_2_fu_1294_p2;
wire   [38:0] lshr_ln84_3_fu_1300_p4;
wire   [63:0] shl_ln42_3_fu_1194_p3;
wire   [63:0] shl_ln40_2_fu_1187_p3;
wire   [63:0] zext_ln84_4_fu_1310_p1;
wire   [63:0] add_ln84_19_fu_1343_p2;
wire   [63:0] add_ln84_18_fu_1338_p2;
wire   [63:0] add_ln84_3_fu_1349_p2;
wire   [25:0] trunc_ln6_fu_1218_p3;
wire   [25:0] trunc_ln8_fu_1232_p3;
wire   [25:0] add_ln86_3_fu_1380_p2;
wire   [25:0] trunc_ln7_fu_1225_p3;
wire   [25:0] add_ln86_4_fu_1385_p2;
wire   [25:0] add_ln86_2_fu_1375_p2;
wire   [24:0] add_ln84_17_fu_1290_p2;
wire   [24:0] trunc_ln84_3_fu_1280_p4;
wire   [25:0] trunc_ln4_fu_1314_p3;
wire   [25:0] trunc_ln9_fu_1321_p3;
wire   [25:0] trunc_ln84_4_fu_1328_p4;
wire   [25:0] add_ln88_1_fu_1408_p2;
wire   [25:0] add_ln88_fu_1403_p2;
wire   [63:0] zext_ln84_5_fu_1432_p1;
wire   [63:0] add_ln84_4_fu_1439_p2;
wire   [38:0] lshr_ln84_5_fu_1445_p4;
wire   [63:0] zext_ln84_6_fu_1455_p1;
wire   [63:0] add_ln84_5_fu_1473_p2;
wire   [37:0] lshr_ln84_6_fu_1479_p4;
wire   [63:0] zext_ln84_7_fu_1489_p1;
wire   [63:0] add_ln84_6_fu_1507_p2;
wire   [38:0] lshr_ln84_7_fu_1513_p4;
wire   [63:0] arr_12_fu_1527_p2;
wire   [63:0] zext_ln84_8_fu_1523_p1;
wire   [63:0] add_ln84_7_fu_1547_p2;
wire   [37:0] lshr_ln84_8_fu_1553_p4;
wire   [63:0] arr_10_fu_1567_p2;
wire   [63:0] zext_ln84_9_fu_1563_p1;
wire   [63:0] add_ln84_8_fu_1585_p2;
wire   [24:0] trunc_ln84_fu_1435_p1;
wire   [25:0] trunc_ln84_8_fu_1463_p4;
wire   [25:0] trunc_ln84_1_fu_1459_p1;
wire   [24:0] trunc_ln84_s_fu_1497_p4;
wire   [24:0] trunc_ln84_6_fu_1493_p1;
wire   [25:0] trunc_ln84_9_fu_1543_p1;
wire   [25:0] trunc_ln84_7_fu_1533_p4;
wire   [24:0] add_ln84_20_fu_1581_p2;
wire   [24:0] trunc_ln84_10_fu_1571_p4;
wire   [43:0] mul_ln84_fu_407_p2;
wire   [25:0] trunc_ln84_12_fu_1644_p1;
wire   [43:0] zext_ln85_fu_1654_p1;
wire   [43:0] add_ln85_fu_1657_p2;
wire   [17:0] tmp_s_fu_1663_p4;
wire   [24:0] zext_ln85_2_fu_1677_p1;
wire   [25:0] zext_ln85_1_fu_1673_p1;
wire   [25:0] zext_ln86_fu_1687_p1;
wire   [25:0] add_ln86_fu_1690_p2;
wire   [0:0] tmp_fu_1696_p3;
wire   [26:0] zext_ln86_2_fu_1708_p1;
wire   [26:0] zext_ln86_1_fu_1704_p1;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire   [63:0] mul_ln30_fu_306_p00;
wire   [62:0] mul_ln40_7_fu_270_p10;
wire   [63:0] mul_ln41_1_fu_314_p00;
wire   [63:0] mul_ln41_2_fu_322_p00;
wire   [63:0] mul_ln41_2_fu_322_p10;
wire   [63:0] mul_ln41_3_fu_326_p00;
wire   [63:0] mul_ln41_fu_310_p00;
wire   [62:0] mul_ln42_3_fu_262_p10;
wire   [62:0] mul_ln42_5_fu_274_p10;
wire   [63:0] mul_ln62_fu_334_p00;
wire   [63:0] mul_ln65_1_fu_342_p00;
wire   [63:0] mul_ln75_1_fu_362_p00;
wire   [63:0] mul_ln75_1_fu_362_p10;
wire   [63:0] mul_ln79_fu_370_p00;
wire   [63:0] mul_ln80_fu_374_p00;
wire   [63:0] mul_ln82_fu_382_p10;
wire   [43:0] mul_ln84_fu_407_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1802),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready),
    .arr_3(arr_3_reg_1932),
    .arr_2(arr_2_reg_1927),
    .arr_1(arr_1_reg_1878),
    .arr(reg_412),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out),
    .arg1_r_5_cast(empty_28_reg_1855),
    .arg1_r_6_cast(empty_27_reg_1850),
    .arg1_r_7_cast(empty_26_reg_1845),
    .arg1_r_8_cast(empty_25_reg_1840),
    .arg1_r_4_cast(empty_24_reg_1922),
    .arg1_r_3_cast(empty_23_reg_1917),
    .arg1_r_2_cast(empty_22_reg_1912),
    .add17310_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out),
    .add17310_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out_ap_vld),
    .add1569_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out),
    .add1569_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out_ap_vld),
    .add1368_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out),
    .add1368_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out_ap_vld),
    .add1237_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1237_out),
    .add1237_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1237_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln97(trunc_ln97_1_reg_1808),
    .zext_ln85(out1_w_reg_2135),
    .zext_ln86(out1_w_1_reg_2140),
    .out1_w_2(out1_w_2_reg_2145),
    .zext_ln88(out1_w_3_reg_2090),
    .zext_ln89(out1_w_4_reg_2095),
    .zext_ln90(out1_w_5_reg_2105),
    .zext_ln91(out1_w_6_reg_2110),
    .zext_ln92(out1_w_7_reg_2115),
    .zext_ln93(out1_w_8_reg_2120),
    .zext_ln13(out1_w_9_reg_2125)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U62(
    .din0(mul_ln40_4_fu_238_p0),
    .din1(mul_ln40_4_fu_238_p1),
    .dout(mul_ln40_4_fu_238_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U63(
    .din0(mul_ln42_1_fu_242_p0),
    .din1(mul_ln42_1_fu_242_p1),
    .dout(mul_ln42_1_fu_242_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U64(
    .din0(mul_ln42_fu_246_p0),
    .din1(mul_ln42_fu_246_p1),
    .dout(mul_ln42_fu_246_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U65(
    .din0(mul_ln40_5_fu_250_p0),
    .din1(mul_ln40_5_fu_250_p1),
    .dout(mul_ln40_5_fu_250_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U66(
    .din0(mul_ln42_2_fu_254_p0),
    .din1(mul_ln42_2_fu_254_p1),
    .dout(mul_ln42_2_fu_254_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U67(
    .din0(mul_ln40_6_fu_258_p0),
    .din1(mul_ln40_6_fu_258_p1),
    .dout(mul_ln40_6_fu_258_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U68(
    .din0(mul_ln42_3_fu_262_p0),
    .din1(mul_ln42_3_fu_262_p1),
    .dout(mul_ln42_3_fu_262_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U69(
    .din0(mul_ln42_4_fu_266_p0),
    .din1(mul_ln42_4_fu_266_p1),
    .dout(mul_ln42_4_fu_266_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U70(
    .din0(mul_ln40_7_fu_270_p0),
    .din1(mul_ln40_7_fu_270_p1),
    .dout(mul_ln40_7_fu_270_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U71(
    .din0(mul_ln42_5_fu_274_p0),
    .din1(mul_ln42_5_fu_274_p1),
    .dout(mul_ln42_5_fu_274_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U72(
    .din0(mul_ln68_fu_278_p0),
    .din1(mul_ln68_fu_278_p1),
    .dout(mul_ln68_fu_278_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U73(
    .din0(mul_ln70_fu_282_p0),
    .din1(mul_ln70_fu_282_p1),
    .dout(mul_ln70_fu_282_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U74(
    .din0(mul_ln74_fu_286_p0),
    .din1(mul_ln74_fu_286_p1),
    .dout(mul_ln74_fu_286_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U75(
    .din0(mul_ln77_fu_290_p0),
    .din1(mul_ln77_fu_290_p1),
    .dout(mul_ln77_fu_290_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(grp_fu_294_p0),
    .din1(grp_fu_294_p1),
    .dout(grp_fu_294_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .dout(grp_fu_298_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln40_fu_302_p0),
    .din1(mul_ln40_fu_302_p1),
    .dout(mul_ln40_fu_302_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln30_fu_306_p0),
    .din1(mul_ln30_fu_306_p1),
    .dout(mul_ln30_fu_306_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln41_fu_310_p0),
    .din1(mul_ln41_fu_310_p1),
    .dout(mul_ln41_fu_310_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln41_1_fu_314_p0),
    .din1(mul_ln41_1_fu_314_p1),
    .dout(mul_ln41_1_fu_314_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln40_3_fu_318_p0),
    .din1(mul_ln40_3_fu_318_p1),
    .dout(mul_ln40_3_fu_318_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln41_2_fu_322_p0),
    .din1(mul_ln41_2_fu_322_p1),
    .dout(mul_ln41_2_fu_322_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln41_3_fu_326_p0),
    .din1(mul_ln41_3_fu_326_p1),
    .dout(mul_ln41_3_fu_326_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln61_1_fu_330_p0),
    .din1(mul_ln61_1_fu_330_p1),
    .dout(mul_ln61_1_fu_330_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln62_fu_334_p0),
    .din1(mul_ln62_fu_334_p1),
    .dout(mul_ln62_fu_334_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln63_fu_338_p0),
    .din1(mul_ln63_fu_338_p1),
    .dout(mul_ln63_fu_338_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln65_1_fu_342_p0),
    .din1(mul_ln65_1_fu_342_p1),
    .dout(mul_ln65_1_fu_342_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln66_fu_346_p0),
    .din1(mul_ln66_fu_346_p1),
    .dout(mul_ln66_fu_346_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln67_fu_350_p0),
    .din1(mul_ln67_fu_350_p1),
    .dout(mul_ln67_fu_350_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln71_fu_354_p0),
    .din1(mul_ln71_fu_354_p1),
    .dout(mul_ln71_fu_354_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln72_fu_358_p0),
    .din1(mul_ln72_fu_358_p1),
    .dout(mul_ln72_fu_358_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln75_1_fu_362_p0),
    .din1(mul_ln75_1_fu_362_p1),
    .dout(mul_ln75_1_fu_362_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln76_fu_366_p0),
    .din1(mul_ln76_fu_366_p1),
    .dout(mul_ln76_fu_366_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln79_fu_370_p0),
    .din1(mul_ln79_fu_370_p1),
    .dout(mul_ln79_fu_370_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln80_fu_374_p0),
    .din1(mul_ln80_fu_374_p1),
    .dout(mul_ln80_fu_374_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln81_fu_378_p0),
    .din1(mul_ln81_fu_378_p1),
    .dout(mul_ln81_fu_378_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln82_fu_382_p0),
    .din1(mul_ln82_fu_382_p1),
    .dout(mul_ln82_fu_382_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U99(
    .din0(grp_fu_386_p0),
    .din1(grp_fu_386_p1),
    .dout(grp_fu_386_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U100(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out),
    .din1(mul_ln61_fu_392_p1),
    .dout(mul_ln61_fu_392_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U101(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out),
    .din1(mul_ln65_fu_397_p1),
    .dout(mul_ln65_fu_397_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U102(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out),
    .din1(mul_ln75_fu_402_p1),
    .dout(mul_ln75_fu_402_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U103(
    .din0(mul_ln84_fu_407_p0),
    .din1(mul_ln84_fu_407_p1),
    .dout(mul_ln84_fu_407_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln41_2_reg_2054 <= add_ln41_2_fu_1160_p2;
        add_ln41_reg_2049 <= add_ln41_fu_1148_p2;
        add_ln63_2_reg_2014 <= add_ln63_2_fu_1094_p2;
        add_ln63_reg_2009 <= add_ln63_fu_1082_p2;
        add_ln65_reg_1979 <= add_ln65_fu_1050_p2;
        add_ln80_reg_2029 <= add_ln80_fu_1128_p2;
        add_ln81_reg_2039 <= add_ln81_fu_1138_p2;
        add_ln84_10_reg_1968 <= add_ln84_10_fu_960_p2;
        add_ln85_1_reg_2069 <= add_ln85_1_fu_1174_p2;
        arr_2_reg_1927 <= arr_2_fu_602_p2;
        arr_3_reg_1932 <= arr_3_fu_609_p2;
        empty_22_reg_1912 <= empty_22_fu_516_p1;
        empty_23_reg_1917 <= empty_23_fu_521_p1;
        empty_24_reg_1922 <= empty_24_fu_526_p1;
        lshr_ln84_1_reg_1974 <= {{add_ln84_fu_1028_p2[63:25]}};
        mul_ln40_5_reg_1943 <= mul_ln40_5_fu_250_p2;
        mul_ln40_6_reg_1948 <= mul_ln40_6_fu_258_p2;
        mul_ln42_3_reg_1953 <= mul_ln42_3_fu_262_p2;
        mul_ln42_4_reg_1958 <= mul_ln42_4_fu_266_p2;
        mul_ln68_reg_1963 <= mul_ln68_fu_278_p2;
        trunc_ln41_1_reg_2064 <= trunc_ln41_1_fu_1170_p1;
        trunc_ln41_reg_2059 <= trunc_ln41_fu_1166_p1;
        trunc_ln63_1_reg_2024 <= trunc_ln63_1_fu_1104_p1;
        trunc_ln63_reg_2019 <= trunc_ln63_fu_1100_p1;
        trunc_ln66_1_reg_1989 <= trunc_ln66_1_fu_1060_p1;
        trunc_ln66_reg_1984 <= trunc_ln66_fu_1056_p1;
        trunc_ln67_reg_1994 <= trunc_ln67_fu_1064_p1;
        trunc_ln68_reg_1999 <= trunc_ln68_fu_1068_p1;
        trunc_ln81_reg_2034 <= trunc_ln81_fu_1134_p1;
        trunc_ln82_reg_2044 <= trunc_ln82_fu_1144_p1;
        trunc_ln84_2_reg_2004 <= {{add_ln84_fu_1028_p2[50:25]}};
        zext_ln41_6_reg_1937[31 : 0] <= zext_ln41_6_fu_692_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln86_1_reg_2085 <= add_ln86_1_fu_1391_p2;
        lshr_ln84_4_reg_2075 <= {{add_ln84_3_fu_1349_p2[63:26]}};
        out1_w_3_reg_2090 <= out1_w_3_fu_1397_p2;
        out1_w_4_reg_2095 <= out1_w_4_fu_1414_p2;
        trunc_ln84_5_reg_2080 <= {{add_ln84_3_fu_1349_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_1_reg_1878 <= grp_fu_298_p2;
        empty_25_reg_1840 <= empty_25_fu_467_p1;
        empty_26_reg_1845 <= empty_26_fu_471_p1;
        empty_27_reg_1850 <= empty_27_fu_475_p1;
        empty_28_reg_1855 <= empty_28_fu_479_p1;
        mul_ln31_reg_1872 <= grp_fu_386_p2;
        mul_ln61_reg_1883 <= mul_ln61_fu_392_p2;
        mul_ln65_reg_1889 <= mul_ln65_fu_397_p2;
        mul_ln75_reg_1895 <= mul_ln75_fu_402_p2;
        zext_ln27_1_reg_1860[31 : 0] <= zext_ln27_1_fu_487_p1[31 : 0];
        zext_ln31_reg_1867[31 : 0] <= zext_ln31_fu_492_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul_ln27_reg_1822 <= grp_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out1_w_1_reg_2140 <= out1_w_1_fu_1681_p2;
        out1_w_2_reg_2145 <= out1_w_2_fu_1711_p2;
        out1_w_reg_2135 <= out1_w_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out1_w_5_reg_2105 <= out1_w_5_fu_1601_p2;
        out1_w_6_reg_2110 <= out1_w_6_fu_1606_p2;
        out1_w_7_reg_2115 <= out1_w_7_fu_1612_p2;
        out1_w_8_reg_2120 <= out1_w_8_fu_1618_p2;
        out1_w_9_reg_2125 <= out1_w_9_fu_1624_p2;
        trunc_ln84_11_reg_2100 <= {{add_ln84_8_fu_1585_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done == 1'b1)))) begin
        reg_412 <= grp_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1802 <= {{arg1[63:2]}};
        trunc_ln97_1_reg_1808 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_294_p0 = zext_ln41_6_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_294_p0 = zext_ln31_1_fu_536_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_294_p0 = zext_ln27_1_fu_487_p1;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_294_p1 = zext_ln41_6_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_294_p1 = zext_ln31_reg_1867;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_294_p1 = zext_ln27_fu_483_p1;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_298_p0 = zext_ln27_1_reg_1860;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_298_p0 = zext_ln27_1_fu_487_p1;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_298_p1 = zext_ln40_1_fu_586_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_298_p1 = zext_ln31_fu_492_p1;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_386_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_386_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;
    end else begin
        grp_fu_386_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_386_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_386_p1 = 32'd38;
    end else begin
        grp_fu_386_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_437_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWADDR = sext_ln97_fu_1630_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_1_fu_1154_p2 = (mul_ln41_2_fu_322_p2 + mul_ln30_fu_306_p2);

assign add_ln41_2_fu_1160_p2 = (add_ln41_1_fu_1154_p2 + mul_ln41_3_fu_326_p2);

assign add_ln41_fu_1148_p2 = (mul_ln41_1_fu_314_p2 + mul_ln41_fu_310_p2);

assign add_ln63_1_fu_1088_p2 = (mul_ln62_fu_334_p2 + mul_ln40_3_fu_318_p2);

assign add_ln63_2_fu_1094_p2 = (add_ln63_1_fu_1088_p2 + mul_ln63_fu_338_p2);

assign add_ln63_fu_1082_p2 = (mul_ln61_1_fu_330_p2 + shl_ln42_1_fu_674_p3);

assign add_ln65_1_fu_1044_p2 = (mul_ln67_fu_350_p2 + mul_ln65_1_fu_342_p2);

assign add_ln65_fu_1050_p2 = (add_ln65_1_fu_1044_p2 + mul_ln66_fu_346_p2);

assign add_ln72_1_fu_986_p2 = (shl_ln6_fu_821_p3 + mul_ln40_fu_302_p2);

assign add_ln72_2_fu_992_p2 = (add_ln72_1_fu_986_p2 + mul_ln71_fu_354_p2);

assign add_ln72_fu_980_p2 = (mul_ln72_fu_358_p2 + shl_ln42_2_fu_711_p3);

assign add_ln77_1_fu_913_p2 = (shl_ln42_5_fu_765_p3 + shl_ln40_3_fu_752_p3);

assign add_ln77_2_fu_919_p2 = (add_ln77_1_fu_913_p2 + shl_ln8_fu_841_p3);

assign add_ln77_fu_907_p2 = (arr_11_fu_849_p2 + shl_ln7_fu_829_p3);

assign add_ln80_1_fu_1108_p2 = (mul_ln81_fu_378_p2 + mul_ln79_fu_370_p2);

assign add_ln80_2_fu_1114_p2 = (mul_ln80_fu_374_p2 + mul_ln82_fu_382_p2);

assign add_ln80_fu_1128_p2 = (add_ln80_2_fu_1114_p2 + add_ln80_1_fu_1108_p2);

assign add_ln81_fu_1138_p2 = (trunc_ln80_1_fu_1124_p1 + trunc_ln80_fu_1120_p1);

assign add_ln84_10_fu_960_p2 = (add_ln84_12_fu_954_p2 + add_ln84_9_fu_942_p2);

assign add_ln84_11_fu_948_p2 = (trunc_ln74_1_fu_867_p1 + trunc_ln3_fu_899_p3);

assign add_ln84_12_fu_954_p2 = (add_ln84_11_fu_948_p2 + trunc_ln_fu_859_p3);

assign add_ln84_13_fu_1022_p2 = (trunc_ln72_1_fu_1002_p1 + trunc_ln72_fu_998_p1);

assign add_ln84_14_fu_1239_p2 = (add_ln65_reg_1979 + shl_ln5_fu_1208_p3);

assign add_ln84_15_fu_1244_p2 = (shl_ln40_1_fu_1180_p3 + zext_ln84_2_fu_1215_p1);

assign add_ln84_16_fu_1250_p2 = (add_ln84_15_fu_1244_p2 + shl_ln42_4_fu_1201_p3);

assign add_ln84_17_fu_1290_p2 = (trunc_ln63_1_reg_2024 + trunc_ln63_reg_2019);

assign add_ln84_18_fu_1338_p2 = (add_ln80_reg_2029 + shl_ln42_3_fu_1194_p3);

assign add_ln84_19_fu_1343_p2 = (shl_ln40_2_fu_1187_p3 + zext_ln84_4_fu_1310_p1);

assign add_ln84_1_fu_1256_p2 = (add_ln84_16_fu_1250_p2 + add_ln84_14_fu_1239_p2);

assign add_ln84_20_fu_1581_p2 = (trunc_ln41_1_reg_2064 + trunc_ln41_reg_2059);

assign add_ln84_2_fu_1294_p2 = (arr_13_fu_1276_p2 + zext_ln84_3_fu_1272_p1);

assign add_ln84_3_fu_1349_p2 = (add_ln84_19_fu_1343_p2 + add_ln84_18_fu_1338_p2);

assign add_ln84_4_fu_1439_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out + zext_ln84_5_fu_1432_p1);

assign add_ln84_5_fu_1473_p2 = (zext_ln84_6_fu_1455_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out);

assign add_ln84_6_fu_1507_p2 = (zext_ln84_7_fu_1489_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out);

assign add_ln84_7_fu_1547_p2 = (arr_12_fu_1527_p2 + zext_ln84_8_fu_1523_p1);

assign add_ln84_8_fu_1585_p2 = (arr_10_fu_1567_p2 + zext_ln84_9_fu_1563_p1);

assign add_ln84_9_fu_942_p2 = (trunc_ln1_fu_875_p3 + trunc_ln2_fu_887_p3);

assign add_ln84_fu_1028_p2 = (arr_14_fu_1006_p2 + zext_ln84_1_fu_976_p1);

assign add_ln85_1_fu_1174_p2 = (add_ln84_13_fu_1022_p2 + trunc_ln5_fu_1012_p4);

assign add_ln85_fu_1657_p2 = (mul_ln84_fu_407_p2 + zext_ln85_fu_1654_p1);

assign add_ln86_1_fu_1391_p2 = (add_ln86_4_fu_1385_p2 + add_ln86_2_fu_1375_p2);

assign add_ln86_2_fu_1375_p2 = (trunc_ln66_1_reg_1989 + trunc_ln6_fu_1218_p3);

assign add_ln86_3_fu_1380_p2 = (trunc_ln8_fu_1232_p3 + trunc_ln84_2_reg_2004);

assign add_ln86_4_fu_1385_p2 = (add_ln86_3_fu_1380_p2 + trunc_ln7_fu_1225_p3);

assign add_ln86_fu_1690_p2 = (zext_ln85_1_fu_1673_p1 + zext_ln86_fu_1687_p1);

assign add_ln88_1_fu_1408_p2 = (trunc_ln9_fu_1321_p3 + trunc_ln84_4_fu_1328_p4);

assign add_ln88_fu_1403_p2 = (add_ln81_reg_2039 + trunc_ln4_fu_1314_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_10_fu_1567_p2 = (add_ln41_2_reg_2054 + add_ln41_reg_2049);

assign arr_11_fu_849_p2 = (mul_ln75_1_fu_362_p2 + mul_ln76_fu_366_p2);

assign arr_12_fu_1527_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1237_out + reg_412);

assign arr_13_fu_1276_p2 = (add_ln63_2_reg_2014 + add_ln63_reg_2009);

assign arr_14_fu_1006_p2 = (add_ln72_2_fu_992_p2 + add_ln72_fu_980_p2);

assign arr_2_fu_602_p2 = (shl_ln2_fu_561_p3 + grp_fu_294_p2);

assign arr_3_fu_609_p2 = (grp_fu_298_p2 + shl_ln3_fu_578_p3);

assign arr_9_fu_925_p2 = (add_ln77_2_fu_919_p2 + add_ln77_fu_907_p2);

assign empty_22_fu_516_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out[30:0];

assign empty_23_fu_521_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out[30:0];

assign empty_24_fu_526_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out[30:0];

assign empty_25_fu_467_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign empty_25_fu_467_p1 = empty_25_fu_467_p0[30:0];

assign empty_26_fu_471_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign empty_26_fu_471_p1 = empty_26_fu_471_p0[30:0];

assign empty_27_fu_475_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign empty_27_fu_475_p1 = empty_27_fu_475_p0[30:0];

assign empty_28_fu_479_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign empty_28_fu_479_p1 = empty_28_fu_479_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_221_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg;

assign lshr_ln84_2_fu_1262_p4 = {{add_ln84_1_fu_1256_p2[63:26]}};

assign lshr_ln84_3_fu_1300_p4 = {{add_ln84_2_fu_1294_p2[63:25]}};

assign lshr_ln84_5_fu_1445_p4 = {{add_ln84_4_fu_1439_p2[63:25]}};

assign lshr_ln84_6_fu_1479_p4 = {{add_ln84_5_fu_1473_p2[63:26]}};

assign lshr_ln84_7_fu_1513_p4 = {{add_ln84_6_fu_1507_p2[63:25]}};

assign lshr_ln84_8_fu_1553_p4 = {{add_ln84_7_fu_1547_p2[63:26]}};

assign lshr_ln_fu_966_p4 = {{arr_9_fu_925_p2[63:26]}};

assign mul_ln30_fu_306_p0 = mul_ln30_fu_306_p00;

assign mul_ln30_fu_306_p00 = shl_ln30_fu_531_p2;

assign mul_ln30_fu_306_p1 = zext_ln30_fu_616_p1;

assign mul_ln40_3_fu_318_p0 = zext_ln27_1_reg_1860;

assign mul_ln40_3_fu_318_p1 = zext_ln41_6_fu_692_p1;

assign mul_ln40_4_fu_238_p0 = zext_ln40_3_fu_549_p1;

assign mul_ln40_4_fu_238_p1 = zext_ln40_4_fu_556_p1;

assign mul_ln40_5_fu_250_p0 = zext_ln40_3_fu_549_p1;

assign mul_ln40_5_fu_250_p1 = zext_ln40_5_fu_704_p1;

assign mul_ln40_6_fu_258_p0 = zext_ln40_3_fu_549_p1;

assign mul_ln40_6_fu_258_p1 = zext_ln42_1_fu_667_p1;

assign mul_ln40_7_fu_270_p0 = zext_ln40_3_fu_549_p1;

assign mul_ln40_7_fu_270_p1 = mul_ln40_7_fu_270_p10;

assign mul_ln40_7_fu_270_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;

assign mul_ln40_fu_302_p0 = zext_ln27_1_reg_1860;

assign mul_ln40_fu_302_p1 = zext_ln41_2_fu_635_p1;

assign mul_ln41_1_fu_314_p0 = mul_ln41_1_fu_314_p00;

assign mul_ln41_1_fu_314_p00 = shl_ln41_3_fu_658_p2;

assign mul_ln41_1_fu_314_p1 = zext_ln41_2_fu_635_p1;

assign mul_ln41_2_fu_322_p0 = mul_ln41_2_fu_322_p00;

assign mul_ln41_2_fu_322_p00 = shl_ln41_2_fu_643_p2;

assign mul_ln41_2_fu_322_p1 = mul_ln41_2_fu_322_p10;

assign mul_ln41_2_fu_322_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;

assign mul_ln41_3_fu_326_p0 = mul_ln41_3_fu_326_p00;

assign mul_ln41_3_fu_326_p00 = shl_ln41_1_fu_592_p2;

assign mul_ln41_3_fu_326_p1 = zext_ln41_6_fu_692_p1;

assign mul_ln41_fu_310_p0 = mul_ln41_fu_310_p00;

assign mul_ln41_fu_310_p00 = shl_ln41_fu_540_p2;

assign mul_ln41_fu_310_p1 = zext_ln41_1_fu_627_p1;

assign mul_ln42_1_fu_242_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_1_fu_242_p1 = zext_ln40_4_fu_556_p1;

assign mul_ln42_2_fu_254_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_2_fu_254_p1 = zext_ln40_5_fu_704_p1;

assign mul_ln42_3_fu_262_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_3_fu_262_p1 = mul_ln42_3_fu_262_p10;

assign mul_ln42_3_fu_262_p10 = $unsigned(zext_ln42_2_fu_725_p0);

assign mul_ln42_4_fu_266_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_4_fu_266_p1 = zext_ln42_3_fu_735_p1;

assign mul_ln42_5_fu_274_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_5_fu_274_p1 = mul_ln42_5_fu_274_p10;

assign mul_ln42_5_fu_274_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;

assign mul_ln42_fu_246_p0 = zext_ln42_fu_569_p1;

assign mul_ln42_fu_246_p1 = zext_ln42_1_fu_667_p1;

assign mul_ln61_1_fu_330_p0 = zext_ln61_fu_790_p1;

assign mul_ln61_1_fu_330_p1 = zext_ln40_1_fu_586_p1;

assign mul_ln61_fu_392_p1 = 32'd38;

assign mul_ln62_fu_334_p0 = mul_ln62_fu_334_p00;

assign mul_ln62_fu_334_p00 = shl_ln62_fu_796_p2;

assign mul_ln62_fu_334_p1 = zext_ln30_fu_616_p1;

assign mul_ln63_fu_338_p0 = zext_ln41_9_fu_778_p1;

assign mul_ln63_fu_338_p1 = zext_ln41_1_fu_627_p1;

assign mul_ln65_1_fu_342_p0 = mul_ln65_1_fu_342_p00;

assign mul_ln65_1_fu_342_p00 = mul_ln65_reg_1889;

assign mul_ln65_1_fu_342_p1 = zext_ln40_1_fu_586_p1;

assign mul_ln65_fu_397_p1 = 32'd19;

assign mul_ln66_fu_346_p0 = zext_ln41_9_fu_778_p1;

assign mul_ln66_fu_346_p1 = zext_ln30_fu_616_p1;

assign mul_ln67_fu_350_p0 = zext_ln41_10_fu_784_p1;

assign mul_ln67_fu_350_p1 = zext_ln41_1_fu_627_p1;

assign mul_ln68_fu_278_p0 = zext_ln68_fu_811_p1;

assign mul_ln68_fu_278_p1 = zext_ln42_1_fu_667_p1;

assign mul_ln70_fu_282_p0 = zext_ln70_fu_816_p1;

assign mul_ln70_fu_282_p1 = zext_ln42_1_fu_667_p1;

assign mul_ln71_fu_354_p0 = zext_ln41_10_fu_784_p1;

assign mul_ln71_fu_354_p1 = zext_ln30_fu_616_p1;

assign mul_ln72_fu_358_p0 = zext_ln61_fu_790_p1;

assign mul_ln72_fu_358_p1 = zext_ln41_6_fu_692_p1;

assign mul_ln74_fu_286_p0 = zext_ln70_fu_816_p1;

assign mul_ln74_fu_286_p1 = zext_ln42_3_fu_735_p1;

assign mul_ln75_1_fu_362_p0 = mul_ln75_1_fu_362_p00;

assign mul_ln75_1_fu_362_p00 = mul_ln75_reg_1895;

assign mul_ln75_1_fu_362_p1 = mul_ln75_1_fu_362_p10;

assign mul_ln75_1_fu_362_p10 = $unsigned(zext_ln40_2_fu_663_p0);

assign mul_ln75_fu_402_p1 = 32'd38;

assign mul_ln76_fu_366_p0 = zext_ln30_fu_616_p1;

assign mul_ln76_fu_366_p1 = zext_ln30_fu_616_p1;

assign mul_ln77_fu_290_p0 = zext_ln68_fu_811_p1;

assign mul_ln77_fu_290_p1 = zext_ln40_5_fu_704_p1;

assign mul_ln79_fu_370_p0 = mul_ln79_fu_370_p00;

assign mul_ln79_fu_370_p00 = shl_ln41_5_fu_729_p2;

assign mul_ln79_fu_370_p1 = zext_ln30_fu_616_p1;

assign mul_ln80_fu_374_p0 = mul_ln80_fu_374_p00;

assign mul_ln80_fu_374_p00 = shl_ln80_fu_931_p2;

assign mul_ln80_fu_374_p1 = zext_ln41_1_fu_627_p1;

assign mul_ln81_fu_378_p0 = zext_ln41_2_fu_635_p1;

assign mul_ln81_fu_378_p1 = zext_ln41_2_fu_635_p1;

assign mul_ln82_fu_382_p0 = zext_ln61_fu_790_p1;

assign mul_ln82_fu_382_p1 = mul_ln82_fu_382_p10;

assign mul_ln82_fu_382_p10 = $unsigned(zext_ln40_fu_545_p0);

assign mul_ln84_fu_407_p0 = mul_ln84_fu_407_p00;

assign mul_ln84_fu_407_p00 = trunc_ln84_11_reg_2100;

assign mul_ln84_fu_407_p1 = 44'd19;

assign out1_w_1_fu_1681_p2 = (zext_ln85_2_fu_1677_p1 + add_ln85_1_reg_2069);

assign out1_w_2_fu_1711_p2 = (zext_ln86_2_fu_1708_p1 + zext_ln86_1_fu_1704_p1);

assign out1_w_3_fu_1397_p2 = (add_ln84_17_fu_1290_p2 + trunc_ln84_3_fu_1280_p4);

assign out1_w_4_fu_1414_p2 = (add_ln88_1_fu_1408_p2 + add_ln88_fu_1403_p2);

assign out1_w_5_fu_1601_p2 = (trunc_ln84_fu_1435_p1 + trunc_ln84_5_reg_2080);

assign out1_w_6_fu_1606_p2 = (trunc_ln84_8_fu_1463_p4 + trunc_ln84_1_fu_1459_p1);

assign out1_w_7_fu_1612_p2 = (trunc_ln84_s_fu_1497_p4 + trunc_ln84_6_fu_1493_p1);

assign out1_w_8_fu_1618_p2 = (trunc_ln84_9_fu_1543_p1 + trunc_ln84_7_fu_1533_p4);

assign out1_w_9_fu_1624_p2 = (add_ln84_20_fu_1581_p2 + trunc_ln84_10_fu_1571_p4);

assign out1_w_fu_1648_p2 = (trunc_ln84_12_fu_1644_p1 + add_ln84_10_reg_1968);

assign sext_ln22_fu_437_p1 = $signed(trunc_ln22_1_reg_1802);

assign sext_ln97_fu_1630_p1 = $signed(trunc_ln97_1_reg_1808);

assign shl_ln2_fu_561_p3 = {{mul_ln40_4_fu_238_p2}, {1'd0}};

assign shl_ln30_fu_531_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;

assign shl_ln30_fu_531_p2 = shl_ln30_fu_531_p0 << 32'd1;

assign shl_ln3_fu_578_p3 = {{mul_ln42_1_fu_242_p2}, {1'd0}};

assign shl_ln40_1_fu_1180_p3 = {{mul_ln40_5_reg_1943}, {1'd0}};

assign shl_ln40_2_fu_1187_p3 = {{mul_ln40_6_reg_1948}, {1'd0}};

assign shl_ln40_3_fu_752_p3 = {{mul_ln40_7_fu_270_p2}, {1'd0}};

assign shl_ln41_1_fu_592_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign shl_ln41_1_fu_592_p2 = shl_ln41_1_fu_592_p0 << 32'd1;

assign shl_ln41_2_fu_643_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign shl_ln41_2_fu_643_p2 = shl_ln41_2_fu_643_p0 << 32'd1;

assign shl_ln41_3_fu_658_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign shl_ln41_3_fu_658_p2 = shl_ln41_3_fu_658_p0 << 32'd1;

assign shl_ln41_4_fu_719_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out << 32'd1;

assign shl_ln41_5_fu_729_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out << 32'd1;

assign shl_ln41_6_fu_741_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out << 32'd1;

assign shl_ln41_fu_540_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign shl_ln41_fu_540_p2 = shl_ln41_fu_540_p0 << 32'd1;

assign shl_ln42_1_fu_674_p3 = {{mul_ln42_fu_246_p2}, {1'd0}};

assign shl_ln42_2_fu_711_p3 = {{mul_ln42_2_fu_254_p2}, {1'd0}};

assign shl_ln42_3_fu_1194_p3 = {{mul_ln42_3_reg_1953}, {1'd0}};

assign shl_ln42_4_fu_1201_p3 = {{mul_ln42_4_reg_1958}, {1'd0}};

assign shl_ln42_5_fu_765_p3 = {{mul_ln42_5_fu_274_p2}, {1'd0}};

assign shl_ln5_fu_1208_p3 = {{mul_ln68_reg_1963}, {1'd0}};

assign shl_ln62_fu_796_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out << 32'd1;

assign shl_ln6_fu_821_p3 = {{mul_ln70_fu_282_p2}, {1'd0}};

assign shl_ln7_fu_829_p3 = {{mul_ln74_fu_286_p2}, {1'd0}};

assign shl_ln80_fu_931_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out << 32'd2;

assign shl_ln8_fu_841_p3 = {{mul_ln77_fu_290_p2}, {1'd0}};

assign tmp_fu_1696_p3 = add_ln86_fu_1690_p2[32'd25];

assign tmp_s_fu_1663_p4 = {{add_ln85_fu_1657_p2[43:26]}};

assign trunc_ln1_fu_875_p3 = {{trunc_ln75_fu_871_p1}, {1'd0}};

assign trunc_ln2_fu_887_p3 = {{trunc_ln76_fu_883_p1}, {1'd0}};

assign trunc_ln3_fu_899_p3 = {{trunc_ln77_fu_895_p1}, {1'd0}};

assign trunc_ln41_1_fu_1170_p1 = add_ln41_2_fu_1160_p2[24:0];

assign trunc_ln41_fu_1166_p1 = add_ln41_fu_1148_p2[24:0];

assign trunc_ln4_fu_1314_p3 = {{trunc_ln81_reg_2034}, {1'd0}};

assign trunc_ln5_fu_1012_p4 = {{arr_9_fu_925_p2[50:26]}};

assign trunc_ln63_1_fu_1104_p1 = add_ln63_2_fu_1094_p2[24:0];

assign trunc_ln63_fu_1100_p1 = add_ln63_fu_1082_p2[24:0];

assign trunc_ln66_1_fu_1060_p1 = add_ln65_fu_1050_p2[25:0];

assign trunc_ln66_fu_1056_p1 = mul_ln68_fu_278_p2[24:0];

assign trunc_ln67_fu_1064_p1 = mul_ln42_4_fu_266_p2[24:0];

assign trunc_ln68_fu_1068_p1 = mul_ln40_5_fu_250_p2[24:0];

assign trunc_ln6_fu_1218_p3 = {{trunc_ln66_reg_1984}, {1'd0}};

assign trunc_ln72_1_fu_1002_p1 = add_ln72_2_fu_992_p2[24:0];

assign trunc_ln72_fu_998_p1 = add_ln72_fu_980_p2[24:0];

assign trunc_ln74_1_fu_867_p1 = arr_11_fu_849_p2[25:0];

assign trunc_ln74_fu_855_p1 = mul_ln74_fu_286_p2[24:0];

assign trunc_ln75_fu_871_p1 = mul_ln77_fu_290_p2[24:0];

assign trunc_ln76_fu_883_p1 = mul_ln42_5_fu_274_p2[24:0];

assign trunc_ln77_fu_895_p1 = mul_ln40_7_fu_270_p2[24:0];

assign trunc_ln7_fu_1225_p3 = {{trunc_ln67_reg_1994}, {1'd0}};

assign trunc_ln80_1_fu_1124_p1 = add_ln80_2_fu_1114_p2[25:0];

assign trunc_ln80_fu_1120_p1 = add_ln80_1_fu_1108_p2[25:0];

assign trunc_ln81_fu_1134_p1 = mul_ln42_3_fu_262_p2[24:0];

assign trunc_ln82_fu_1144_p1 = mul_ln40_6_fu_258_p2[24:0];

assign trunc_ln84_10_fu_1571_p4 = {{add_ln84_7_fu_1547_p2[50:26]}};

assign trunc_ln84_12_fu_1644_p1 = mul_ln84_fu_407_p2[25:0];

assign trunc_ln84_1_fu_1459_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1569_out[25:0];

assign trunc_ln84_3_fu_1280_p4 = {{add_ln84_1_fu_1256_p2[50:26]}};

assign trunc_ln84_4_fu_1328_p4 = {{add_ln84_2_fu_1294_p2[50:25]}};

assign trunc_ln84_6_fu_1493_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add1368_out[24:0];

assign trunc_ln84_7_fu_1533_p4 = {{add_ln84_6_fu_1507_p2[50:25]}};

assign trunc_ln84_8_fu_1463_p4 = {{add_ln84_4_fu_1439_p2[50:25]}};

assign trunc_ln84_9_fu_1543_p1 = arr_12_fu_1527_p2[25:0];

assign trunc_ln84_fu_1435_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add17310_out[24:0];

assign trunc_ln84_s_fu_1497_p4 = {{add_ln84_5_fu_1473_p2[50:26]}};

assign trunc_ln8_fu_1232_p3 = {{trunc_ln68_reg_1999}, {1'd0}};

assign trunc_ln9_fu_1321_p3 = {{trunc_ln82_reg_2044}, {1'd0}};

assign trunc_ln_fu_859_p3 = {{trunc_ln74_fu_855_p1}, {1'd0}};

assign zext_ln27_1_fu_487_p1 = mul_ln27_reg_1822;

assign zext_ln27_fu_483_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;

assign zext_ln27_fu_483_p1 = $unsigned(zext_ln27_fu_483_p0);

assign zext_ln30_fu_616_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out;

assign zext_ln31_1_fu_536_p1 = mul_ln31_reg_1872;

assign zext_ln31_fu_492_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign zext_ln31_fu_492_p1 = $unsigned(zext_ln31_fu_492_p0);

assign zext_ln40_1_fu_586_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign zext_ln40_1_fu_586_p1 = $unsigned(zext_ln40_1_fu_586_p0);

assign zext_ln40_2_fu_663_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign zext_ln40_3_fu_549_p1 = mul_ln27_reg_1822;

assign zext_ln40_4_fu_556_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign zext_ln40_4_fu_556_p1 = $unsigned(zext_ln40_4_fu_556_p0);

assign zext_ln40_5_fu_704_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;

assign zext_ln40_fu_545_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign zext_ln41_10_fu_784_p1 = shl_ln41_4_fu_719_p2;

assign zext_ln41_1_fu_627_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;

assign zext_ln41_2_fu_635_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;

assign zext_ln41_6_fu_692_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;

assign zext_ln41_9_fu_778_p1 = shl_ln41_6_fu_741_p2;

assign zext_ln42_1_fu_667_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign zext_ln42_1_fu_667_p1 = $unsigned(zext_ln42_1_fu_667_p0);

assign zext_ln42_2_fu_725_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign zext_ln42_3_fu_735_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;

assign zext_ln42_fu_569_p1 = mul_ln31_reg_1872;

assign zext_ln61_fu_790_p1 = mul_ln61_reg_1883;

assign zext_ln68_fu_811_p1 = mul_ln61_reg_1883;

assign zext_ln70_fu_816_p1 = mul_ln65_reg_1889;

assign zext_ln84_1_fu_976_p1 = lshr_ln_fu_966_p4;

assign zext_ln84_2_fu_1215_p1 = lshr_ln84_1_reg_1974;

assign zext_ln84_3_fu_1272_p1 = lshr_ln84_2_fu_1262_p4;

assign zext_ln84_4_fu_1310_p1 = lshr_ln84_3_fu_1300_p4;

assign zext_ln84_5_fu_1432_p1 = lshr_ln84_4_reg_2075;

assign zext_ln84_6_fu_1455_p1 = lshr_ln84_5_fu_1445_p4;

assign zext_ln84_7_fu_1489_p1 = lshr_ln84_6_fu_1479_p4;

assign zext_ln84_8_fu_1523_p1 = lshr_ln84_7_fu_1513_p4;

assign zext_ln84_9_fu_1563_p1 = lshr_ln84_8_fu_1553_p4;

assign zext_ln85_1_fu_1673_p1 = tmp_s_fu_1663_p4;

assign zext_ln85_2_fu_1677_p1 = tmp_s_fu_1663_p4;

assign zext_ln85_fu_1654_p1 = add_ln84_10_reg_1968;

assign zext_ln86_1_fu_1704_p1 = tmp_fu_1696_p3;

assign zext_ln86_2_fu_1708_p1 = add_ln86_1_reg_2085;

assign zext_ln86_fu_1687_p1 = add_ln85_1_reg_2069;

always @ (posedge ap_clk) begin
    zext_ln27_1_reg_1860[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln31_reg_1867[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln41_6_reg_1937[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
