{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572169223097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572169223097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 17:40:22 2019 " "Processing started: Sun Oct 27 17:40:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572169223097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572169223097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw3 -c hw3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572169223098 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572169223327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song.v 1 1 " "Found 1 design units, including 1 entities, in source file song.v" { { "Info" "ISGN_ENTITY_NAME" "1 Song " "Found entity 1: Song" {  } { { "Song.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Song.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agu.v 1 1 " "Found 1 design units, including 1 entities, in source file agu.v" { { "Info" "ISGN_ENTITY_NAME" "1 AGU " "Found entity 1: AGU" {  } { { "AGU.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/AGU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pitch.v 1 1 " "Found 1 design units, including 1 entities, in source file pitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 pitch " "Found entity 1: pitch" {  } { { "pitch.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/pitch.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_Beat.v(10) " "Verilog HDL information at Fdiv_Beat.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Fdiv_Beat.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572169223370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_Beat " "Found entity 1: Fdiv_Beat" {  } { { "Fdiv_Beat.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Fdiv_Beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asyn_counter " "Found entity 1: Asyn_counter" {  } { { "Asyn_counter.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Asyn_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DFF " "Found entity 1: _DFF" {  } { { "_DFF.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/_DFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fdiv_Sound.v(11) " "Verilog HDL information at Fdiv_Sound.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Fdiv_Sound.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572169223384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_sound.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv_sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fdiv_Sound " "Found entity 1: Fdiv_Sound" {  } { { "Fdiv_Sound.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/Fdiv_Sound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw3 " "Found entity 1: hw3" {  } { { "hw3.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw3/hw3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_output.v 1 1 " "Found 1 design units, including 1 entities, in source file _output.v" { { "Info" "ISGN_ENTITY_NAME" "1 _output " "Found entity 1: _output" {  } { { "_output.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572169223390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223390 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" compare.v(4) " "Verilog HDL syntax error at compare.v(4) near text \"<=\";  expecting \"=\"" {  } { { "compare.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/compare.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1572169223392 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "compare compare.v(1) " "Ignored design unit \"compare\" at compare.v(1) due to previous errors" {  } { { "compare.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw3/compare.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1572169223393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 0 0 " "Found 0 design units, including 0 entities, in source file compare.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572169223393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/EE exp3/hw3/output_files/hw3.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/EE exp3/hw3/output_files/hw3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572169223416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572169223490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 27 17:40:23 2019 " "Processing ended: Sun Oct 27 17:40:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572169223490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572169223490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572169223490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572169223490 ""}
