net/mlx5: Add shared Q counter bits

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Leon Romanovsky <leon@kernel.org>
commit 2acc7957dbc354f3349261c2ebc6f56aff5829e7
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/2acc7957.failed

Updated HW specification file with needed bits to allow
sharing of Q counters between DEVX contexts and kernel.

	Signed-off-by: Leon Romanovsky <leonro@mellanox.com>
(cherry picked from commit 2acc7957dbc354f3349261c2ebc6f56aff5829e7)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/linux/mlx5/mlx5_ifc.h
diff --cc include/linux/mlx5/mlx5_ifc.h
index 0fd0caa09065,bdb516b59be6..000000000000
--- a/include/linux/mlx5/mlx5_ifc.h
+++ b/include/linux/mlx5/mlx5_ifc.h
@@@ -76,6 -76,20 +76,23 @@@ enum 
  };
  
  enum {
++<<<<<<< HEAD
++=======
+ 	MLX5_GENERAL_OBJ_TYPES_CAP_UCTX = (1ULL << 4),
+ 	MLX5_GENERAL_OBJ_TYPES_CAP_UMEM = (1ULL << 5),
+ };
+ 
+ enum {
+ 	MLX5_OBJ_TYPE_UCTX = 0x0004,
+ 	MLX5_OBJ_TYPE_UMEM = 0x0005,
+ };
+ 
+ enum {
+ 	MLX5_SHARED_RESOURCE_UID = 0xffff,
+ };
+ 
+ enum {
++>>>>>>> 2acc7957dbc3 (net/mlx5: Add shared Q counter bits)
  	MLX5_CMD_OP_QUERY_HCA_CAP                 = 0x100,
  	MLX5_CMD_OP_QUERY_ADAPTER                 = 0x101,
  	MLX5_CMD_OP_INIT_HCA                      = 0x102,
* Unmerged path include/linux/mlx5/mlx5_ifc.h
