# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Homework_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/LELEC2531/Homework3 {C:/LELEC2531/Homework3/Homework_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Oct 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/Homework3" C:/LELEC2531/Homework3/Homework_3.sv 
# -- Compiling module Homework_3
# -- Compiling module taillight
# 
# Top level modules:
# 	Homework_3
# End time: 11:41:44 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/LELEC2531/Homework3/Testbench {C:/LELEC2531/Homework3/Testbench/test_homework_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Oct 09,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/Homework3/Testbench" C:/LELEC2531/Homework3/Testbench/test_homework_3.sv 
# -- Compiling module test_homework_3
# 
# Top level modules:
# 	test_homework_3
# End time: 11:41:44 on Oct 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test_homework_3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test_homework_3 
# Start time: 11:41:44 on Oct 09,2021
# Loading sv_std.std
# Loading work.test_homework_3
# Loading work.Homework_3
# Loading work.taillight
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Théo  Hostname: LAPTOP-OJ5O2TDM  ProcessID: 5756
#           Attempting to use alternate WLF file "./wlft981jan".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft981jan
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10400 ms
# End time: 11:50:22 on Oct 09,2021, Elapsed time: 0:08:38
# Errors: 0, Warnings: 2
