# Reading D:/quar/modelsim_ase/tcl/vsim/pref.tcl 
# do project1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\quar\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\quar\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/sb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sb
# 
# Top level modules:
# 	sb
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/PC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/NPC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NPC
# 
# Top level modules:
# 	NPC
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/mips.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/lb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lb
# 
# Top level modules:
# 	lb
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/IR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/GPR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/EXT.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module EXT
# 
# Top level modules:
# 	EXT
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/DM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DM
# 
# Top level modules:
# 	DM
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/rega.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rega
# 
# Top level modules:
# 	rega
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/regb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regb
# 
# Top level modules:
# 	regb
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/regaluout.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regaluout
# 
# Top level modules:
# 	regaluout
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/im_1k.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module im_1k
# 
# Top level modules:
# 	im_1k
# 
# vlog -vlog01compat -work work +incdir+D:/Desktop/project1 {D:/Desktop/project1/test.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test
# 
# Top level modules:
# 	test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test 
# Loading work.test
# Loading work.mips
# Loading work.ALU
# Loading work.Controller
# Loading work.sb
# Loading work.lb
# Loading work.DM
# Loading work.EXT
# Loading work.GPR
# Loading work.im_1k
# Loading work.NPC
# Loading work.PC
# Loading work.IR
# Loading work.rega
# Loading work.regb
# Loading work.regaluout
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: zzy  Hostname: LAPTOP-O96AQLS8  ProcessID: 12608
# 
#           Attempting to use alternate WLF file "./wlftc2r1bv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftc2r1bv
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position end  sim:/test/m1/gpr1/reggroup
add wave -position end  sim:/test/m1/gpr1/addi_overflow
add wave -position end  sim:/test/m1/pc1/curpc
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./project1_run_msim_rtl_verilog.do PAUSED at line 31
restart
restart
run
