{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574715661975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574715661986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:01:01 2019 " "Processing started: Mon Nov 25 15:01:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574715661986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715661986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715661986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574715663367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574715663368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684114 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684147 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684155 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684168 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684203 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684214 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684230 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684254 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684273 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684277 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684296 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684306 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684319 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684337 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684358 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684373 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684380 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684396 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684401 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_Instr-Behavioral " "Found design unit 1: decoDisp_Instr-Behavioral" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_Instr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684432 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_Instr " "Found entity 1: decoDisp_Instr" {  } { { "decoDisp_Instr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_Instr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodisp_regcontent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodisp_regcontent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoDisp_regContent-Behavioral " "Found design unit 1: decoDisp_regContent-Behavioral" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684447 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoDisp_regContent " "Found entity 1: decoDisp_regContent" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684448 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_divisor-Behavioral " "Found design unit 1: time_divisor-Behavioral" {  } { { "time_divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/time_divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684464 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_divisor " "Found entity 1: time_divisor" {  } { { "time_divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/time_divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_detentionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_detentionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_detentionUnit-Behavioral " "Found design unit 1: mux_detentionUnit-Behavioral" {  } { { "mux_detentionUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_detentionUnit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684470 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_detentionUnit " "Found entity 1: mux_detentionUnit" {  } { { "mux_detentionUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_detentionUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detentionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detentionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detentionUnit-Behavioral " "Found design unit 1: detentionUnit-Behavioral" {  } { { "detentionUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/detentionUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684487 ""} { "Info" "ISGN_ENTITY_NAME" "1 detentionUnit " "Found entity 1: detentionUnit" {  } { { "detentionUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/detentionUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anticipationunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anticipationunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anticipationUnit-Behavioral " "Found design unit 1: anticipationUnit-Behavioral" {  } { { "anticipationUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/anticipationUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684500 ""} { "Info" "ISGN_ENTITY_NAME" "1 anticipationUnit " "Found entity 1: anticipationUnit" {  } { { "anticipationUnit.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/anticipationUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715684500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574715684880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa3 etapa3:inst2 " "Elaborating entity \"etapa3\" for hierarchy \"etapa3:inst2\"" {  } { { "pipeline.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1392 1616 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 etapa3:inst2\|registro_1:inst100 " "Elaborating entity \"registro_1\" for hierarchy \"etapa3:inst2\|registro_1:inst100\"" {  } { { "etapa3.bdf" "inst100" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 384 1304 1496 496 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch etapa3:inst2\|branch:inst4 " "Elaborating entity \"branch\" for hierarchy \"etapa3:inst2\|branch:inst4\"" {  } { { "etapa3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 336 1032 1216 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684912 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch branch.vhd(18) " "VHDL Process Statement warning at branch.vhd(18): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684912 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch branch.vhd(18) " "Inferred latch for \"branch\" at branch.vhd(18)" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684912 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr etapa3:inst2\|ccr:inst3 " "Elaborating entity \"ccr\" for hierarchy \"etapa3:inst2\|ccr:inst3\"" {  } { { "etapa3.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 352 744 904 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684922 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(30) " "Inferred latch for \"ii\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(30) " "Inferred latch for \"hi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(30) " "Inferred latch for \"ci\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(30) " "Inferred latch for \"vi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(30) " "Inferred latch for \"zi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684928 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(30) " "Inferred latch for \"ni\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684929 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa etapa3:inst2\|upa:inst " "Elaborating entity \"upa\" for hierarchy \"etapa3:inst2\|upa:inst\"" {  } { { "etapa3.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 128 400 584 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684934 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684936 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684936 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684936 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684938 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 etapa3:inst2\|mux_1:inst1 " "Elaborating entity \"mux_1\" for hierarchy \"etapa3:inst2\|mux_1:inst1\"" {  } { { "etapa3.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 240 200 320 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715684939 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_1.vhd(13) " "VHDL Process Statement warning at mux_1.vhd(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715684939 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal mux_1.vhd(13) " "Inferred latch for \"sal\" at mux_1.vhd(13)" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715684939 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa3:inst2\|BUSMUX:inst1356 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa3:inst2\|BUSMUX:inst1356\"" {  } { { "etapa3.bdf" "inst1356" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 8 64 176 96 "inst1356" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa3:inst2\|BUSMUX:inst1356 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst1356\"" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 8 64 176 96 "inst1356" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa3:inst2\|BUSMUX:inst1356 " "Instantiated megafunction \"etapa3:inst2\|BUSMUX:inst1356\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574715685044 ""}  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 8 64 176 96 "inst1356" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574715685044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000 etapa3:inst2\|BUSMUX:inst1356 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa3:inst2\|BUSMUX:inst1356\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 8 64 176 96 "inst1356" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574715685462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j7c etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000\|mux_j7c:auto_generated " "Elaborating entity \"mux_j7c\" for hierarchy \"etapa3:inst2\|BUSMUX:inst1356\|lpm_mux:\$00000\|mux_j7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anticipationUnit etapa3:inst2\|anticipationUnit:inst1350 " "Elaborating entity \"anticipationUnit\" for hierarchy \"etapa3:inst2\|anticipationUnit:inst1350\"" {  } { { "etapa3.bdf" "inst1350" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 104 -168 24 184 "inst1350" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 etapa3:inst2\|reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"etapa3:inst2\|reg_acoplo_4:inst107\"" {  } { { "etapa3.bdf" "inst107" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 1168 1304 1512 1312 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc etapa3:inst2\|registro_pc:inst6 " "Elaborating entity \"registro_pc\" for hierarchy \"etapa3:inst2\|registro_pc:inst6\"" {  } { { "etapa3.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 272 1304 1544 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result etapa3:inst2\|mux_result:inst2 " "Elaborating entity \"mux_result\" for hierarchy \"etapa3:inst2\|mux_result:inst2\"" {  } { { "etapa3.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa3.bdf" { { 192 976 1176 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685514 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dirw mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"dirw\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685514 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datow mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"datow\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685514 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[0\] mux_result.vhd(16) " "Inferred latch for \"datow\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[1\] mux_result.vhd(16) " "Inferred latch for \"datow\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[2\] mux_result.vhd(16) " "Inferred latch for \"datow\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[3\] mux_result.vhd(16) " "Inferred latch for \"datow\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[4\] mux_result.vhd(16) " "Inferred latch for \"datow\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[5\] mux_result.vhd(16) " "Inferred latch for \"datow\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[6\] mux_result.vhd(16) " "Inferred latch for \"datow\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[7\] mux_result.vhd(16) " "Inferred latch for \"datow\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[8\] mux_result.vhd(16) " "Inferred latch for \"datow\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[9\] mux_result.vhd(16) " "Inferred latch for \"datow\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[10\] mux_result.vhd(16) " "Inferred latch for \"datow\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[11\] mux_result.vhd(16) " "Inferred latch for \"datow\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[12\] mux_result.vhd(16) " "Inferred latch for \"datow\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[13\] mux_result.vhd(16) " "Inferred latch for \"datow\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[14\] mux_result.vhd(16) " "Inferred latch for \"datow\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[15\] mux_result.vhd(16) " "Inferred latch for \"datow\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[0\] mux_result.vhd(16) " "Inferred latch for \"dirw\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[1\] mux_result.vhd(16) " "Inferred latch for \"dirw\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[2\] mux_result.vhd(16) " "Inferred latch for \"dirw\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[3\] mux_result.vhd(16) " "Inferred latch for \"dirw\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[4\] mux_result.vhd(16) " "Inferred latch for \"dirw\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[5\] mux_result.vhd(16) " "Inferred latch for \"dirw\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[6\] mux_result.vhd(16) " "Inferred latch for \"dirw\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[7\] mux_result.vhd(16) " "Inferred latch for \"dirw\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[8\] mux_result.vhd(16) " "Inferred latch for \"dirw\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[9\] mux_result.vhd(16) " "Inferred latch for \"dirw\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[10\] mux_result.vhd(16) " "Inferred latch for \"dirw\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[11\] mux_result.vhd(16) " "Inferred latch for \"dirw\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685518 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[12\] mux_result.vhd(16) " "Inferred latch for \"dirw\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685519 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[13\] mux_result.vhd(16) " "Inferred latch for \"dirw\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685519 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[14\] mux_result.vhd(16) " "Inferred latch for \"dirw\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685519 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[15\] mux_result.vhd(16) " "Inferred latch for \"dirw\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685519 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst6 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst6\"" {  } { { "pipeline.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 232 -304 -104 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(21) " "VHDL Process Statement warning at sensa_boton.vhd(21): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sensa_boton.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685577 "|pipeline|sensa_boton:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa2 etapa2:inst3 " "Elaborating entity \"etapa2\" for hierarchy \"etapa2:inst3\"" {  } { { "pipeline.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 232 728 960 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 etapa2:inst3\|reg_acoplo_3:inst10 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"etapa2:inst3\|reg_acoplo_3:inst10\"" {  } { { "etapa2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 832 1944 2168 1104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_detentionUnit etapa2:inst3\|mux_detentionUnit:inst1250 " "Elaborating entity \"mux_detentionUnit\" for hierarchy \"etapa2:inst3\|mux_detentionUnit:inst1250\"" {  } { { "etapa2.bdf" "inst1250" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 736 -400 -176 1104 "inst1250" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detentionUnit etapa2:inst3\|detentionUnit:inst11 " "Elaborating entity \"detentionUnit\" for hierarchy \"etapa2:inst3\|detentionUnit:inst11\"" {  } { { "etapa2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 1096 80 256 1208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control etapa2:inst3\|u_control:inst206 " "Elaborating entity \"u_control\" for hierarchy \"etapa2:inst3\|u_control:inst206\"" {  } { { "etapa2.bdf" "inst206" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 752 -640 -448 1088 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels1 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels1\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels2 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels2\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685631 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldato u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldato\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selsrc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selsrc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldir u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldir\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selop u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selop\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selresult u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selresult\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cadj u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cadj\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selfalgs u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selfalgs\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbranch u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selbranch\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vf u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"vf\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"memw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldirw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldirw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[0\] u_control.vhd(30) " "Inferred latch for \"seldirw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[1\] u_control.vhd(30) " "Inferred latch for \"seldirw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685640 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memw u_control.vhd(30) " "Inferred latch for \"memw\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[0\] u_control.vhd(30) " "Inferred latch for \"selregw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[1\] u_control.vhd(30) " "Inferred latch for \"selregw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[2\] u_control.vhd(30) " "Inferred latch for \"selregw\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vf u_control.vhd(30) " "Inferred latch for \"vf\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[0\] u_control.vhd(30) " "Inferred latch for \"selbranch\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[1\] u_control.vhd(30) " "Inferred latch for \"selbranch\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[2\] u_control.vhd(30) " "Inferred latch for \"selbranch\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[0\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[1\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[2\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[3\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadj u_control.vhd(30) " "Inferred latch for \"cadj\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selc u_control.vhd(30) " "Inferred latch for \"selc\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[0\] u_control.vhd(30) " "Inferred latch for \"selresult\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[1\] u_control.vhd(30) " "Inferred latch for \"selresult\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[0\] u_control.vhd(30) " "Inferred latch for \"selop\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[1\] u_control.vhd(30) " "Inferred latch for \"selop\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[2\] u_control.vhd(30) " "Inferred latch for \"selop\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[3\] u_control.vhd(30) " "Inferred latch for \"selop\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[0\] u_control.vhd(30) " "Inferred latch for \"seldir\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685641 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[1\] u_control.vhd(30) " "Inferred latch for \"seldir\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[0\] u_control.vhd(30) " "Inferred latch for \"selsrc\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[1\] u_control.vhd(30) " "Inferred latch for \"selsrc\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[2\] u_control.vhd(30) " "Inferred latch for \"selsrc\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldato u_control.vhd(30) " "Inferred latch for \"seldato\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels2 u_control.vhd(30) " "Inferred latch for \"sels2\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin u_control.vhd(30) " "Inferred latch for \"cin\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr u_control.vhd(30) " "Inferred latch for \"sr\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels1 u_control.vhd(30) " "Inferred latch for \"sels1\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[0\] u_control.vhd(30) " "Inferred latch for \"selregr\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[1\] u_control.vhd(30) " "Inferred latch for \"selregr\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[2\] u_control.vhd(30) " "Inferred latch for \"selregr\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[3\] u_control.vhd(30) " "Inferred latch for \"selregr\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685642 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros etapa2:inst3\|registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"etapa2:inst3\|registros:inst700666\"" {  } { { "etapa2.bdf" "inst700666" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 56 264 560 248 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp etapa2:inst3\|registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"etapa2:inst3\|registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw etapa2:inst3\|registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"etapa2:inst3\|registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs etapa2:inst3\|registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"etapa2:inst3\|registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/registros.bdf" { { 104 928 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685664 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685664 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685664 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] mux_regs.vhd(18) " "Inferred latch for \"D2\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685664 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] mux_regs.vhd(18) " "Inferred latch for \"D2\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] mux_regs.vhd(18) " "Inferred latch for \"D2\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] mux_regs.vhd(18) " "Inferred latch for \"D2\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] mux_regs.vhd(18) " "Inferred latch for \"D2\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] mux_regs.vhd(18) " "Inferred latch for \"D2\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] mux_regs.vhd(18) " "Inferred latch for \"D2\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] mux_regs.vhd(18) " "Inferred latch for \"D2\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] mux_regs.vhd(18) " "Inferred latch for \"D2\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] mux_regs.vhd(18) " "Inferred latch for \"D2\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] mux_regs.vhd(18) " "Inferred latch for \"D2\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] mux_regs.vhd(18) " "Inferred latch for \"D2\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] mux_regs.vhd(18) " "Inferred latch for \"D2\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] mux_regs.vhd(18) " "Inferred latch for \"D2\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] mux_regs.vhd(18) " "Inferred latch for \"D2\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] mux_regs.vhd(18) " "Inferred latch for \"D2\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] mux_regs.vhd(18) " "Inferred latch for \"D1\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] mux_regs.vhd(18) " "Inferred latch for \"D1\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] mux_regs.vhd(18) " "Inferred latch for \"D1\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] mux_regs.vhd(18) " "Inferred latch for \"D1\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] mux_regs.vhd(18) " "Inferred latch for \"D1\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] mux_regs.vhd(18) " "Inferred latch for \"D1\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] mux_regs.vhd(18) " "Inferred latch for \"D1\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] mux_regs.vhd(18) " "Inferred latch for \"D1\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685677 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] mux_regs.vhd(18) " "Inferred latch for \"D1\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] mux_regs.vhd(18) " "Inferred latch for \"D1\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] mux_regs.vhd(18) " "Inferred latch for \"D1\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] mux_regs.vhd(18) " "Inferred latch for \"D1\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] mux_regs.vhd(18) " "Inferred latch for \"D1\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] mux_regs.vhd(18) " "Inferred latch for \"D1\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] mux_regs.vhd(18) " "Inferred latch for \"D1\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] mux_regs.vhd(18) " "Inferred latch for \"D1\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685678 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir etapa2:inst3\|mux_dir:inst2 " "Elaborating entity \"mux_dir\" for hierarchy \"etapa2:inst3\|mux_dir:inst2\"" {  } { { "etapa2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 296 968 1136 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685680 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_dir.vhd(14) " "VHDL Process Statement warning at mux_dir.vhd(14): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685694 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_dir.vhd(14) " "Inferred latch for \"sal\[0\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685694 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_dir.vhd(14) " "Inferred latch for \"sal\[1\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685694 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_dir.vhd(14) " "Inferred latch for \"sal\[2\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_dir.vhd(14) " "Inferred latch for \"sal\[3\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_dir.vhd(14) " "Inferred latch for \"sal\[4\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_dir.vhd(14) " "Inferred latch for \"sal\[5\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_dir.vhd(14) " "Inferred latch for \"sal\[6\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_dir.vhd(14) " "Inferred latch for \"sal\[7\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_dir.vhd(14) " "Inferred latch for \"sal\[8\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_dir.vhd(14) " "Inferred latch for \"sal\[9\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_dir.vhd(14) " "Inferred latch for \"sal\[10\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_dir.vhd(14) " "Inferred latch for \"sal\[11\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_dir.vhd(14) " "Inferred latch for \"sal\[12\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_dir.vhd(14) " "Inferred latch for \"sal\[13\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_dir.vhd(14) " "Inferred latch for \"sal\[14\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_dir.vhd(14) " "Inferred latch for \"sal\[15\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685695 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador etapa2:inst3\|sumador:inst3 " "Elaborating entity \"sumador\" for hierarchy \"etapa2:inst3\|sumador:inst3\"" {  } { { "etapa2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 312 640 808 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685696 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res sumador.vhd(16) " "VHDL Process Statement warning at sumador.vhd(16): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sumador.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685696 "|pipeline|etapa2:inst3|sumador:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc etapa2:inst3\|mux_pc:inst201 " "Elaborating entity \"mux_pc\" for hierarchy \"etapa2:inst3\|mux_pc:inst201\"" {  } { { "etapa2.bdf" "inst201" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 112 864 1032 224 "inst201" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685701 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_pc.vhdl(13) " "VHDL Process Statement warning at mux_pc.vhdl(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685711 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[0\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685711 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[1\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685711 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[2\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[3\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[4\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[5\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[6\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[7\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[8\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[9\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[10\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[11\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[12\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[13\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[14\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[15\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685712 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw etapa2:inst3\|mux_dirw:inst6 " "Elaborating entity \"mux_dirw\" for hierarchy \"etapa2:inst3\|mux_dirw:inst6\"" {  } { { "etapa2.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 752 744 920 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src etapa2:inst3\|mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"etapa2:inst3\|mux_src:inst202\"" {  } { { "etapa2.bdf" "inst202" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 552 1600 1784 696 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685730 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP1 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP1\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685732 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP2 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP2\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685732 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[0\] mux_src.vhd(17) " "Inferred latch for \"OP2\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685732 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[1\] mux_src.vhd(17) " "Inferred latch for \"OP2\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[2\] mux_src.vhd(17) " "Inferred latch for \"OP2\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[3\] mux_src.vhd(17) " "Inferred latch for \"OP2\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[4\] mux_src.vhd(17) " "Inferred latch for \"OP2\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[5\] mux_src.vhd(17) " "Inferred latch for \"OP2\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[6\] mux_src.vhd(17) " "Inferred latch for \"OP2\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[7\] mux_src.vhd(17) " "Inferred latch for \"OP2\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[8\] mux_src.vhd(17) " "Inferred latch for \"OP2\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[9\] mux_src.vhd(17) " "Inferred latch for \"OP2\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[10\] mux_src.vhd(17) " "Inferred latch for \"OP2\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[11\] mux_src.vhd(17) " "Inferred latch for \"OP2\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[12\] mux_src.vhd(17) " "Inferred latch for \"OP2\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685735 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[13\] mux_src.vhd(17) " "Inferred latch for \"OP2\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[14\] mux_src.vhd(17) " "Inferred latch for \"OP2\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[15\] mux_src.vhd(17) " "Inferred latch for \"OP2\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[0\] mux_src.vhd(17) " "Inferred latch for \"OP1\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[1\] mux_src.vhd(17) " "Inferred latch for \"OP1\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[2\] mux_src.vhd(17) " "Inferred latch for \"OP1\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[3\] mux_src.vhd(17) " "Inferred latch for \"OP1\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[4\] mux_src.vhd(17) " "Inferred latch for \"OP1\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[5\] mux_src.vhd(17) " "Inferred latch for \"OP1\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[6\] mux_src.vhd(17) " "Inferred latch for \"OP1\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[7\] mux_src.vhd(17) " "Inferred latch for \"OP1\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[8\] mux_src.vhd(17) " "Inferred latch for \"OP1\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[9\] mux_src.vhd(17) " "Inferred latch for \"OP1\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[10\] mux_src.vhd(17) " "Inferred latch for \"OP1\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685736 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[11\] mux_src.vhd(17) " "Inferred latch for \"OP1\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685737 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[12\] mux_src.vhd(17) " "Inferred latch for \"OP1\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685737 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[13\] mux_src.vhd(17) " "Inferred latch for \"OP1\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685737 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[14\] mux_src.vhd(17) " "Inferred latch for \"OP1\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685737 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[15\] mux_src.vhd(17) " "Inferred latch for \"OP1\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685737 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos etapa2:inst3\|memoria_datos:inst200 " "Elaborating entity \"memoria_datos\" for hierarchy \"etapa2:inst3\|memoria_datos:inst200\"" {  } { { "etapa2.bdf" "inst200" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 296 1264 1464 408 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685738 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_datos.vhd(32) " "VHDL Process Statement warning at memoria_datos.vhd(32): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685745 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datos memoria_datos.vhd(29) " "VHDL Process Statement warning at memoria_datos.vhd(29): inferring latch(es) for signal or variable \"datos\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685745 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[0\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[0\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[1\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[1\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[2\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[2\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[3\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[3\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[4\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[4\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[5\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[5\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[6\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[6\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[7\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[7\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[8\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[8\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[9\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[9\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[10\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[10\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[11\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[11\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[12\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[12\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685746 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[13\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[13\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685747 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[14\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[14\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685747 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[15\] memoria_datos.vhd(29) " "Inferred latch for \"datos\[15\]\" at memoria_datos.vhd(29)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685747 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo etapa2:inst3\|ext_signo:inst " "Elaborating entity \"ext_signo\" for hierarchy \"etapa2:inst3\|ext_signo:inst\"" {  } { { "etapa2.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa2.bdf" { { 600 400 592 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685748 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida ext_signo.vhd(11) " "VHDL Process Statement warning at ext_signo.vhd(11): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574715685766 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] ext_signo.vhd(11) " "Inferred latch for \"salida\[0\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685766 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] ext_signo.vhd(11) " "Inferred latch for \"salida\[1\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685766 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] ext_signo.vhd(11) " "Inferred latch for \"salida\[2\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] ext_signo.vhd(11) " "Inferred latch for \"salida\[3\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] ext_signo.vhd(11) " "Inferred latch for \"salida\[4\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] ext_signo.vhd(11) " "Inferred latch for \"salida\[5\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] ext_signo.vhd(11) " "Inferred latch for \"salida\[6\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] ext_signo.vhd(11) " "Inferred latch for \"salida\[7\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] ext_signo.vhd(11) " "Inferred latch for \"salida\[8\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] ext_signo.vhd(11) " "Inferred latch for \"salida\[9\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] ext_signo.vhd(11) " "Inferred latch for \"salida\[10\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] ext_signo.vhd(11) " "Inferred latch for \"salida\[11\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] ext_signo.vhd(11) " "Inferred latch for \"salida\[12\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] ext_signo.vhd(11) " "Inferred latch for \"salida\[13\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] ext_signo.vhd(11) " "Inferred latch for \"salida\[14\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] ext_signo.vhd(11) " "Inferred latch for \"salida\[15\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685767 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa1 etapa1:inst " "Elaborating entity \"etapa1\" for hierarchy \"etapa1:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 280 192 416 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst etapa1:inst\|registro_inst:inst5 " "Elaborating entity \"registro_inst\" for hierarchy \"etapa1:inst\|registro_inst:inst5\"" {  } { { "etapa1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa1.bdf" { { 456 976 1224 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst etapa1:inst\|memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"etapa1:inst\|memoria_inst:inst1\"" {  } { { "etapa1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa1.bdf" { { 488 640 840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(94) " "VHDL Process Statement warning at memoria_inst.vhd(94): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_inst.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685796 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[36..50\] memoria_inst.vhd(15) " "Using initial value X (don't care) for net \"memoria\[36..50\]\" at memoria_inst.vhd(15)" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_inst.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715685796 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador etapa1:inst\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"etapa1:inst\|incrementador:inst\"" {  } { { "etapa1.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/etapa1.bdf" { { 336 592 792 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_regContent decoDisp_regContent:inst5 " "Elaborating entity \"decoDisp_regContent\" for hierarchy \"decoDisp_regContent:inst5\"" {  } { { "pipeline.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { -136 1040 1264 -24 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_selectReg decoDisp_regContent.vhd(30) " "VHDL Process Statement warning at decoDisp_regContent.vhd(30): signal \"sw_selectReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(31) " "VHDL Process Statement warning at decoDisp_regContent.vhd(31): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(32) " "VHDL Process Statement warning at decoDisp_regContent.vhd(32): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccA decoDisp_regContent.vhd(33) " "VHDL Process Statement warning at decoDisp_regContent.vhd(33): signal \"AccA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(35) " "VHDL Process Statement warning at decoDisp_regContent.vhd(35): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685828 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(36) " "VHDL Process Statement warning at decoDisp_regContent.vhd(36): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685844 "|pipeline|decoDisp_regContent:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AccB decoDisp_regContent.vhd(37) " "VHDL Process Statement warning at decoDisp_regContent.vhd(37): signal \"AccB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoDisp_regContent.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/decoDisp_regContent.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574715685844 "|pipeline|decoDisp_regContent:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoDisp_Instr decoDisp_Instr:inst4 " "Elaborating entity \"decoDisp_Instr\" for hierarchy \"decoDisp_Instr:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 800 456 688 912 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divisor time_divisor:inst7 " "Elaborating entity \"time_divisor\" for hierarchy \"time_divisor:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 152 -232 -104 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715685861 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "limite time_divisor.vhd(17) " "VHDL Variable Declaration warning at time_divisor.vhd(17): used initial value expression for variable \"limite\" because variable was never assigned a value" {  } { { "time_divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/time_divisor.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574715685861 "|pipeline|time_divisor:inst7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|memoria_datos:inst200\|datos\[1\] " "LATCH primitive \"etapa2:inst3\|memoria_datos:inst200\|datos\[1\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|memoria_datos:inst200\|datos\[0\] " "LATCH primitive \"etapa2:inst3\|memoria_datos:inst200\|datos\[0\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|memoria_datos:inst200\|datos\[3\] " "LATCH primitive \"etapa2:inst3\|memoria_datos:inst200\|datos\[3\]\" is permanently enabled" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/memoria_datos.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "etapa3:inst2\|ccr:inst3\|ii " "LATCH primitive \"etapa3:inst2\|ccr:inst3\|ii\" is permanently disabled" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574715686345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|vi " "Latch etapa3:inst2\|ccr:inst3\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687116 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[15\] " "Latch etapa3:inst2\|upa:inst\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687116 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[1\] " "Latch etapa3:inst2\|upa:inst\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[2\] " "Latch etapa3:inst2\|upa:inst\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[3\] " "Latch etapa3:inst2\|upa:inst\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[4\] " "Latch etapa3:inst2\|upa:inst\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[5\] " "Latch etapa3:inst2\|upa:inst\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[6\] " "Latch etapa3:inst2\|upa:inst\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[7\] " "Latch etapa3:inst2\|upa:inst\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[8\] " "Latch etapa3:inst2\|upa:inst\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687117 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[9\] " "Latch etapa3:inst2\|upa:inst\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[10\] " "Latch etapa3:inst2\|upa:inst\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[11\] " "Latch etapa3:inst2\|upa:inst\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[12\] " "Latch etapa3:inst2\|upa:inst\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[13\] " "Latch etapa3:inst2\|upa:inst\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[14\] " "Latch etapa3:inst2\|upa:inst\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[0\] " "Latch etapa3:inst2\|upa:inst\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[16\] " "Latch etapa3:inst2\|upa:inst\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574715687118 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574715687118 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574715687120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574715687120 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i GND " "Pin \"i\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 456 1624 1800 472 "i" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|i"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelCtrl GND " "Pin \"SelCtrl\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 592 1040 1216 608 "SelCtrl" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SelCtrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "SelD GND " "Pin \"SelD\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 608 1040 1216 624 "SelD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SelD"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[0\] VCC " "Pin \"disp1\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { -112 1264 1440 -96 "disp1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[0\] VCC " "Pin \"disp2\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { -96 1264 1440 -80 "disp2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[0\] VCC " "Pin \"disp3\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { -80 1264 1440 -64 "disp3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[0\] VCC " "Pin \"disp4\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 824 696 872 840 "disp4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[0\] VCC " "Pin \"disp5\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 840 696 872 856 "disp5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[7\] GND " "Pin \"disp6\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[6\] GND " "Pin \"disp6\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[5\] GND " "Pin \"disp6\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[4\] GND " "Pin \"disp6\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[3\] GND " "Pin \"disp6\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[2\] GND " "Pin \"disp6\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[1\] VCC " "Pin \"disp6\[1\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[0\] VCC " "Pin \"disp6\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 856 696 872 872 "disp6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|disp6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 288 1064 1250 304 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 304 1064 1250 320 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/pipeline.bdf" { { 320 1064 1250 336 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574715687245 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574715687245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574715687360 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574715688155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574715688592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574715688592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574715688716 ""} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Implemented 152 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574715688716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574715688716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574715688716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574715688757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:01:28 2019 " "Processing ended: Mon Nov 25 15:01:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574715688757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574715688757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574715688757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574715688757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574715691241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574715691252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:01:30 2019 " "Processing started: Mon Nov 25 15:01:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574715691252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574715691252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574715691252 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574715691538 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1574715691538 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1574715691538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574715691814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574715691814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574715691869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574715691973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574715691973 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574715692262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574715692272 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574715692987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574715692987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574715692999 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574715692999 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574715693002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574715693002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574715693003 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574715693003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574715693004 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 156 " "No exact pin location assignment(s) for 98 pins of 156 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574715693487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574715694669 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574715694669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574715694670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574715694671 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574715694671 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574715694678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensa_boton:inst6\|ESIGUIENTE  " "Automatically promoted node sensa_boton:inst6\|ESIGUIENTE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574715694701 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Destination node etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/reg_acoplo_3.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574715694701 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574715694701 ""}  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/sensa_boton.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574715694701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "etapa3:inst2\|upa:inst\|opres\[16\]~3  " "Automatically promoted node etapa3:inst2\|upa:inst\|opres\[16\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574715694701 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/upa.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574715694701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "etapa3:inst2\|ccr:inst3\|vi~0  " "Automatically promoted node etapa3:inst2\|ccr:inst3\|vi~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574715694701 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/ccr.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574715694701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574715695602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574715695616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574715695617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574715695618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574715695620 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574715695622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574715695622 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574715695622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574715695651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574715695651 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574715695651 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 2.5V 0 98 0 " "Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 0 input, 98 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1574715695657 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1574715695657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574715695657 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 31 29 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 25 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574715695657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1574715695657 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574715695657 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574715695953 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574715695957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574715699171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574715699346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574715699376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574715725892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574715725897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574715727518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574715730838 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574715730838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574715734368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574715734368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574715734383 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574715734751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574715734776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574715736207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574715736207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574715738289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574715740238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/output_files/pipeline.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574715740985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574715741786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:02:21 2019 " "Processing ended: Mon Nov 25 15:02:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574715741786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574715741786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574715741786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574715741786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574715743621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574715743631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:02:23 2019 " "Processing started: Mon Nov 25 15:02:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574715743631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574715743631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574715743631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574715744326 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574715747345 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574715747513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574715748704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:02:28 2019 " "Processing ended: Mon Nov 25 15:02:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574715748704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574715748704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574715748704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574715748704 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574715749537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574715750843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574715750861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:02:30 2019 " "Processing started: Mon Nov 25 15:02:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574715750861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574715750861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574715750861 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574715751174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574715752075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574715752075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752140 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574715752561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574715752585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst6\|ESIGUIENTE sensa_boton:inst6\|ESIGUIENTE " "create_clock -period 1.000 -name sensa_boton:inst6\|ESIGUIENTE sensa_boton:inst6\|ESIGUIENTE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574715752590 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574715752590 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ RELOJ " "create_clock -period 1.000 -name RELOJ RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574715752590 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574715752590 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574715752590 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715752590 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574715752591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715752591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574715752596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574715752613 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574715752619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574715752623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.023 " "Worst-case setup slack is -8.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.023            -132.055 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -8.023            -132.055 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987             -14.682 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "   -3.987             -14.682 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.253             -10.383 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -3.253             -10.383 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191            -162.923 sensa_boton:inst6\|ESIGUIENTE  " "   -2.191            -162.923 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 sensa_boton:inst6\|ESIGUIENTE  " "    0.428               0.000 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    1.033               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    1.101               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.454               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    1.454               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715752643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715752646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 RELOJ  " "   -3.000              -4.403 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -196.420 sensa_boton:inst6\|ESIGUIENTE  " "   -1.403            -196.420 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.361               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.384               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    0.419               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715752649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715752649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574715752661 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715752661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574715752665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574715752691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574715755223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715755372 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574715755463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.385 " "Worst-case setup slack is -7.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.385            -121.009 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -7.385            -121.009 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614             -13.576 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "   -3.614             -13.576 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.081              -9.678 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -3.081              -9.678 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031            -144.170 sensa_boton:inst6\|ESIGUIENTE  " "   -2.031            -144.170 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 sensa_boton:inst6\|ESIGUIENTE  " "    0.396               0.000 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.797               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    1.012               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    1.356               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715755497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715755504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 RELOJ  " "   -3.000              -4.403 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -196.420 sensa_boton:inst6\|ESIGUIENTE  " "   -1.403            -196.420 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.338               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    0.349               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.422               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574715755542 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715755542 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574715755548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715755828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574715755845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.363 " "Worst-case setup slack is -3.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.363             -53.826 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -3.363             -53.826 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252              -3.299 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "   -1.252              -3.299 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158              -2.290 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -1.158              -2.290 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589             -29.145 sensa_boton:inst6\|ESIGUIENTE  " "   -0.589             -29.145 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 sensa_boton:inst6\|ESIGUIENTE  " "    0.165               0.000 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.251               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.290               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    0.396               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715755857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574715755860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 RELOJ  " "   -3.000              -4.000 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -140.000 sensa_boton:inst6\|ESIGUIENTE  " "   -1.000            -140.000 sensa_boton:inst6\|ESIGUIENTE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.303               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\]  " "    0.329               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.425               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574715755863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574715755863 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574715755875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574715755875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574715757817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574715757818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574715757945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:02:37 2019 " "Processing ended: Mon Nov 25 15:02:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574715757945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574715757945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574715757945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574715757945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574715759617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574715759625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 15:02:39 2019 " "Processing started: Mon Nov 25 15:02:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574715759625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574715759625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574715759625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574715761001 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574715761052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vho C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/simulation/modelsim/ simulation " "Generated file pipeline.vho in folder \"C:/intelFPGA_lite/OyAC/Lab/Proyecto_Pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574715761317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574715761377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 15:02:41 2019 " "Processing ended: Mon Nov 25 15:02:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574715761377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574715761377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574715761377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574715761377 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Quartus Prime Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574715762214 ""}
