GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/synthesis/test_wrapper.v'
Compiling module 'test_wrapper'("/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/synthesis/test_wrapper.v":5)
NOTE  (EX0101) : Current top module is "test_wrapper"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input Addr_emu[2] is unused("/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/synthesis/test_wrapper.v":32)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/gwsynthesis/test_wrapper.vg" completed
[100%] Generate report file "/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/gwsynthesis/test_wrapper_syn.rpt.html" completed
GowinSynthesis finish
