,,,,,,,,,,,,,
Copyright IDEAS,,,,,Date,,,,,,,,
,,,,,,,,,,,,,
Register-Table,,,,,Authors,Amir Hasanbegovic ( IDEAS ),,,,,,,
Customer,IDEAS,,,,,Hans Kristian Otnes Berge ( IDEAS ),,,,,,,
Project-Name,NIRCA-mkII,,,,,,,,,,,,
,,,,,,,,,,,,,
Module-Name,bus_system,,,,,,,,,,,,
Num_Master,2,,,,,,,,,,,,
Bus_Width,8,,,,,,,,,,,,
Addr_Width,15,,,,,,,,,,,,
,,,,,,,,,,,,,
Reg-Name,Type,Size,Addr_min,Addr_max,Addr,Bitfield-Name,Bit,Reset,r/w,Comment,Connections,,Bits
IRQ_ENABLE,irq_reg_en,,0,,0000,,7:0,0,r/w,Interrupt & Status,,,8
IRQ_MASK_REG_0,irq_mask_reg,,1,,0001,,,,,,,,0
,,,-1,,,adc_cal_ready_mask,6,0,r/w,,i_digcore.i_bus_system.irq_mask_adc_cal_ready_s,,
,,,-1,,,adc_cal_busy_mask,5,0,r/w,,i_digcore.i_bus_system.irq_mask_adc_cal_busy_s,,
,,,-1,,,vadc_acq_ready_mask,4,0,r/w,,i_digcore.i_bus_system.irq_mask_vadc_acq_ready_s,,1
,,,-1,,,aadc_acq_ready_mask,3,0,r/w,,i_digcore.i_bus_system.irq_mask_aadc_acq_ready_s,,1
,,,-1,,,din_acq_ready_mask,2,0,r/w,,i_digcore.i_bus_system.irq_mask_din_acq_ready_s,,1
,,,-1,,,irq_seq_compare_match_mask,1,1,r/w,,i_digcore.i_bus_system.irq_mask_irq_seq_compare_match_s,,#VALUE!
,,,-1,,,irq_seq_compare_fail_mask,0,1,r/w,,i_digcore.i_bus_system.irq_mask_irq_seq_compare_fail_s,,#VALUE!
IRQ_MASK_REG_1,irq_mask_reg,,2,,0002,,,,,,,,0
,,,-2,,,irq_seq_halt_mask,7,0,r/w,Monitor IRQ Sequencer Halt,,,#VALUE!
,,,-2,,,irq_seq_reset_mask,6,0,r/w,,,,#VALUE!
,,,-2,,,irq_seq_userirq_mask,5:0,0,r/w,6 bits to send a user message from the sequencer to the master controller,,,6
IRQ_MASK_REG_2,irq_mask_reg,,3,,0003,,,,,,,,0
,,,-3,,,pirq1_mask,5,0,r/w,,i_digcore.i_bus_system.irq_mask_pirq1_s,,
,,,-3,,,pirq0_mask,4,0,r/w,,i_digcore.i_bus_system.irq_mask_pirq0_s,,
,,,-3,,,serdes_tx_ready_mask,3,0,r/w,,i_digcore.i_bus_system.irq_mask_serdes_tx_ready_s,,1
,,,-3,,,serdes_tx_busy_mask,2,0,r/w,,i_digcore.i_bus_system.irq_mask_serdes_tx_busy_s,,1
,,,-3,,,serdes_rx_ready_mask,1,0,r/w,,i_digcore.i_bus_system.irq_mask_serdes_rx_ready_s,,1
,,,-3,,,serdes_rx_busy_mask,0,0,r/w,,i_digcore.i_bus_system.irq_mask_serdes_rx_busy_s,,0
IRQ_MASK_REG_3,irq_mask_reg,,4,,0004,,,,,,,,0
,,,-4,,,irq_spi_readfifo_underflow_mask,7,0,r/w,Default value assumes value='1' masks (omits) the IRQ emision,i_digcore.i_bus_system.irq_mask_irq_spi_readfifo_underflow_s,,
,,,-4,,,irq_spi_cmdfifo_overflow_mask,6,0,r/w,Neither mask bit values inhibit the storage of the IRQ flag bit,i_digcore.i_bus_system.irq_mask_irq_spi_cmdfifo_overflow_s,,
,,,-4,,,irq_seq_stack_overflow_mask,5,0,r/w,,i_digcore.i_bus_system.irq_mask_irq_seq_stack_overflow_s,,
,,,-4,,,irq_seq_stack_underflow_mask,4,0,r/w,,i_digcore.i_bus_system.irq_mask_irq_seq_stack_underflow_s,,
,,,-4,,,irq_seq_ip_overflow_mask,3,0,r/w,,i_digcore.i_bus_system.irq_mask_irq_seq_ip_overflow_s,,
,,,-4,,,irq_iram_acorr_error_mask,2,0,r/w,instr ram auto-correct-fail,i_digcore.i_bus_system.irq_mask_irq_iram_acorr_error_s,,
,,,-4,,,irq_iram_noncorr_error_mask,1,0,r/w,instruction ram non-correctable error,i_digcore.i_bus_system.irq_mask_irq_iram_noncorr_error_s,,1
,,,-4,,,irq_iram_corr_error_mask,0,0,r/w,instruction ram correctable error,i_digcore.i_bus_system.irq_mask_irq_iram_corr_error_s,,1
IRQ_STATUS_REG_0,irq_status_reg,,5,,0005,,,,,,,,8
,,,-5,,,adc_cal_ready,6,0,r/rst,,i_digcore.i_adc.caleng.cal_ready_o,,
,,,-5,,,adc_cal_busy,5,0,r/rst,,i_digcore.i_adc.caleng.cal_busy_o,,
,,,-5,,,vadc_acq_ready,4,0,r/rst,,i_digcore.i_acq.vadc_acq_ready_o,,
,,,-5,,,aadc_acq_ready,3,0,r/rst,,i_digcore.i_acq.aadc_acq_ready_o,,
,,,-5,,,din_acq_ready,2,0,r/rst,,i_digcore.i_acq.din_acq_ready_o,,
,,,-5,,,irq_seq_compare_match,1,0,r/rst,,i_digcore.i_sequencer.mon_compare_match_o,,1
,,,-5,,,irq_seq_compare_fail,0,0,r/rst,,i_digcore.i_sequencer.mon_compare_fail_o,,0
IRQ_STATUS_REG_1,irq_status_reg,,6,,0006,,,,,,,,8
,,,-6,,,irq_seq_halt,7,0,r/rst,Monitor IRQ Sequencer Halt,i_digcore.i_spi.seq_halt_o,,1
,,,-6,,,irq_seq_reset,6,0,r/rst,Monitor IRQ Sequencer Reset ( synchr. ),i_digcore.i_spi.seq_reset_o,,1
,,,-6,,,irq_seq_userirq,5:0,0,r/rst,6 bits to send a user message from the sequencer to the master controller,i_digcore.i_sequencer.seq_userirq_o,,6
IRQ_STATUS_REG_2,irq_status_reg,,7,,0007,,,,,,,,4
,,,-7,,,pirq1,5,0,r/rst,Monitor IRQ => PIRQ1,i_digcore.i_pirq.pirq1_o,,
,,,-7,,,pirq0,4,0,r/rst,Monitor IRQ => PIRQ0,i_digcore.i_pirq.pirq0_o,,
,,,-7,,,serdes_tx_ready,3,0,r/rst,SerDes TX Ready,i_digcore.i_serdes.tx_ready_o,,
,,,-7,,,serdes_tx_busy,2,0,r/rst,SerDes TX Busy,i_digcore.i_serdes.tx_busy_o,,
,,,-7,,,serdes_rx_ready,1,0,r/rst,Serdes RX Ready,i_digcore.i_serdes.rx_ready_o,,
,,,-7,,,serdes_rx_busy,0,0,r/rst,SerDes RX Busy,i_digcore.i_serdes.rx_busy_o,,
IRQ_STATUS_REG_3,irq_status_reg,,8,,0008,,,,,RAM Error IRQs,,,4
,,,-8,,,irq_spi_readfifo_underflow,7,0,r/rst,,i_digcore.i_spi.readfifo_underflow_o,,1
,,,-8,,,irq_spi_cmdfifo_overflow,6,0,r/rst,,i_digcore.i_spi.cmdfifo_overflow_o,,1
,,,-8,,,irq_seq_stack_overflow,5,0,r/rst,,i_digcore.i_sequencer.mon_stack_overflow_o,,1
,,,-8,,,irq_seq_stack_underflow,4,0,r/rst,,i_digcore.i_sequencer.mon_stack_underflow_o,,1
,,,-8,,,irq_seq_ip_overflow,3,0,r/rst,,i_digcore.i_sequencer.mon_ip_overflow_o,,1
,,,-8,,,irq_iram_acorr_error,2,0,r/rst,instr ram auto-correct-fail,i_digcore.i_instr_ram.imem_flags_o[2],,
,,,-8,,,irq_iram_noncorr_error,1,0,r/rst,instr ram non-correctable error,i_digcore.i_instr_ram.imem_flags_o[1],,1
,,,-8,,,irq_iram_corr_error,0,0,r/rst,instruction ram correctable error,i_digcore.i_instr_ram.imem_flags_o[0],,1
# --- SERDES registers ---,,,-8,,,,,,,,,,0
serdes_start_ctrl,reg,,9,,0009,,,,,,,,
,,,-9,,,serdes_rx_start,6,0,w/pulse,RX Start -> Pulse-Register,i_digcore.i_serdes.conf_rx_start_i,,
,,,-9,,,serdes_rx_enable,5,0,r/w,Rx Enable,i_digcore.i_serdes.conf_rx_enable_i,,
,,,-9,,,serdes_rx_reset,4,0,w/pulse,RX Reset,i_digcore.i_serdes.conf_rx_reset_i,,
,,,-9,,,no_reg0,3,0,r/w,,,,
,,,-9,,,serdes_tx_start,2,0,w/pulse,TX Start -> Pulse-Register,i_digcore.i_serdes.conf_tx_start_i,,
,,,-9,,,serdes_tx_enable,1,0,r/w,TX Enable,i_digcore.i_serdes.conf_tx_enable_i,,
,,,-9,,,serdes_tx_reset,0,0,w/pulse,TX Reset,i_digcore.i_serdes.conf_tx_reset_i,,
serdes_count_ctrl,reg,,10,,000A,,,,,,,,
,,,-10,,,serdes_rx_count,6:4,7,r/w,RX Bitcount,i_digcore.i_serdes.conf_rx_count_i,,
,,,-10,,,no_reg1,3,0,r/w,,,,
,,,-10,,,serdes_tx_count,2:0,7,r/w,TX Bitcount,i_digcore.i_serdes.conf_tx_count_i,,
serdes_rx_phy_ctrl,reg,,11,,000B,,,,,,,,
,,,-11,,,serdes_rx_lsb_first,5,1,r/w,RX LSB(1)/ MSB(0)  first,i_digcore.i_serdes.conf_rx_lsb_first_i,,
,,,-11,,,serdes_rx_cpol,4,1,r/w,RX ClockPolarity,i_digcore.i_serdes.conf_rx_cpol_i,,
,,,-11,,,serdes_rx_cpha,3,1,r/w,RX ClockPhase,i_digcore.i_serdes.conf_rx_cpha_i,,
,,,-11,,,serdes_rx_halfperiod,2:0,2,r/w,RX Half Period / SERDES Clock,i_digcore.i_serdes.conf_rx_halfperiod_i,,
serdes_tx_phy_ctrl,reg,,12,,000C,,,,,,,,
,,,-12,,,serdes_tx_lsb_first,5,1,r/w,TX LSB(1)/ MSB(0)  first,i_digcore.i_serdes.conf_tx_lsb_first_i,,
,,,-12,,,serdes_tx_cpol,4,1,r/w,TX ClockPolarity,i_digcore.i_serdes.conf_tx_cpol_i,,
,,,-12,,,serdes_tx_cpha,3,1,r/w,TX ClockPhase,i_digcore.i_serdes.conf_tx_cpha_i,,
,,,-12,,,serdes_tx_halfperiod,2:0,2,r/w,TX Half Period / SERDES Clock,i_digcore.i_serdes.conf_tx_halfperiod_i,,
serdes_rx_data,reg,,13,,000D,,7:0,0,r,RX Data,i_digcore.i_serdes.rx_data_o,,
serdes_tx_data,reg,,14,,000E,,7:0,0,r/w,TX Data,i_digcore.i_serdes.conf_tx_data_i,,
# --- Sequencer registers ---,,,-14,,,,,,,,,,0
seq_irq0_mask,reg,,15,,000F,,7:0,0,r/w,Bus IRQ 0 Mask for Sequencer,i_digcore.i_sequencer.conf_irq0_mask_i,,
seq_irq1_mask,reg,,16,,0010,,7:0,0,r/w,Bus IRQ 1 Mask for Sequencer,i_digcore.i_sequencer.conf_irq1_mask_i,,
seq_irq2_mask,reg,,17,,0011,,7:0,0,r/w,Bus IRQ 2 Mask for Sequencer,i_digcore.i_sequencer.conf_irq2_mask_i,,
seq_irq3_mask,reg,,18,,0012,,7:0,0,r/w,Bus IRQ 3 Mask for Sequencer,i_digcore.i_sequencer.conf_irq3_mask_i,,
seq_irq_isr_mask,reg,,19,,0013,,5:0,0,r/w,ISR Mask selecting the IRQ Sources ( see Spec),i_digcore.i_sequencer.conf_irq_isr_mask_i,,
seq_irq_jump_mask,reg,,20,,0014,,5:0,0,r/w,JUMPI Mask selecting the IRQ Sources ( see Spec),i_digcore.i_sequencer.conf_irq_jump_mask_i,,
seq_irq_wait_mask,reg,,21,,0015,,5:0,0,r/w,Wait4IRQ Mask selecting the IRQ Sources ( see Spec),i_digcore.i_sequencer.conf_irq_wait_mask_i,,
seq_sync_count,reg,,22,,0016,,7:0,0,r/w,Sync Counter Load value for Sequencer,i_digcore.i_sequencer.conf_seq_sync_count_i,,8
seq_cmp_source,reg,,23,,0017,,5:0,0,r/w,Source selection for compare operation,i_digcore.i_sequencer.conf_seq_cmp_source_i,,6
seq_cmp_reg,reg,,24,,0018,,7:0,0,r/w,Compare Value Register for JUMPC,i_digcore.i_sequencer.conf_seq_cmp_reg_i,,8
seq_cmp_mask,reg,,25,,0019,,7:0,0,r/w,Compare Mask Register for JUMPC,i_digcore.i_sequencer.conf_seq_cmp_mask_i,,8
seq_isr_lo,reg,,26,,001A,,7:0,0,r/w,Sequencer ISR Start Adress [7:0],i_digcore.i_sequencer.conf_seq_isr_lo_i,,
seq_isr_hi,reg,,27,,001B,,2:0,0,r/w,Sequencer ISR Start Adress [10:8],i_digcore.i_sequencer.conf_seq_isr_hi_i,,
seq_clockvec_mask,reg,,28,,001C,,7:0,0,r/w,,i_digcore.i_sequencer.conf_seq_clockvec_mask_i,,
seq_clockvec_val,reg,,29,,001D,,7:0,0,r/w,,i_digcore.i_sequencer.conf_seq_clockvec_val_i,,
# --- PIRQ Configuration -----,,,-29,,,,,,,,,,
pirq0_ctrl,reg,,30,,001E,,,,,,,,
,,,-30,,,pirq0_mode,5:4,2,r/w,PIRQ-Mode 0=direct / 1=sync-1 cycle / 2=sync-2-cycle,i_digcore.i_pirq.conf_pirq0_mode_i,,
,,,-30,,,no_reg2,3,0,r/w,,,,
,,,-30,,,pirq0_debounce,2,0,r/w,Debounce Mode (3 cycles ) / Input depends on Mode,i_digcore.i_pirq.conf_pirq0_debounce_i,,
,,,-30,,,pirq0_polarity,1,1,r/w,PIRQ active Polarity,i_digcore.i_pirq.conf_pirq0_polarity_i,,
,,,-30,,,pirq0_enable,0,0,r/w,PIRQ Enable,i_digcore.i_pirq.conf_pirq0_enable_i,,
pirq1_ctrl,reg,,31,,001F,,,,,,,,
,,,-31,,,pirq1_mode,5:4,2,r/w,PIRQ-Mode 0=direct / 1=sync-1 cycle / 2=sync-2-cycle,i_digcore.i_pirq.conf_pirq1_mode_i,,
,,,-31,,,no_reg3,3,0,r/w,,,,
,,,-31,,,pirq1_debounce,2,0,r/w,Debounce Mode (3 cycles ) / Input depends on Mode,i_digcore.i_pirq.conf_pirq1_debounce_i,,
,,,-31,,,pirq1_polarity,1,1,r/w,PIRQ active Polarity,i_digcore.i_pirq.conf_pirq1_polarity_i,,
,,,-31,,,pirq1_enable,0,0,r/w,PIRQ Enable,i_digcore.i_pirq.conf_pirq1_enable_i,,
# --- TX Configuration -----,,,-31,,,,,,,,,,
tx_ctrl,reg,,32,,0020,,,,,Control for all channels,,,
,,,-32,,,tx_clkpad_en_n,6,1,r/w,Enable TX Clock Pad,i_padring.conf_tx_clkpad_en_n_i,,
,,,-32,,,tx_clk_en,5,0,r/w,Enable the TX clock,i_digcore.i_test_reset.conf_tx_clk_en_i,,
,,,-32,,,tx_aadc_addside,4,1,r/w,Add 2bit Selection to AADC data[15:14],i_digcore.i_tx.conf_tx_aadc_addside_i,,
,,,-32,,,tx_vadc_addsync,3,1,r/w,Add 2bit ( Frame+LineSync) to VADC data[15:14],i_digcore.i_tx.conf_tx_vadc_addsync_i,,
,,,-32,,,tx_crc,2,0,r/w,Add CRC to Frame Header ( and after EOF ),i_digcore.i_tx.conf_tx_crc_i,,
,,,-32,,,tx_eof,1,1,r/w,Send EOF at end of Frame,i_digcore.i_tx.conf_tx_eof_i,,
,,,-32,,,tx_learn,0,0,r/w,Send Learning Pattern instead of frame or IDLE,i_digcore.i_tx.conf_tx_learn_i,,
tx_pattern_sof,reg,,33,,0021,,7:0,4,r/w,Start Of Frame Code,i_digcore.i_tx.conf_tx_pattern_sof_i,,
tx_pattern_eof,reg,,34,,0022,,7:0,3,r/w,End Of Frame Code,i_digcore.i_tx.conf_tx_pattern_eof_i,,
tx_pattern_skip,reg,,35,,0023,,7:0,2,r/w,Skip Data Code,i_digcore.i_tx.conf_tx_pattern_skip_i,,
tx_pattern_learn,reg,,36,,0024,,7:0,1,r/w,Learn Pattern,i_digcore.i_tx.conf_tx_pattern_learn_i,,
tx_lvds_biasmodule,reg,,37,,0025,,,,,,,,
,,,-37,,,biasmodule_sel_vref_ext,1,1,r/w,"Common mode voltage sel (1=int BGR, 0 = int Biasmodule)",i_padring.conf_biasmodule_sel_vref_ext_i,,
,,,-37,,,biasmodule_enable_n,0,1,r/w,Enable LVDS biasmodule,i_padring.conf_biasmodule_enable_n_i,,
tx_ch7_0_en,reg,,38,,0026,,7:0,0,r/w,Enable Channel 0->7 / Channel independent,i_digcore.i_tx.conf_tx_en_i[7:0],,
tx_ch7_0_rst,reg,,39,,0027,,7:0,0,w/pulse,Reset Channel 0->7 / Channel independent / Pulse,i_digcore.i_tx.conf_tx_rst_i[7:0],,
tx_ch7_0_start,reg,,40,,0028,,7:0,0,w/pulse,Start new Frame on Channel 0->7 / independent / Pulse,i_digcore.i_tx.conf_tx_start_i[7:0],,
tx_ch7_0_stop,reg,,41,,0029,,7:0,0,w/pulse,Stop Frame Channel 0->7 / Independent / Pulse,i_digcore.i_tx.conf_tx_stop_i[7:0],,
tx_ch3_0_ft,reg,,42,,002A,,,,,,,,
,,,-42,,,tx3_ft,7:6,0,r/w,Frame Type (see Spec) / Channel 3,i_digcore.i_tx.conf_tx3_ft_i,,
,,,-42,,,tx2_ft,5:4,0,r/w,Frame Type (see Spec) / Channel 2,i_digcore.i_tx.conf_tx2_ft_i,,
,,,-42,,,tx1_ft,3:2,0,r/w,Frame Type (see Spec) / Channel 1,i_digcore.i_tx.conf_tx1_ft_i,,
,,,-42,,,tx0_ft,1:0,0,r/w,Frame Type (see Spec) / Channel 0,i_digcore.i_tx.conf_tx0_ft_i,,
tx_ch7_4_ft,reg,,43,,002B,,,,,,,,
,,,-43,,,tx7_ft,7:6,0,r/w,Frame Type (see Spec) / Channel 7,i_digcore.i_tx.conf_tx7_ft_i,,
,,,-43,,,tx6_ft,5:4,0,r/w,Frame Type (see Spec) / Channel 6,i_digcore.i_tx.conf_tx6_ft_i,,
,,,-43,,,tx5_ft,3:2,0,r/w,Frame Type (see Spec) / Channel 5,i_digcore.i_tx.conf_tx5_ft_i,,
,,,-43,,,tx4_ft,1:0,0,r/w,Frame Type (see Spec) / Channel 4,i_digcore.i_tx.conf_tx4_ft_i,,
tx_ch8_ctrl,reg,,44,,002C,,,,,,,,
,,,-44,,,tx8_ft,5:4,0,r/w,Frame Type (see Spec) / Channel 8,i_digcore.i_tx.conf_tx8_ft_i,,
,,,-44,,,tx8_stop,3,0,w/pulse,Stop Frame Channel 8  / Pulse,i_digcore.i_tx.conf_tx_stop_i[8:8],,
,,,-44,,,tx8_start,2,0,w/pulse,Start new Frame on Channel 8 / Pulse,i_digcore.i_tx.conf_tx_start_i[8:8],,
,,,-44,,,tx8_rst,1,0,w/pulse,Reset Channel 8 / Pulse,i_digcore.i_tx.conf_tx_rst_i[8:8],,
,,,-44,,,tx8_en,0,0,r/w,Enable Channel 8,i_digcore.i_tx.conf_tx_en_i[8:8],,
tx_ch0_source_0,reg,,45,,002D,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx0_source_i[7:0],,
tx_ch0_source_1,reg,,46,,002E,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx0_source_i[11:8],,
tx_ch1_source_0,reg,,47,,002F,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx1_source_i[7:0],,
tx_ch1_source_1,reg,,48,,0030,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx1_source_i[11:8],,
tx_ch2_source_0,reg,,49,,0031,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx2_source_i[7:0],,
tx_ch2_source_1,reg,,50,,0032,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx2_source_i[11:8],,
tx_ch3_source_0,reg,,51,,0033,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx3_source_i[7:0],,
tx_ch3_source_1,reg,,52,,0034,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx3_source_i[11:8],,
tx_ch4_source_0,reg,,53,,0035,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx4_source_i[7:0],,
tx_ch4_source_1,reg,,54,,0036,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx4_source_i[11:8],,
tx_ch5_source_0,reg,,55,,0037,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx5_source_i[7:0],,
tx_ch5_source_1,reg,,56,,0038,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx5_source_i[11:8],,
tx_ch6_source_0,reg,,57,,0039,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx6_source_i[7:0],,
tx_ch6_source_1,reg,,58,,003A,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx6_source_i[11:8],,
tx_ch7_source_0,reg,,59,,003B,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx7_source_i[7:0],,
tx_ch7_source_1,reg,,60,,003C,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx7_source_i[11:8],,
tx_ch8_source_0,reg,,61,,003D,,7:0,0,r/w,Source for TX Frames ( see spec ) [7:0],i_digcore.i_tx.conf_tx8_source_i[7:0],,
tx_ch8_source_1,reg,,62,,003E,,3:0,0,r/w,Source for TX Frames ( see spec ) [11:8],i_digcore.i_tx.conf_tx8_source_i[11:8],,
tx_data_reg0_0,reg,,63,,003F,,7:0,0,r/w,TX Data Reg0 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg0_i[7:0],,
tx_data_reg0_1,reg,,64,,0040,,7:0,0,r/w,TX Data Reg0 [15:8]  to be passed to TX Frames,i_digcore.i_tx.reg0_i[15:8],,
tx_data_reg1_0,reg,,65,,0041,,7:0,0,r/w,TX Data Reg1 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg1_i[7:0],,
tx_data_reg1_1,reg,,66,,0042,,7:0,0,r/w,TX Data Reg1 [15:8]  to be passed to TX Frames,i_digcore.i_tx.reg1_i[15:8],,
tx_data_reg2_0,reg,,67,,0043,,7:0,0,r/w,TX Data Reg2 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg2_i[7:0],,
tx_data_reg2_1,reg,,68,,0044,,7:0,0,r/w,TX Data Reg2 [15:8]  to be passed to TX Frames,i_digcore.i_tx.reg2_i[15:8],,
tx_data_reg3_0,reg,,69,,0045,,7:0,0,r/w,TX Data Reg3 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg3_i[7:0],,
tx_data_reg3_1,reg,,70,,0046,,7:0,0,r/w,TX Data Reg3 [15:8]  to be passed to TX Frames,i_digcore.i_tx.reg3_i[15:8],,
tx_data_reg4,reg,,71,,0047,,7:0,0,r/w,TX Data Reg4 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg4_i,,
tx_data_reg5,reg,,72,,0048,,7:0,0,r/w,TX Data Reg5 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg5_i,,
tx_data_reg6,reg,,73,,0049,,7:0,0,r/w,TX Data Reg6 [7:0]  to be passed to TX Frames,i_digcore.i_tx.reg6_i,,
# --- Cont ClkGen ---,,,-73,,,,,,,,,,0
cck_cntrl0,reg,,74,,004A,,,,,Configuration/control for Cont. Clock Gen,,,0
,,,-74,,,cckn_reset_pol,4,1,r/w,CCKN output state during reset,i_digcore.i_cckgen.conf_cckn_reset_pol_i,,0
,,,-74,,,cck_reset_pol,3,1,r/w,CCK output state during reset,i_digcore.i_cckgen.conf_cck_reset_pol_i,,
,,,-74,,,cck_stop,2,0,r/w,CCK Stop >> will go to IDLE mode with next Sync,i_digcore.i_cckgen.conf_cck_stop_i,,
,,,-74,,,cck_enable,1,0,r/w,CCK Enable(1) / Disable(0) >> will go to IDLE immediatley,i_digcore.i_cckgen.conf_cck_enable_i,,
,,,-74,,,cck_reset,0,0,w/pulse,Reset-Pulse,i_digcore.i_cckgen.conf_cck_reset_i,,
cck_cntrl1,reg,,75,,004B,,,,,,,,
,,,-75,,,cck_use_seq_gate,6,0,r/w,Gate on Sequencer DOUT[7],i_digcore.i_cckgen.conf_cck_use_seq_gate_i,,
,,,-75,,,cckn_use_seq_gate,5,0,r/w,Gate on Sequencer DOUT[7],i_digcore.i_cckgen.conf_cckn_use_seq_gate_i,,
,,,-75,,,cck_seq_gate_func,4,0,r/w,Gate Function 0=OR / 1=AND,i_digcore.i_cckgen.conf_cck_seq_gate_func_i,,
,,,-75,,,cckn_seq_gate_func,3,0,r/w,Gate Function 0=OR / 1=AND,i_digcore.i_cckgen.conf_cckn_seq_gate_func_i,,
,,,-75,,,cckn_seq_gate_invert,2,0,r/w,Invert Sequencer Gate for CCKN,i_digcore.i_cckgen.conf_cckn_seq_gate_invert_i,,
,,,-75,,,cck_cmd_delay,1:0,0,r/w,Delay ( cycles ) between command and action,i_digcore.i_cckgen.conf_cck_cmd_delay_i,,
cck_cntrl2,reg,,76,,004C,,,,,,,,0
,,,-76,,,cck_use_acq_sync,5,0,r/w,Synchronize on VACQ Start,i_digcore.i_cckgen.conf_cck_use_acq_sync_i,,
,,,-76,,,cck_use_seq_sync,4,0,r/w,Synchronize on Sequencer Start  REG6(SFR)[4],i_digcore.i_cckgen.conf_cck_use_seq_sync_i,,
,,,-76,,,cck_halt_on_seq_halt,3,0,r/w,Halt on Sequencer Halt ( will halt the CCK >> can continue),i_digcore.i_cckgen.conf_halt_on_seq_halt_i,,
,,,-76,,,cck_halt_on_seq_busy,2,0,r/w,Halt on Sequencer BUSY ( DisAckn of Sequencer-Bus-Action etc. ==> see Spec),i_digcore.i_cckgen.conf_halt_on_seq_busy_i,,
,,,-76,,,cck_halt_on_seq_pirq,1,0,r/w,Halt during active PIRQ ( 0 OR 1),i_digcore.i_cckgen.conf_halt_on_seq_pirq_i,,
,,,-76,,,cck_halt_on_seq_wait,0,0,r/w,Halt while Sequencer is in WAIT state,i_digcore.i_cckgen.conf_halt_on_seq_wait_i,,
cck_cnt_phase1,reg,,77,,004D,,7:0,10,r/w,(Number of cycles – 1) in phase 1 (High if cck_invert_clock=,i_digcore.i_cckgen.conf_cck_cnt_phase1_i,,8
cck_cnt_phase2,reg,,78,,004E,,7:0,10,r/w,(Number of cycles - 1) in phase 2 (Low if cck_invert_clock=0),i_digcore.i_cckgen.conf_cck_cnt_phase2_i,,8
# --- TX Clock Based Sensor Clock Shift ---,,,-78,,,,,,,,,,
cck_sensor_ctrl,reg,,79,,004F,,,,,,,,
,,,-79,,,cck_sensor_rowcol_clk_mode,3,0,r/w,ACQ becomes RowClock / ACQ&&Sens-Clock = Col-Clock,i_digcore.i_cckgen.conf_cck_sensor_rowcol_clk_mode_i,,
,,,-79,,,cck_sensor_sensdelay,2,0,r/w,Sens Delay for TX clock based SensorClockShift,i_digcore.i_cckgen.conf_cck_sensor_sensdelay_i,,
,,,-79,,,cck_sensor_clk_mode,1:0,0,r/w,SensorClockShift Mode 00=OFF/10=Fixed/11=Measured,i_digcore.i_cckgen.conf_cck_sensor_clk_mode_i,,
cck_sensor_delay,reg,,80,,0050,,7:0,0,r/w,SensorClockShift – Programmed timeshi,i_digcore.i_cckgen.conf_cck_sensor_delay_i,,
cck_sensor_delay_mon,reg,,81,,0051,,7:0,0,r,Monitoring of actual used timeshift,i_digcore.i_cckgen.cck_sensor_delay_mon_o,,
cck_sensor_period,reg,,82,,0052,,7:0,19,r/w,Period of Sensor Clock ( in TX-cycles) –,i_digcore.i_cckgen.conf_cck_sensor_period_i,,
# --- DIN Sampling Control ---,,,-82,,,,,,,,,,0
din_smp_cntrl,reg,,83,,0053,,,,,Configuration/control for DIN sampler,,,0
,,,-83,,,din_smp_acq,4,0,w/pulse,Write '1' to acquire sample of DIN.,i_digcore.i_din_sampler.conf_din_smp_acq_i,,1
,,,-83,,,no_reg4,3:2,0,r/w,,,,
,,,-83,,,din_smp_autotrig_en,1,0,r/w,1 = Starts the autotrigger,i_digcore.i_din_sampler.conf_din_smp_autotrig_en_i,,1
,,,-83,,,din_smp_debounce_sel,0,0,r/w,Immediate(0) or debounced & delayed DIN sampling.,i_digcore.i_din_sampler.conf_din_smp_debounce_sel_i,,0
din_smp_value,reg,,84,,0054,,7:0,0,r,DIN sampler value,i_digcore.i_din_sampler.din_smp_value_o,,8
din_direct_input,,,85,,0055,,7:0,0,r,DIN direct input,i_digcore.roic_data_i,,8
# --- Acquistion Control ---,,,-85,,,,,,,,,,0
acq_vadc_ctrl0,reg,,86,,0056,,,,,,,,
,,,-86,,,acq_vadc_reset,4,0,w/pulse,ACQ VideoADC Reset Pulse (for count & frames ),i_digcore.i_acq.conf_vadc_reset_i,,
,,,-86,,,acq_vadc_source,3:2,0,r/w,ACQ VADC Source 00=Ext/01=BusReg/10=ACQ-Vec/11=Seq,i_digcore.i_acq.conf_vadc_source_i,,
,,,-86,,,acq_vadc_mode,1:0,0,r/w,Mode: 00=Immediate/01=withValid/10=Frame/11=Delayed,i_digcore.i_acq.conf_vadc_mode_i,,
acq_vadc_ctrl1,reg,,87,,0057,,,,,,,,
,,,-87,,,acq_vadc_delay_adcacq,5,0,r/w,Delay the ACQ to use original ACQ as Row-Clock,i_digcore.i_acq.conf_vadc_delay_adcacq_i,,
,,,-87,,,acq_vadc_count,4,0,r/w,Count only ( also when not generating frames ),i_digcore.i_acq.conf_vadc_count_i,,
,,,-87,,,acq_vadc_valid_active,3,0,r/w,Active valid polarity ( valid comes from sensor ),i_digcore.i_acq.conf_vadc_valid_active_i,,
,,,-87,,,acq_vadc_valid_gate,2,0,r/w,Gate ACQ with Valid,i_digcore.i_acq.conf_vadc_valid_gate_i,,
,,,-87,,,acq_vadc_pass_valid,1,0,r/w,Pass Valid to SideChannel ( not generate Syncs ),i_digcore.i_acq.conf_vadc_pass_valid_i,,
,,,-87,,,acq_vadc_gensync,0,0,r/w,Use in ACQ generated Sync Signals,i_digcore.i_acq.conf_vadc_gensync_i,,
acq_vadc_vec_en,reg,,88,,0058,,7:0,0,r/w,Vector-Enable-Mask for starting ACQ,i_digcore.i_acq.conf_vadc_vec_en_i,,
acq_vadc_en0,reg,,89,,0059,,7:0,0,r/w,Enable VADC ACQ for Video Channel 0..7,i_digcore.i_acq.conf_vadc_en_i[7:0],,
acq_vadc_en1,reg,,90,,005A,,7:0,0,r/w,Enable VADC ACQ for Video Channel 8..15,i_digcore.i_acq.conf_vadc_en_i[15:8],,
acq_vadc_acq,reg,,91,,005B,,7:0,0,w/pulse,"ACQ Pulse for TX channels (0=0/1, 1=2/3, ... 7=14/15)",i_digcore.i_acq.conf_vadc_acq_i,,
acq_vadc_lines0,reg,,92,,005C,,7:0,0,r/w,Number of lines per Video Frame [7:0],i_digcore.i_acq.conf_vadc_lines_i[7:0],,
acq_vadc_lines1,reg,,93,,005D,,7:0,0,r/w,Number of lines per Video Frame [15:8],i_digcore.i_acq.conf_vadc_lines_i[15:8],,
acq_vadc_columns0,reg,,94,,005E,,7:0,0,r/w,Number of columns per Video Frame [7:0],i_digcore.i_acq.conf_vadc_columns_i[7:0],,
acq_vadc_columns1,reg,,95,,005F,,7:0,0,r/w,Number of columns per Video Frame [15:8],i_digcore.i_acq.conf_vadc_columns_i[15:8],,
acq_vadc_frames0,reg,,96,,0060,,7:0,0,r/w,Number of Video Frames [7:0],i_digcore.i_acq.conf_vadc_frames_i[7:0],,
acq_vadc_frames1,reg,,97,,0061,,7:0,0,r/w,Number of Video Frames [15:8],i_digcore.i_acq.conf_vadc_frames_i[15:8],,
acq_vadc_delay,reg,,98,,0062,,7:0,0,r/w,Delay of VADC ACQ Start,i_digcore.i_acq.conf_vadc_delay_i,,
acq_vadc_period,reg,,99,,0063,,7:0,0,r/w,Period of ACQ ( can be slower than ADC clock ),i_digcore.i_acq.conf_vadc_period_i,,
acq_aadc_ctrl,reg,,100,,0064,,,,,,,,
,,,-100,,,acq_aadc_reset,7,0,w/pulse,ACQ AUX ADC Reset Pulse (for count & frames ),i_digcore.i_acq.conf_aadc_reset_i,,
,,,-100,,,acq_aadc_acq,6,0,w/pulse,ACQ Pulse for AADC,i_digcore.i_acq.conf_aadc_acq_i,,
,,,-100,,,acq_aadc_count,5,0,r/w,Count only ( also when not generating frames ),i_digcore.i_acq.conf_aadc_count_i,,
,,,-100,,,acq_aadc_en,4,0,r/w,Enable AADC ACQ,i_digcore.i_acq.conf_aadc_en_i,,
,,,-100,,,acq_aadc_source,3:2,0,r/w,ACQ AADC Source 00=Ext/01=BusReg/10=ACQ-Vec/11=Seq,i_digcore.i_acq.conf_aadc_source_i,,
,,,-100,,,acq_aadc_mode,1:0,0,r/w,Mode: 00=Immediate/10=Frame/11=Delayed,i_digcore.i_acq.conf_aadc_mode_i,,
acq_aadc_vec_en,reg,,101,,0065,,7:0,0,r/w,Vector-Enable-Mask for starting ACQ,i_digcore.i_acq.conf_aadc_vec_en_i,,
acq_aadc_loops0,reg,,102,,0066,,7:0,0,r/w,Number of Samples to be acquired[7:0],i_digcore.i_acq.conf_aadc_loops_i[7:0],,
acq_aadc_loops1,reg,,103,,0067,,7:0,0,r/w,Number of Samples to be acquired[15:8],i_digcore.i_acq.conf_aadc_loops_i[15:8],,
acq_aadc_delay,reg,,104,,0068,,7:0,0,r/w,Delay of AADC ACQ Start,i_digcore.i_acq.conf_aadc_delay_i,,
acq_aadc_period,reg,,105,,0069,,7:0,0,r/w,Period of ACQ ( can be slower than ADC clock ),i_digcore.i_acq.conf_aadc_period_i,,
acq_din_ctrl,reg,,106,,006A,,,,,,,,
,,,-106,,,acq_din_reset,7,0,w/pulse,ACQ AUX ADC Reset Pulse (for count & frames ),i_digcore.i_acq.conf_aadc_reset_i,,
,,,-106,,,acq_din_acq,6,0,w/pulse,ACQ Pulse for DIN,i_digcore.i_acq.conf_din_acq_i,,
,,,-106,,,no_reg5,5,0,r/w,Count only ( also when not generating frames ),i_digcore.i_acq.conf_din_count_i,,
,,,-106,,,acq_din_en,4,0,r/w,Enable DIN ACQ,i_digcore.i_acq.conf_din_en_i,,
,,,-106,,,acq_din_source,3:2,0,r/w,ACQ DIN Source 00=Ext/01=BusReg/10=ACQ-Vec/11=Seq,i_digcore.i_acq.conf_din_source_i,,
,,,-106,,,acq_din_mode,1:0,0,r/w,Mode: 00=Immediate/10=Frame/11=Delayed,i_digcore.i_acq.conf_din_mode_i,,
acq_din_vec_en,reg,,107,,006B,,7:0,0,r/w,Vector-Enable-Mask for starting ACQ,i_digcore.i_acq.conf_din_vec_en_i,,
acq_din_loops0,reg,,108,,006C,,7:0,0,r/w,Number of Samples to be acquired[7:0],i_digcore.i_acq.conf_din_loops_i[7:0],,
acq_din_loops1,reg,,109,,006D,,7:0,0,r/w,Number of Samples to be acquired[15:8],i_digcore.i_acq.conf_din_loops_i[15:8],,
acq_din_delay,reg,,110,,006E,,7:0,0,r/w,Delay of DIN ACQ Start,i_digcore.i_acq.conf_din_delay_i,,
acq_din_period,reg,,111,,006F,,7:0,0,r/w,Period of DIN ( can be slower than ADC clock ),i_digcore.i_acq.conf_din_period_i,,
acq_vadc_line_num0,reg,,112,,0070,,7:0,0,r,Current Line Number VADC[7:0],i_digcore.i_acq.vadc_line_num_o[7:0],,
acq_vadc_line_num1,reg,,113,,0071,,7:0,0,r,Current Line Number VADC[15:8],i_digcore.i_acq.vadc_line_num_o[15:8],,
acq_vadc_frame_num0,reg,,114,,0072,,7:0,0,r,Current Frame Number VADC[7:0],i_digcore.i_acq.vadc_frame_num_o[7:0],,
acq_vadc_frame_num1,reg,,115,,0073,,7:0,0,r,Current Frame Number VADC[15:8],i_digcore.i_acq.vadc_frame_num_o[15:8],,
acq_aadc_loop_num0,reg,,116,,0074,,7:0,0,r,Current Sample(Loop) Number AADC[7:0],i_digcore.i_acq.aadc_loop_num_o[7:0],,
acq_aadc_loop_num1,reg,,117,,0075,,7:0,0,r,Current Sample(Loop) Number AADC[15:8],i_digcore.i_acq.aadc_loop_num_o[15:8],,
acq_din_loop_num0,reg,,118,,0076,,7:0,0,r,Current Sample(Loop) Number DIN [7:0],i_digcore.i_acq.din_loop_num_o[7:0],,
acq_din_loop_num1,reg,,119,,0077,,7:0,0,r,Current Sample(Loop) Number DIN [15:8],i_digcore.i_acq.din_loop_num_o[15:8],,
# ----------- Registers for ADC Clock Control ----------,,,-119,,,,,,,,,,
vadc_clk_vecsel,reg,,120,,0078,,,,,,,,
,,,-120,,,vadc_clk_vecsel_valid,6:4,0,r/w,Bit Select for VADC Clock Valid ( in Sequencer DOUT Vector),i_digcore.i_test_reset.conf_vadc_clk_vecsel_valid_i,,
,,,-120,,,no_reg6,3,0,r/w,,,,
,,,-120,,,vadc_clk_vecsel_clk,2:0,0,r/w,Bit Select for VADC Clock,i_digcore.i_test_reset.conf_vadc_clk_vecsel_clk_i,,
aadc_clk_vecsel,reg,,121,,0079,,,,,,,,
,,,-121,,,aadc_clk_vecsel_valid,6:4,0,r/w,Bit Select for AADC Clock Valid ( in Sequencer DOUT Vector),i_digcore.i_test_reset.conf_aadc_clk_vecsel_valid_i,,
,,,-121,,,no_reg7,3,0,r/w,,,,
,,,-121,,,aadc_clk_vecsel_clk,2:0,0,r/w,Bit Select for AADC Clock,i_digcore.i_test_reset.conf_aadc_clk_vecsel_clk_i,,
adc_clk_div,reg,,122,,007A,,,,,,,,
,,,-122,,,vadc_genclk_div,6:4,0,r/w,Divider for VADC Clock Generation,i_digcore.i_test_reset.conf_vadc_genclk_div_i,,
,,,-122,,,no_reg8,3,0,r/w,,,,
,,,-122,,,aadc_genclk_div,2:0,0,r/w,Divider for AADC Clock Generation,i_digcore.i_test_reset.conf_aadc_genclk_div_i,,
adc_clk_ctrl,reg,,123,,007B,,,,,,,,
,,,-123,,,vadc_clk_src,6:5,0,r/w,Source : 00=SysClock/01=divided SysClk/10=SeqVector/11=nc,i_digcore.i_test_reset.conf_vadc_clk_src_i,,
,,,-123,,,vadc_clk_en,4,0,r/w,Enable of VADC Clock Out,i_digcore.i_test_reset.conf_vadc_clk_en_i,,
,,,-123,,,no_reg9,3,0,r/w,,,,
,,,-123,,,aadc_clk_src,2:1,0,r/w,Source : 00=SysClock/01=divided SysClk/10=SeqVector/11=nc,i_digcore.i_test_reset.conf_aadc_clk_src_i,,
,,,-123,,,aadc_clk_en,0,0,r/w,Enable of AADC Clock Out,i_digcore.i_test_reset.conf_aadc_clk_en_i,,
# ----------- ADC Registers ----------,,,-123,,,,,,,,,,
adc_ctrl,reg,,124,,007C,,,,,,,,
,,,-124,,,vadc_dig_gain_2x,3,0,r/w,,i_digcore.i_adc.conf_vadc_dig_gain_2x_i,,
,,,-124,,,aadc_dig_gain_2x,2,0,r/w,,i_digcore.i_adc.conf_aadc_dig_gain_2x_i,,
,,,-124,,,aadc_enable,1,0,r/w,,i_digcore.i_adc.conf_enable_i[16:16],,
,,,-124,,,no_reg10,0,0,r/w,,,,
vadc_ch0_dig_offset0,reg,,125,,007D,,7:0,0,r/w,vadc_ch0_dig_offset[7:0]  (granularity = 2 lsb),i_digcore.i_adc.conf_vadc_ch0_offset_code_i[7:0],,
vadc_ch0_dig_offset1,reg,,126,,007E,,7:0,0,r/w,vadc_ch0_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch0_offset_code_i[15:8],,
vadc_ch1_dig_offset0,reg,,127,,007F,,7:0,0,r/w,vadc_ch1_dig_offset[7:0] (granularity = 2 lsb),i_digcore.i_adc.conf_vadc_ch1_offset_code_i[7:0],,
vadc_ch1_dig_offset1,reg,,128,,0080,,7:0,0,r/w,vadc_ch1_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch1_offset_code_i[15:8],,
vadc_ch2_dig_offset0,reg,,129,,0081,,7:0,0,r/w,vadc_ch2_dig_offset[7:0] (granularity = 2 lsb),i_digcore.i_adc.conf_vadc_ch2_offset_code_i[7:0],,
vadc_ch2_dig_offset1,reg,,130,,0082,,7:0,0,r/w,vadc_ch2_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch2_offset_code_i[15:8],,
vadc_ch3_dig_offset0,reg,,131,,0083,,7:0,0,r/w,vadc_ch3_dig_offset[7:0]  ,i_digcore.i_adc.conf_vadc_ch3_offset_code_i[7:0],,
vadc_ch3_dig_offset1,reg,,132,,0084,,7:0,0,r/w,vadc_ch3_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch3_offset_code_i[15:8],,
vadc_ch4_dig_offset0,reg,,133,,0085,,7:0,0,r/w,vadc_ch4_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch4_offset_code_i[7:0],,
vadc_ch4_dig_offset1,reg,,134,,0086,,7:0,0,r/w,vadc_ch4_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch4_offset_code_i[15:8],,
vadc_ch5_dig_offset0,reg,,135,,0087,,7:0,0,r/w,vadc_ch5_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch5_offset_code_i[7:0],,
vadc_ch5_dig_offset1,reg,,136,,0088,,7:0,0,r/w,vadc_ch5_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch5_offset_code_i[15:8],,
vadc_ch6_dig_offset0,reg,,137,,0089,,7:0,0,r/w,vadc_ch6_dig_offset[7:0]  ,i_digcore.i_adc.conf_vadc_ch6_offset_code_i[7:0],,
vadc_ch6_dig_offset1,reg,,138,,008A,,7:0,0,r/w,vadc_ch6_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch6_offset_code_i[15:8],,
vadc_ch7_dig_offset0,reg,,139,,008B,,7:0,0,r/w,vadc_ch7_dig_offset[7:0]  ,i_digcore.i_adc.conf_vadc_ch7_offset_code_i[7:0],,
vadc_ch7_dig_offset1,reg,,140,,008C,,7:0,0,r/w,vadc_ch7_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch7_offset_code_i[15:8],,
vadc_ch8_dig_offset0,reg,,141,,008D,,7:0,0,r/w,vadc_ch8_dig_offset[7:0]  ,i_digcore.i_adc.conf_vadc_ch8_offset_code_i[7:0],,
vadc_ch8_dig_offset1,reg,,142,,008E,,7:0,0,r/w,vadc_ch8_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch8_offset_code_i[15:8],,
vadc_ch9_dig_offset0,reg,,143,,008F,,7:0,0,r/w,vadc_ch9_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch9_offset_code_i[7:0],,
vadc_ch9_dig_offset1,reg,,144,,0090,,7:0,0,r/w,vadc_ch9_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch9_offset_code_i[15:8],,
vadc_ch10_dig_offset0,reg,,145,,0091,,7:0,0,r/w,vadc_ch10_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch10_offset_code_i[7:0],,
vadc_ch10_dig_offset1,reg,,146,,0092,,7:0,0,r/w,vadc_ch10_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch10_offset_code_i[15:8],,
vadc_ch11_dig_offset0,reg,,147,,0093,,7:0,0,r/w,vadc_ch11_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch11_offset_code_i[7:0],,
vadc_ch11_dig_offset1,reg,,148,,0094,,7:0,0,r/w,vadc_ch11_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch11_offset_code_i[15:8],,
vadc_ch12_dig_offset0,reg,,149,,0095,,7:0,0,r/w,vadc_ch12_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch12_offset_code_i[7:0],,
vadc_ch12_dig_offset1,reg,,150,,0096,,7:0,0,r/w,vadc_ch12_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch12_offset_code_i[15:8],,
vadc_ch13_dig_offset0,reg,,151,,0097,,7:0,0,r/w,vadc_ch13_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch13_offset_code_i[7:0],,
vadc_ch13_dig_offset1,reg,,152,,0098,,7:0,0,r/w,vadc_ch13_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch13_offset_code_i[15:8],,
vadc_ch14_dig_offset0,reg,,153,,0099,,7:0,0,r/w,vadc_ch14_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch14_offset_code_i[7:0],,
vadc_ch14_dig_offset1,reg,,154,,009A,,7:0,0,r/w,vadc_ch14_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch14_offset_code_i[15:8],,
vadc_ch15_dig_offset0,reg,,155,,009B,,7:0,0,r/w,vadc_ch15_dig_offset[7:0],i_digcore.i_adc.conf_vadc_ch15_offset_code_i[7:0],,
vadc_ch15_dig_offset1,reg,,156,,009C,,7:0,0,r/w,vadc_ch15_dig_offset[15:8] (msb is sign),i_digcore.i_adc.conf_vadc_ch15_offset_code_i[15:8],,
aadc_dig_offset0,reg,,157,,009D,,7:0,0,r/w,aadc_dig_offset[7:0],i_digcore.i_adc.conf_aadc_offset_code_i[7:0],,
aadc_dig_offset1,reg,,158,,009E,,7:0,0,r/w,aadc_dig_offset[15:8],i_digcore.i_adc.conf_aadc_offset_code_i[15:8],,
adc_gain,reg,,159,,009F,,,,,,,,
,,,-159,,,aadc_preamp_gain,7:4,1,r/w,,i_anacore.conf_aadc_preamp_gain_i,,
,,,-159,,,vadc_preamp_gain,3:0,1,r/w,,i_anacore.conf_vadc_preamp_gain_i,,
adc_cal_loop_start,reg,,160,,00A0,,,,,,,,
,,,-160,,,adc_cal_first_stage,7:5,6,r/w,,i_digcore.i_adc.conf_cal_first_stage_i,,
,,,-160,,,adc_cal_first_adc,4:0,0,r/w,,i_digcore.i_adc.conf_cal_first_adc_i,,
adc_cal_loop_end,reg,,161,,00A1,,,,,,,,
,,,-161,,,adc_cal_last_stage,7:5,1,r/w,,i_digcore.i_adc.conf_cal_last_stage_i,,
,,,-161,,,adc_cal_last_adc,4:0,16,r/w,,i_digcore.i_adc.conf_cal_last_adc_i,,
adc_cal_ctrl,reg,,162,,00A2,,,,,,,,
,,,-162,,,adc_cal_avgbits,5:2,4,r/w,,i_digcore.i_adc.conf_cal_avgbits_i,,
,,,-162,,,adc_cal_start_calibration,1,0,w/pulse,,i_digcore.i_adc.conf_cal_start_calibration_i,,
,,,-162,,,adc_cal_syncreset_fsm,0,0,w/pulse,,i_digcore.i_adc.conf_cal_syncreset_fsm_i,,
# --- ADC Monitoring ---,,,-162,,,,,,,,,,
mon_cal_result_0,reg,,163,,00A3,,7:0,0,r,,i_digcore.i_adc.mon_cal_result_0_o,,
mon_cal_result_1,reg,,164,,00A4,,7:0,0,r,,i_digcore.i_adc.mon_cal_result_1_o,,
mon_cal_result_2,reg,,165,,00A5,,7:0,0,r,,i_digcore.i_adc.mon_cal_result_2_o,,
mon_cal_result_3,reg,,166,,00A6,,7:0,0,r,,i_digcore.i_adc.mon_cal_result_3_o,,
mon_cal_result_4,reg,,167,,00A7,,7:0,0,r,,i_digcore.i_adc.mon_cal_result_4_o,,
# --- Outputs and Pad Control ---,,,-167,,,,,,,,,,
irq_pad_en,reg,,168,,00A8,,0,0,r/w,1=Enable IRQ output,i_padring.irq_out_en_i,,0
fixedreg,reg,,169,,00A9,,7:0,0,r/w,DOUT Fixed values,i_digcore.i_outmux.fvr_i,,8
outmux_sel0,reg,,170,,00AA,,4:0,0,r/w,DOUT_MUX0,i_digcore.i_outmux.conf_sel0_i,,5
outmux_sel1,reg,,171,,00AB,,4:0,0,r/w,DOUT_MUX1,i_digcore.i_outmux.conf_sel1_i,,5
outmux_sel2,reg,,172,,00AC,,4:0,0,r/w,DOUT_MUX2,i_digcore.i_outmux.conf_sel2_i,,5
outmux_sel3,reg,,173,,00AD,,4:0,0,r/w,DOUT_MUX3,i_digcore.i_outmux.conf_sel3_i,,5
outmux_sel4,reg,,174,,00AE,,4:0,0,r/w,DOUT_MUX4,i_digcore.i_outmux.conf_sel4_i,,5
outmux_sel5,reg,,175,,00AF,,4:0,0,r/w,DOUT_MUX5,i_digcore.i_outmux.conf_sel5_i,,
outmux_sel6,reg,,176,,00B0,,4:0,0,r/w,DOUT_MUX6,i_digcore.i_outmux.conf_sel6_i,,
outmux_sel7,reg,,177,,00B1,,4:0,0,r/w,DOUT_MUX7,i_digcore.i_outmux.conf_sel7_i,,
outmux_sel8,reg,,178,,00B2,,4:0,0,r/w,DOUT_MUX8,i_digcore.i_outmux.conf_sel8_i,,
outmux_sel9,reg,,179,,00B3,,4:0,0,r/w,DOUT_MUX9,i_digcore.i_outmux.conf_sel9_i,,
outmux_sel10,reg,,180,,00B4,,4:0,0,r/w,DOUT_MUX10,i_digcore.i_outmux.conf_sel10_i,,
outmux_sel11,reg,,181,,00B5,,4:0,0,r/w,DOUT_MUX11,i_digcore.i_outmux.conf_sel11_i,,
outmux_sel12,reg,,182,,00B6,,4:0,0,r/w,DOUT_MUX12,i_digcore.i_outmux.conf_sel12_i,,
outmux_sel13,reg,,183,,00B7,,4:0,0,r/w,DOUT_MUX13,i_digcore.i_outmux.conf_sel13_i,,
outmux_sel14,reg,,184,,00B8,,4:0,0,r/w,DOUT_MUX14,i_digcore.i_outmux.conf_sel14_i,,
outmux_sel15,reg,,185,,00B9,,4:0,0,r/w,DOUT_MUX15,i_digcore.i_outmux.conf_sel15_i,,
# --- Sequencer Monitoring and Preset Registers ---,,,-185,,,,,,,,,,
seq_ip_lo,reg,,186,,00BA,,7:0,0,r/w/ext,Write takes effect only after sequencer synchronous reset.,i_digcore.i_sequencer.conf_seq_ip_lo_wr_data_i,,8
seq_ip_hi,reg,,187,,00BB,,2:0,0,r/w/ext,CHANGE to 8+3 = 11 bit ???,i_digcore.i_sequencer.conf_seq_ip_hi_wr_data_i,,5
seq_lc_lo,reg,,188,,00BC,,7:0,0,r,,i_digcore.i_sequencer.mon_lc_o[7:0],,8
seq_lc_hi,reg,,189,,00BD,,3:0,0,r,,i_digcore.i_sequencer.mon_lc_o[11:8],,5
seq_sp,reg,,190,,00BE,,2:0,0,r,SP = Stack pointer (CHANGE TO 3 bit),i_digcore.i_sequencer.mon_stackp_o,,3
seq_stack_line_0,reg,,191,,00BF,,7:0,0,r,Monitor stack data for current stack pointer,i_digcore.i_sequencer.mon_stack_line_o[7:0],,8
seq_stack_line_1,reg,,192,,00C0,,7:0,0,r,,i_digcore.i_sequencer.mon_stack_line_o[15:8],,8
seq_stack_line_2,reg,,193,,00C1,,6:0,0,r,,i_digcore.i_sequencer.mon_stack_line_o[22:16],,8
# --- Analog module configuration ---,,,-193,,,,,,,,,,0
vadc_srefp_dac,reg,,194,,00C2,,7:0,0,r/w,VADC positive signal reference DAC,i_anacore.conf_vadc_srefp_dac_i,,
vadc_srefn_dac,reg,,195,,00C3,,7:0,0,r/w,VADC negative signal reference DAC,i_anacore.conf_vadc_srefn_dac_i,,
aadc_srefp_dac,reg,,196,,00C4,,7:0,0,r/w,AADC positive signal reference DAC,i_anacore.conf_aadc_srefp_dac_i,,
aadc_srefn_dac,reg,,197,,00C5,,7:0,0,r/w,AADC negative signal reference DAC,i_anacore.conf_aadc_srefn_dac_i,,
vadc_sref_gen,reg,,198,,00C6,,,,,,,,
,,,-198,,,vadc_srefp_enable,3,0,r/w,1 = Enable positive signal reference,i_anacore.conf_vadc_srefp_enable_i,,
,,,-198,,,vadc_srefn_enable,2,0,r/w,1 = Enable negative signal reference,i_anacore.conf_vadc_srefn_enable_i,,
,,,-198,,,vadc_srefp_drive,1,0,r/w,"1 = Low drive, 0 = High drive",i_anacore.conf_vadc_srefp_drive_i,,
,,,-198,,,vadc_srefn_drive,0,0,r/w,"1 = Low drive, 0 = High drive",i_anacore.conf_vadc_srefn_drive_i,,
aadc_sref_gen,reg,,199,,00C7,,,,,,,,
,,,-199,,,aadc_srefp_enable,3,0,r/w,1 = Enable AADC positive signal reference,i_anacore.conf_aadc_srefp_enable_i,,
,,,-199,,,aadc_srefn_enable,2,0,r/w,1 = Enable AADC negative signal reference,i_anacore.conf_aadc_srefn_enable_i,,
,,,-199,,,aadc_srefp_drive,1,0,r/w,"1 = Low drive, 0 = High drive",i_anacore.conf_aadc_srefp_drive_i,,
,,,-199,,,aadc_srefn_drive,0,0,r/w,"1 = Low drive, 0 = High drive",i_anacore.conf_aadc_srefn_drive_i,,
,,,-199,,,,,,,,,,
vadc_sref_sel,reg,,200,,00C8,,,,,,,,
,,,-200,,,vadc_srefp_sel,3:2,0,r/w,"0=SREFP, 1=srefn, 2=VCM, 3=AVSS",i_anacore.conf_vadc_srefp_sel_i,,
,,,-200,,,vadc_srefn_sel,1:0,0,r/w,"0=srefn, 1=SREFP, 2=VCM, 3=AVSS",i_anacore.conf_vadc_srefn_sel_i,,
aadc_input_sel,reg,,201,,00C9,,,,,,,,
,,,-201,,,aadc_inm_sel,7:6,0,r/w,inm sel (not used at the moment),i_anacore.conf_aadc_inm_sel_i,,
,,,-201,,,aadc_input_sel,5:4,0,r/w,aux0/aux1/aux2/temp_sensor,i_digcore.conf_aadc_input_sel_o,,
,,,-201,,,aadc_srefp_sel,3:2,0,r/w,"0=SREFP, 1=srefn, 2=VCM, 3=AVSS",i_anacore.conf_aadc_srefp_sel_i,,
,,,-201,,,aadc_srefn_sel,1:0,0,r/w,"0=srefn, 1=SREFP, 2=VCM, 3=AVSS",i_anacore.conf_aadc_srefn_sel_i,,
acquire_mode,reg,,202,,00CA,,,,,,,,
,,,-202,,,vadc_acquire_mode,3:2,0,r/w,"0=Always on, 1=At acquire, 2=? , 3=none",i_anacore.conf_vadc_acquire_mode_i,,
,,,-202,,,aadc_acquire_mode,1:0,0,r/w,"0=Always on, 1=At acquire, 2=? , 3=none",i_anacore.conf_aadc_acquire_mode_i,,
vadc_enable_1,reg,,203,,00CB,,7:0,0,r/w,1 = Enable ADC Ch[i],i_digcore.i_adc.conf_enable_i[7:0],,
vadc_enable_2,reg,,204,,00CC,,7:0,0,r/w,1 = Enable ADC Ch[i+8],i_digcore.i_adc.conf_enable_i[15:8],,
odac0_dac_hi,reg,,205,,00CD,,1:0,0,r/w,Output DAC 0 setting (msb),i_anacore.i_nm2_odac.conf_odac0_dac_i[9:8],,
odac0_dac_lo,reg,,206,,00CE,,7:0,0,r/w,Output DAC 0 setting (lsb),i_anacore.i_nm2_odac.conf_odac0_dac_i[7:0],,
odac1_dac_hi,reg,,207,,00CF,,1:0,0,r/w,Output DAC 1 setting (msb),i_anacore.i_nm2_odac.conf_odac1_dac_i[9:8],,
odac1_dac_lo,reg,,208,,00D0,,7:0,0,r/w,Output DAC 1 setting (lsb),i_anacore.i_nm2_odac.conf_odac1_dac_i[7:0],,
odac2_dac_hi,reg,,209,,00D1,,1:0,0,r/w,Output DAC 2 setting (msb),i_anacore.i_nm2_odac.conf_odac2_dac_i[9:8],,
odac2_dac_lo,reg,,210,,00D2,,7:0,0,r/w,Output DAC 2 setting (lsb),i_anacore.i_nm2_odac.conf_odac2_dac_i[7:0],,
odac3_dac_hi,reg,,211,,00D3,,1:0,0,r/w,Output DAC 3 setting (msb),i_anacore.i_nm2_odac.conf_odac3_dac_i[9:8],,
odac3_dac_lo,reg,,212,,00D4,,7:0,0,r/w,Output DAC 3 setting (lsb),i_anacore.i_nm2_odac.conf_odac3_dac_i[7:0],,
odac4_dac_hi,reg,,213,,00D5,,1:0,0,r/w,Output DAC 4 setting (msb),i_anacore.i_nm2_odac.conf_odac4_dac_i[9:8],,
odac4_dac_lo,reg,,214,,00D6,,7:0,0,r/w,Output DAC 4 setting (lsb),i_anacore.i_nm2_odac.conf_odac4_dac_i[7:0],,
odac5_dac_hi,reg,,215,,00D7,,1:0,0,r/w,Output DAC 5 setting (msb),i_anacore.i_nm2_odac.conf_odac5_dac_i[9:8],,
odac5_dac_lo,reg,,216,,00D8,,7:0,0,r/w,Output DAC 5 setting (lsb),i_anacore.i_nm2_odac.conf_odac5_dac_i[7:0],,
odac6_dac_hi,reg,,217,,00D9,,1:0,0,r/w,Output DAC 6 setting (msb),i_anacore.i_nm2_odac.conf_odac6_dac_i[9:8],,
odac6_dac_lo,reg,,218,,00DA,,7:0,0,r/w,Output DAC 6 setting (lsb),i_anacore.i_nm2_odac.conf_odac6_dac_i[7:0],,
odac7_dac_hi,reg,,219,,00DB,,1:0,0,r/w,Output DAC 7 setting (msb),i_anacore.i_nm2_odac.conf_odac7_dac_i[9:8],,
odac7_dac_lo,reg,,220,,00DC,,7:0,0,r/w,Output DAC 7 setting (lsb),i_anacore.i_nm2_odac.conf_odac7_dac_i[7:0],,
odac_enable,reg,,221,,00DD,,7:0,0,r/w,1 = Enable ODAC[i],i_anacore.i_nm2_odac.conf_odac_enable_i,,
bgr_conf,reg,,222,,00DE,,,,,,,,
,,,-222,,,bgr_trimdac,7:2,31,r/w,BGR trim DAC for adjusting temp. coeff. of BGR voltage.,i_anacore.conf_bgr_trimdac_i,,
,,,-222,,,bgr_enable,1,1,r/w,1 = Enable BGR,i_anacore.conf_bgr_enable_i,,
,,,-222,,,bgr_buf_enable,0,1,r/w,1 = Enable BGR buffer,i_anacore.conf_bgr_buf_enable_i,,
adc_vref_dac,reg,,223,,00DF,,5:0,40,r/w,ADC VREFP DAC,i_anacore.conf_adc_vref_dac_i,,
adc_vref_cm_dac,reg,,224,,00E0,,5:0,31,r/w,ADC VREF CM DAC,i_anacore.conf_adc_vref_cm_dac_i,,
adc_vref_enable,reg,,225,,00E1,,,,,,,,
,,,-225,,,adc_vref_dac_enable,5,1,r/w,1 = Enable ADC reference DAC,i_anacore.conf_adc_vref_dac_enable_i,,
,,,-225,,,adc_vref_cm_dac_enable,4,1,r/w,1 = Enable ADC common-mode reference DAC,i_anacore.conf_adc_vref_cm_dac_enable_i,,
,,,-225,,,adc_vref_buf_enable,3,1,r/w,1 = Enable ADC reference buffer,i_anacore.conf_adc_vrefpn_enable_i,,
,,,-225,,,adc_vref_cm_buf_enable,2,1,r/w,1 = Enable common-mode reference buffer,i_anacore.conf_adc_vref_derived_enable_i,,
,,,-225,,,adc_vref_cm_buf_drive,1,1,r/w,1 = Common-mode reference buffer low-drive,i_anacore.conf_adc_vref_inp_buf_enable_i,,
,,,-225,,,not_used,0,1,r/w,not used,i_anacore.conf_adc_vref_inm_buf_enable_i,,
mbias_ctrl,reg,,226,,00E2,,,,,,,,
,,,-226,,,mbias_use_rext,1,1,r/w,"1 = Use external resistor, 0 = Use external current.",i_anacore.conf_mbias_use_rext_i,,
,,,-226,,,mbias_enable,0,1,r/w,1 = Enable internal current distribution,i_anacore.conf_mbias_enable_i,,
idc_dac,reg,,227,,00E3,,5:0,0,r/w,DC current DAC,i_anacore.conf_idc_dac_i,,
iptat_dac,reg,,228,,00E4,,5:0,0,r/w,IPTAT DAC,i_anacore.conf_iptat_dac_i,,
odac_int_sink_enable,reg,,229,,00E5,,7:0,0,r/w,reserved,i_anacore.conf_reserved_8b_0_i,,
reserved_8b_1,reg,,230,,00E6,,7:0,0,r/w,reserved,i_anacore.conf_reserved_8b_1_i,,
reserved_8b_2,reg,,231,,00E7,,7:0,0,r/w,reserved,i_anacore.conf_reserved_8b_2_i,,
reserved_8b_3,reg,,232,,00E8,,7:0,0,r/w,reserved,i_anacore.conf_reserved_8b_3_i,,
reserved_4b_vec,reg,,233,,00E9,,,,,,,,
,,,-233,,,reserved_4b_0,7:4,0,r/w,reserved,i_anacore.conf_reserved_4b_0_i,,
,,,-233,,,reserved_4b_1,3:0,0,r/w,reserved,i_anacore.conf_reserved_4b_1_i,,
reserved_1b_2b_vec,reg,,234,,00EA,,,,,,,,
,,,-234,,,reserved_2b_0,7:6,0,r/w,reserved,i_anacore.conf_reserved_2b_0_i,,
,,,-234,,,reserved_2b_1,5:4,0,r/w,reserved,i_anacore.conf_reserved_2b_1_i,,
,,,-234,,,reserved_1b_0,3,0,r/w,reserved,i_anacore.conf_reserved_1b_0_i,,
,,,-234,,,reserved_1b_1,2,0,r/w,reserved,i_anacore.conf_reserved_1b_1_i,,
,,,-234,,,reserved_1b_2,1,0,r/w,reserved,i_anacore.conf_reserved_1b_2_i,,
,,,-234,,,reserved_1b_3,0,0,r/w,reserved,i_anacore.conf_reserved_1b_3_i,,
# --- RAMs ---,,,-234,,,,,,,,,,0
imem_ctrl,reg,,235,,00EB,,,,,RAM control & status (To be removed),,,0
,,,-235,,,imem_enable_direct_mode,3,0,r/w,enable direct IRAM-Mode ( no Hamming Encode for SysBus),i_digcore.i_instr_ram.conf_enable_direct_mode_i,,
,,,-235,,,imem_enable_acorr,2,0,r/w,enable auto correction during Seq-Read,i_digcore.i_instr_ram.conf_enable_acorr_i,,
,,,-235,,,no_reg11,1,0,r/w,disables hamming encoder/decoder & correction,i_digcore.i_instr_ram.conf_enable_corr2_i,,1
,,,-235,,,imem_enable_corr1,0,0,r/w,disables hamming encoder/decoder & correction,i_digcore.i_instr_ram.conf_enable_corr1_i,,0
coeff_mem,ram,4352,1024,5376,0400,,7:0,,r/w,Coefficient memory; reserved size in bytes. Words are size(coeff_bundle_t) bits.,i_digcore.,,
instr_mem,ram,8192,8192,16384,2000,,7:0,,r/w,Instruction memory; size in bytes. Words are 15 bits.,i_digcore.i_instr_ram,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
