[2025-09-17 19:23:58] START suite=cs trace=cloud9_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2296581 heartbeat IPC: 4.354 cumulative IPC: 4.354 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4422385 heartbeat IPC: 4.704 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4422385 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4422385 cumulative IPC: 4.522 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 16023018 heartbeat IPC: 0.862 cumulative IPC: 0.862 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 27364681 heartbeat IPC: 0.8817 cumulative IPC: 0.8718 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 38453033 heartbeat IPC: 0.9018 cumulative IPC: 0.8816 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 50037495 heartbeat IPC: 0.8632 cumulative IPC: 0.8769 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 61502904 heartbeat IPC: 0.8722 cumulative IPC: 0.876 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 72500986 heartbeat IPC: 0.9092 cumulative IPC: 0.8813 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 84048641 heartbeat IPC: 0.866 cumulative IPC: 0.8791 (Simulation time: 00 hr 09 min 26 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 95616335 heartbeat IPC: 0.8645 cumulative IPC: 0.8773 (Simulation time: 00 hr 10 min 40 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 107005573 heartbeat IPC: 0.878 cumulative IPC: 0.8773 (Simulation time: 00 hr 11 min 55 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 113681915 cumulative IPC: 0.8796 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 113681915 cumulative IPC: 0.8796 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8796 instructions: 100000004 cycles: 113681915
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01657 Average ROB Occupancy at Mispredict: 5.845e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01361
BRANCH_INDIRECT: 0.0024
BRANCH_CONDITIONAL: 0.00056
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 299712
LQ_STALL: 52
SQ_STALL: 164066


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 213.35715
REPLAY_LOAD: 131.14563
NON_REPLAY_LOAD: 9.495413

== Total ==
ADDR_TRANS: 11948
REPLAY_LOAD: 13508
NON_REPLAY_LOAD: 274256

== Counts ==
ADDR_TRANS: 56
REPLAY_LOAD: 103
NON_REPLAY_LOAD: 28883

cpu0->cpu0_STLB TOTAL        ACCESS:     286258 HIT:     284094 MISS:       2164 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     286258 HIT:     284094 MISS:       2164 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 348.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1589160 HIT:    1032357 MISS:     556803 MSHR_MERGE:      10718
cpu0->cpu0_L2C LOAD         ACCESS:     656544 HIT:     291521 MISS:     365023 MSHR_MERGE:        137
cpu0->cpu0_L2C RFO          ACCESS:      33085 HIT:       5359 MISS:      27726 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     442458 HIT:     283198 MISS:     159260 MSHR_MERGE:      10581
cpu0->cpu0_L2C WRITE        ACCESS:     452753 HIT:     452218 MISS:        535 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4320 HIT:         61 MISS:       4259 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     364023 ISSUED:     364023 USEFUL:     129138 USELESS:       2084
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.64 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7349872 HIT:    7338057 MISS:      11815 MSHR_MERGE:       3897
cpu0->cpu0_L1I LOAD         ACCESS:    7349872 HIT:    7338057 MISS:      11815 MSHR_MERGE:       3897
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 85.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22858933 HIT:   21576976 MISS:    1281957 MSHR_MERGE:     517485
cpu0->cpu0_L1D LOAD         ACCESS:   14626304 HIT:   13632275 MISS:     994029 MSHR_MERGE:     345398
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     670465 HIT:     582380 MISS:      88085 MSHR_MERGE:       9649
cpu0->cpu0_L1D WRITE        ACCESS:    7557448 HIT:    7361953 MISS:     195495 MSHR_MERGE:     162410
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4716 HIT:        368 MISS:       4348 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     678522 ISSUED:     670465 USEFUL:      75391 USELESS:       2967
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6291716 HIT:    6284627 MISS:       7089 MSHR_MERGE:       3656
cpu0->cpu0_ITLB LOAD         ACCESS:    6291716 HIT:    6284627 MISS:       7089 MSHR_MERGE:       3656
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 26.37 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21947127 HIT:   21631986 MISS:     315141 MSHR_MERGE:      32316
cpu0->cpu0_DTLB LOAD         ACCESS:   21947127 HIT:   21631986 MISS:     315141 MSHR_MERGE:      32316
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.388 cycles
cpu0->LLC TOTAL        ACCESS:     855128 HIT:     549987 MISS:     305141 MSHR_MERGE:        615
cpu0->LLC LOAD         ACCESS:     364886 HIT:     188236 MISS:     176650 MSHR_MERGE:        256
cpu0->LLC RFO          ACCESS:      27726 HIT:      11445 MISS:      16281 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     148679 HIT:      40941 MISS:     107738 MSHR_MERGE:        359
cpu0->LLC WRITE        ACCESS:     309578 HIT:     309219 MISS:        359 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4259 HIT:        146 MISS:       4113 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2708
  ROW_BUFFER_MISS:     301442
  AVG DBUS CONGESTED CYCLE: 6.746
Channel 0 WQ ROW_BUFFER_HIT:      19193
  ROW_BUFFER_MISS:     125746
  FULL:          0
Channel 0 REFRESHES ISSUED:       9474

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64844        50628        73987        42708
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1           20          580
  STLB miss resolved @ L2C                0            0            1            8          113
  STLB miss resolved @ LLC                0            1            0           18          204
  STLB miss resolved @ MEM                0           12            6          197         3504

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5155           57          549            9          398
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            0            1            0           65
  STLB miss resolved @ L2C                2            1            1            0           13
  STLB miss resolved @ LLC                2            0            0            0           11
  STLB miss resolved @ MEM               34            6            1            2          325
[2025-09-17 19:37:06] END   suite=cs trace=cloud9_phase2_core0 (rc=0)
