// Seed: 3468868490
module module_0 (
    output wor  id_0,
    output wand id_1
);
  wire id_3;
  assign id_3 = id_3;
  always @(posedge 1 or posedge 1'd0) id_3 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri0  id_3
    , id_6,
    output wand  id_4
);
  wire id_7;
  always @(id_2) begin : LABEL_0
    id_6 = 1;
  end
  wire id_8;
  initial id_1 <= id_0 - id_2;
  assign id_6 = {1'b0{1}};
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_10;
  wire id_11, id_12;
endmodule
