
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT fsl_i2s_0_i2s_bck_pin = net_fsl_i2s_0_i2s_bck_pin, DIR = I
 PORT fsl_i2s_0_i2s_lrck_pin = net_fsl_i2s_0_i2s_lrck_pin, DIR = I
 PORT fsl_i2s_0_i2s_dati_pin = net_fsl_i2s_0_i2s_dati_pin, DIR = I
 PORT fsl_i2s_1_i2s_bck_pin = net_fsl_i2s_1_i2s_bck_pin, DIR = I
 PORT fsl_i2s_1_i2s_lrck_pin = net_fsl_i2s_1_i2s_lrck_pin, DIR = I
 PORT fsl_i2s_1_i2s_dati_pin = net_fsl_i2s_1_i2s_dati_pin, DIR = I


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 1
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 1
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 175000000
 PARAMETER C_FCLK_CLK2_FREQ = 12264151
 PARAMETER C_FCLK_CLK3_FREQ = 100000000
 PARAMETER C_USE_S_AXI_HP0 = 0
 PARAMETER C_USE_S_AXI_HP1 = 1
 PARAMETER C_S_AXI_HP1_ENABLE_HIGHOCM = 0
 PARAMETER C_S_AXI_HP1_BASEADDR = 0x00000000
 PARAMETER C_USE_S_AXI_GP0 = 1
 PARAMETER C_DDR_RAM_BASEADDR = 0x00000000
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_INTERCONNECT_S_AXI_HP1_MASTERS = microblaze_0.M_AXI_DC
 BUS_INTERFACE S_AXI_GP0 = microblaze_0_axi_periph
 BUS_INTERFACE S_AXI_HP1 = microblaze_0_axi_ipc
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP1_ACLK = clock_generator_0_CLKOUT0
 PORT S_AXI_GP0_ACLK = clock_generator_0_CLKOUT0
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = microblaze_0_reset
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT Ext_Reset_In = RESET
 PORT INTERCONNECT_ARESETN = microblaze_0_axi_mem_INTERCONNECT_ARESETN
 PORT MB_Reset = microblaze_0_MB_Reset
 PORT Slowest_sync_clk = clock_generator_0_CLKOUT0
 PORT Dcm_locked = clock_generator_0_LOCKED
 PORT MB_Debug_Sys_Rst = debug_module_0_Debug_SYS_Rst
 PORT Bus_Struct_Reset = microblaze_0_reset_Bus_Struct_Reset
 PORT Peripheral_Reset = microblaze_0_reset_Peripheral_Reset
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = microblaze_0_axi_periph
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clock_generator_0_CLKOUT0
 PORT INTERCONNECT_ARESETN = microblaze_0_axi_mem_INTERCONNECT_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = microblaze_0_axi_ipc
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ARESETN = microblaze_0_axi_mem_INTERCONNECT_ARESETN
 PORT INTERCONNECT_ACLK = clock_generator_0_CLKOUT0
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_STREAM_INTERCONNECT = 0
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_LINE_LEN = 4
 PARAMETER C_ICACHE_FORCE_TAG_LUTRAM = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_ICACHE_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_DCACHE_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_BASE_VECTORS = 0x20000000
 PARAMETER C_ICACHE_BASEADDR = 0x10000000
 PARAMETER C_DCACHE_BASEADDR = 0x00000000
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 4096
 PARAMETER C_DCACHE_LINE_LEN = 4
 PARAMETER C_DCACHE_FORCE_TAG_LUTRAM = 1
 PARAMETER C_FSL_LINKS = 2
 PARAMETER C_USE_EXTENDED_FSL_INSTR = 1
 BUS_INTERFACE DEBUG = debug_module_0_MBDEBUG_0
 BUS_INTERFACE M_AXI_DC = microblaze_0_axi_ipc
 BUS_INTERFACE M_AXI_DP = microblaze_0_axi_periph
 BUS_INTERFACE SFSL0 = fsl_v20_0_i2s_mb0
 BUS_INTERFACE SFSL1 = fsl_v20_1_i2s_mb0
 BUS_INTERFACE DLMB = lmb_v10_1
 BUS_INTERFACE ILMB = lmb_v10_0
 PORT MB_Reset = microblaze_0_MB_Reset
 PORT CLK = clock_generator_0_CLKOUT0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = lmb_v10_1
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clock_generator_0_CLKOUT0
 PORT SYS_Rst = microblaze_0_reset_Bus_Struct_Reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = lmb_v10_0
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clock_generator_0_CLKOUT0
 PORT SYS_Rst = microblaze_0_reset_Bus_Struct_Reset
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_1_i2s_mb0
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_ASYNC_CLKS = 1
 PARAMETER C_IMPL_STYLE = 1
 PARAMETER C_USE_CONTROL = 0
 PARAMETER C_FSL_DEPTH = 4096
 PORT SYS_Rst = microblaze_0_reset_Bus_Struct_Reset
 PORT FSL_M_Clk = net_fsl_i2s_1_i2s_bck_pin
 PORT FSL_S_Clk = clock_generator_0_CLKOUT0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_0_i2s_mb0
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_IMPL_STYLE = 1
 PARAMETER C_USE_CONTROL = 0
 PARAMETER C_FSL_DEPTH = 4096
 PARAMETER C_ASYNC_CLKS = 1
 PORT FSL_M_Clk = net_fsl_i2s_0_i2s_bck_pin
 PORT FSL_S_Clk = clock_generator_0_CLKOUT0
 PORT SYS_Rst = microblaze_0_reset_Bus_Struct_Reset
END

BEGIN fsl_i2s
 PARAMETER INSTANCE = fsl_i2s_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MFSL = fsl_v20_1_i2s_mb0
 PORT i2s_bck = net_fsl_i2s_1_i2s_bck_pin
 PORT i2s_lrck = net_fsl_i2s_1_i2s_lrck_pin
 PORT i2s_dati = net_fsl_i2s_1_i2s_dati_pin
END

BEGIN fsl_i2s
 PARAMETER INSTANCE = fsl_i2s_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MFSL = fsl_v20_0_i2s_mb0
 PORT i2s_bck = net_fsl_i2s_0_i2s_bck_pin
 PORT i2s_lrck = net_fsl_i2s_0_i2s_lrck_pin
 PORT i2s_dati = net_fsl_i2s_0_i2s_dati_pin
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module_0
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000FFFF
 BUS_INTERFACE S_AXI = microblaze_0_axi_periph
 BUS_INTERFACE MBDEBUG_0 = debug_module_0_MBDEBUG_0
 PORT S_AXI_ACLK = clock_generator_0_CLKOUT0
 PORT Debug_SYS_Rst = debug_module_0_Debug_SYS_Rst
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 133333333
 PORT CLKIN = processing_system7_0_FCLK_CLK0
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT LOCKED = clock_generator_0_LOCKED
 PORT RST = RESET
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = bram_cntlr_instruction
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x20000000
 PARAMETER C_HIGHADDR = 0x20003FFF
 PARAMETER C_ECC = 0
 BUS_INTERFACE SLMB = lmb_v10_0
 BUS_INTERFACE BRAM_PORT = bram_cntlr_instruction_porta
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = bram_cntlr_data
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x20000000
 PARAMETER C_HIGHADDR = 0x20003FFF
 PARAMETER C_ECC = 0
 BUS_INTERFACE SLMB = lmb_v10_1
 BUS_INTERFACE BRAM_PORT = bram_cntlr_data_portb
END

BEGIN bram_block
 PARAMETER INSTANCE = bram_block_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = bram_cntlr_instruction_porta
 BUS_INTERFACE PORTB = bram_cntlr_data_portb
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x40010000
 PARAMETER C_HIGHADDR = 0x4001FFFF
 BUS_INTERFACE S_AXI = microblaze_0_axi_periph
 PORT S_AXI_ACLK = clock_generator_0_CLKOUT0
END

