// Seed: 335096262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_23;
  wire id_24;
  assign id_20 = id_11;
  assign id_16 = id_23;
  always_ff @(1 or negedge id_18) begin : LABEL_0
    wait (0);
    id_14 = id_17;
  end
  integer id_25 (
      .id_0 (id_6),
      .id_1 (1'h0),
      .id_2 ((id_7) ^ 1),
      .id_3 (id_2),
      .id_4 (1),
      .id_5 (),
      .id_6 (1),
      .id_7 (id_2),
      .id_8 (1),
      .id_9 (id_11),
      .id_10(1),
      .id_11(1),
      .id_12(1)
  );
  module_0 modCall_1 (
      id_21,
      id_9,
      id_3,
      id_2,
      id_23,
      id_19,
      id_1,
      id_1,
      id_4,
      id_24,
      id_3,
      id_24,
      id_4,
      id_4,
      id_23,
      id_2,
      id_8
  );
endmodule
