wb_dma_ch_pri_enc/wire_pri27_out 0.550978 -0.870439 0.001532 -0.661169 -1.874912 1.307930 -1.772806 -2.457968 0.450433 -1.684320 -0.205599 1.830440 -1.691128 1.391264 1.294414 -1.921428 -0.800912 -0.707764 -0.188195 0.610202
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 3.338856 -2.824712 1.293575 -0.497121 1.225545 -0.713565 -0.202592 0.090247 -2.297281 -0.246558 0.784360 3.229645 -1.973474 1.030989 -0.495901 -4.215646 -0.966529 1.004115 0.207460 2.491777
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.269818 2.182791 -0.540905 -0.822207 -2.194369 -1.079160 -0.562731 -2.588713 -0.006007 -1.236747 -0.170123 -1.335403 -0.966519 0.719446 0.668644 -0.049394 0.069275 -0.499837 -0.074050 -0.273501
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.033587 3.601030 2.467207 2.264323 1.109659 -3.497433 -1.406437 -0.668991 -0.536705 0.067053 -1.275590 1.336413 -3.434261 1.049446 -2.153406 -2.748994 -1.442540 1.753667 -0.154648 1.778618
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.276010 2.239408 -0.583623 -0.880681 -2.211971 -1.196601 -0.532625 -2.658821 0.026088 -1.232874 -0.081520 -1.372012 -0.954428 0.838206 0.687740 -0.024855 0.145832 -0.544520 -0.055234 -0.305098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.297350 -1.176152 -1.128229 -1.032418 -3.467930 -0.482066 -1.498053 -2.973222 0.380312 -0.579881 2.681367 2.119350 0.298901 2.752565 3.525798 -0.907507 1.826580 0.303596 -0.745663 -2.642177
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.060056 -3.299625 -0.509347 -0.978699 -0.827017 0.831184 -1.813840 -0.421981 0.346918 1.271852 0.483022 2.954839 0.033827 1.169994 2.311886 -1.611119 0.092990 -0.619482 -0.126143 -0.865430
wb_dma_ch_rf/assign_1_ch_adr0 -1.460956 2.759831 1.041102 -1.502347 -0.769883 -1.379889 -1.511470 3.138983 1.596701 4.169792 -3.234265 0.462646 4.304348 1.165127 2.969724 1.503444 0.065595 -2.160671 1.729216 -1.589357
wb_dma_ch_rf/reg_ch_busy -1.101179 3.582483 1.077048 -0.206353 1.021045 -3.021135 0.361891 -3.311198 1.580540 0.307361 -2.105469 -0.115797 3.169056 1.025188 -1.604444 0.133721 5.742588 -0.281795 -2.971720 -1.145958
wb_dma_wb_slv/always_5 -0.307684 -1.472381 2.874238 2.696902 -2.268811 2.503917 2.157760 -0.251848 -2.381591 3.630689 -2.191184 -0.916119 -1.078057 -6.031920 -0.760845 1.382267 -0.834879 -0.977687 0.364983 2.578235
wb_dma_wb_slv/always_4 1.149009 1.770973 5.697077 -5.193666 -2.979591 -3.385478 6.180238 1.477645 -3.388188 5.703142 -0.070043 0.738303 2.321325 -0.843013 0.405500 2.716217 -0.449528 0.695852 3.740941 3.096712
wb_dma_wb_slv/always_3 1.673999 1.826507 -0.053422 -2.002924 -3.442763 -3.400135 2.335746 3.409644 -2.021217 -0.156753 -1.531526 -1.019843 3.356514 1.597823 3.499340 -1.396697 3.447268 -1.929592 -1.140806 -0.262879
wb_dma_wb_slv/always_1 1.539556 7.425281 2.090073 -3.714877 -3.170173 -4.468887 3.259800 -1.905775 -2.633889 2.645213 -1.045288 -0.099309 4.090939 0.955361 0.700692 0.925948 2.013954 -1.372724 1.403661 1.842347
wb_dma_ch_sel/always_44/case_1/cond -0.024472 -0.369486 1.565620 -0.117257 -2.164487 -1.878484 -0.643687 1.691055 1.244125 6.546153 -1.407409 2.658362 4.846581 0.787186 3.782199 -0.309806 1.188048 -2.398738 2.199220 -1.926014
wb_dma_rf/wire_ch0_csr 0.524934 5.754935 0.086789 -2.652994 0.215639 -2.577145 1.532336 -0.334315 -1.125654 0.820827 -2.486912 -1.409619 4.301297 -1.088904 -1.880859 -0.511958 2.395564 -1.753935 0.233317 -0.201072
wb_dma_de/wire_done -0.097911 1.542216 -0.630866 -3.153378 1.096813 -0.917490 -1.137112 -1.244618 -2.193122 -3.096815 -1.470665 1.118800 -2.229851 -0.369221 -1.426249 -1.123875 -0.063852 2.230542 -1.701196 1.540799
wb_dma_ch_pri_enc/wire_pri11_out 0.494642 -0.674419 -0.020045 -0.734019 -1.937258 1.141266 -1.660073 -2.675191 0.526876 -1.715361 -0.102082 1.656134 -1.686459 1.527764 1.248184 -1.865486 -0.766007 -0.788332 -0.130022 0.584843
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.622697 1.814143 -2.273707 -1.430742 1.644567 -1.072324 -0.702777 -1.307638 -1.936584 -4.590043 1.587589 0.343357 -1.467095 -0.709090 -1.517328 0.789883 2.529085 4.539451 -3.015939 -1.105929
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.294116 -2.451735 -1.240845 1.699564 0.758955 1.873878 -0.603837 -0.103175 0.643311 -2.098400 3.115057 2.204068 0.101910 0.410696 0.445028 0.116813 1.846768 2.252146 -1.525189 -1.962865
wb_dma_de/always_13/stmt_1 0.755289 2.142380 1.437408 1.079602 1.810477 -0.767071 -1.552001 0.447049 0.385028 -1.028190 -3.373723 2.293506 -1.336360 2.048618 -1.461837 -3.859324 -0.591478 -0.435391 -1.990685 2.206440
wb_dma_de/always_4/if_1 -1.610047 2.490437 0.226633 -1.465473 -0.160442 1.241797 -1.955158 -1.551107 -0.906050 -2.478128 -2.606562 2.418410 -1.727962 -0.705406 -0.243904 0.252929 0.821838 1.853245 -2.783792 1.040433
wb_dma_ch_arb/input_req 0.609248 -2.574169 -2.815734 -2.713264 -4.076641 -2.744386 -0.764831 -1.365936 -0.626558 -1.199957 0.229955 1.302398 3.642009 -2.063122 0.725058 -3.566284 2.976946 -0.633262 -0.551191 -4.038729
wb_dma_wb_mast/input_mast_din 2.822445 -2.367308 -1.160828 -3.835952 1.044859 -0.627708 1.544501 0.550919 -2.308454 -2.688668 1.218816 -1.354940 -0.231467 -0.076020 -1.572392 -1.656715 -2.901638 -0.138975 2.463382 2.566077
wb_dma_ch_pri_enc/wire_pri20_out 0.516925 -0.683836 -0.065328 -0.783172 -1.977850 1.133060 -1.735896 -2.656764 0.501428 -1.783473 -0.174592 1.698024 -1.729467 1.550606 1.266471 -1.939941 -0.759506 -0.740268 -0.197469 0.551361
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.039052 -0.224003 0.940701 1.159929 -0.344953 2.250689 -1.306259 2.509807 -0.660093 1.693549 -3.496339 1.333544 0.291306 -4.063232 0.122988 0.180999 -0.410242 -0.207982 -0.126330 0.244748
wb_dma_ch_rf/always_26/if_1/if_1 0.538027 2.070476 0.349987 1.723417 -0.431240 -3.661259 0.996836 0.503168 -0.679744 -0.033297 -1.843205 0.177109 -1.071564 2.276981 -1.112488 -4.043944 0.138723 -1.090704 -3.434771 1.389300
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.079534 0.811347 -0.871259 -2.948347 2.053049 -3.124951 0.682433 -0.346230 1.184618 0.298174 1.923273 1.344831 0.994748 3.532508 -0.979225 0.172018 0.426595 1.477253 -0.641264 -1.330551
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.324738 -1.127036 2.479186 1.475126 0.240148 1.372810 0.498174 0.990789 -0.868860 2.148827 -2.421075 2.073066 -0.586667 -2.388827 -0.921015 0.239479 0.413413 0.864508 -2.288729 1.247734
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.155825 -2.396762 -0.934228 0.887758 1.215144 2.183850 -1.456915 0.074120 0.506028 -1.399029 0.511690 1.872856 -1.096750 -0.547115 -0.153127 -0.766439 0.030613 0.774641 -0.898112 -0.274133
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.590616 1.477011 1.448149 -0.469248 -0.151508 -2.812135 0.615131 -1.355353 1.009593 0.260777 0.654814 0.351572 -1.136367 0.570210 -2.050621 -0.050440 -0.670666 1.042359 0.909066 -0.225916
wb_dma_ch_sel/wire_ch_sel 0.708049 4.611603 0.873440 0.480685 -0.613394 -1.518501 -0.583286 -0.073896 -0.076492 0.998930 -2.640983 0.109493 5.097126 0.978662 0.760018 -0.551933 3.924976 -0.882493 -1.714058 -1.152760
wb_dma_rf/inst_u19 -0.607343 -0.750066 0.807634 0.353191 -2.237279 3.111433 -2.959767 -0.003434 -0.161252 -0.051718 -3.598250 2.899735 -1.228059 -2.496296 1.349154 -1.662171 -0.985487 -0.861996 -0.361688 0.564020
wb_dma_rf/inst_u18 -0.562198 -0.731479 0.903908 0.351523 -2.321847 3.066516 -2.932944 -0.202493 -0.113184 -0.020976 -3.587087 2.875155 -1.313949 -2.386198 1.360282 -1.692777 -1.047056 -0.945424 -0.290410 0.686928
wb_dma_rf/inst_u17 -0.603476 -0.790430 0.760904 0.295175 -2.280409 3.143779 -2.985273 -0.127951 -0.109929 -0.087352 -3.520269 2.924458 -1.311205 -2.396358 1.372692 -1.665665 -1.021191 -0.870845 -0.340634 0.637284
wb_dma_rf/inst_u16 -0.547173 -0.836131 0.875065 0.354262 -2.230684 3.159059 -2.938552 -0.030346 -0.111022 -0.007068 -3.598755 2.910632 -1.257195 -2.444873 1.367693 -1.686812 -1.051659 -0.920112 -0.285272 0.672962
wb_dma_rf/inst_u15 -0.546143 -0.900104 0.933579 0.321521 -2.303974 3.183335 -2.947783 0.093276 -0.198901 0.064370 -3.676508 3.070005 -1.212324 -2.486262 1.388191 -1.770926 -1.099444 -0.901801 -0.310000 0.719908
wb_dma_rf/inst_u14 -0.580774 -0.860387 0.878037 0.466367 -2.310591 3.242794 -2.927991 -0.060706 -0.078045 0.121771 -3.617850 2.839321 -1.240368 -2.512330 1.445448 -1.588570 -1.121475 -1.041698 -0.180225 0.682024
wb_dma_rf/inst_u13 -0.569603 -0.913265 0.808343 0.406612 -2.281846 3.327006 -2.931919 -0.177151 -0.157373 -0.042298 -3.547967 2.889567 -1.344634 -2.548129 1.382434 -1.593573 -1.095098 -0.955066 -0.269398 0.737276
wb_dma_rf/inst_u12 -0.555352 -0.755439 0.912713 0.312256 -2.363776 3.114826 -3.015331 -0.026602 -0.110271 -0.000224 -3.663727 2.962517 -1.227677 -2.406197 1.465115 -1.740767 -1.045668 -0.960813 -0.315857 0.614212
wb_dma_rf/inst_u11 -0.518881 -0.743065 0.913774 0.253565 -2.411455 3.034477 -2.892281 -0.196017 -0.144040 0.004071 -3.621715 2.876491 -1.235125 -2.374153 1.388543 -1.729533 -1.068215 -1.020934 -0.226346 0.742241
wb_dma_rf/inst_u10 -0.540438 -0.899132 0.861798 0.343075 -2.251592 3.283743 -2.984225 0.015326 -0.216144 -0.045079 -3.591537 2.967765 -1.293196 -2.476992 1.380011 -1.664563 -1.154876 -0.902189 -0.273499 0.714383
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -1.535357 4.534936 0.569508 -2.542863 -1.206064 4.442937 0.937923 1.961718 -2.596040 -4.050224 -1.442328 1.086259 1.438870 -2.306586 0.516359 5.077504 0.073191 3.302099 -1.969348 1.671193
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.348267 -6.511735 3.196925 -1.742338 0.301342 -0.222403 0.409475 2.764935 4.193533 2.543397 -1.226331 2.290884 -0.269875 2.045701 -1.153448 -2.789343 -1.894285 -1.344086 0.918581 -1.789497
wb_dma/input_wb1_ack_i -0.868139 1.518356 -1.105340 -3.516731 -3.428515 -5.049214 0.583958 -1.963096 -0.521063 -0.903069 -0.942320 0.979069 0.045201 1.044068 0.055790 -2.634783 1.647878 -0.359550 -1.803528 -2.443928
wb_dma/wire_slv0_we 1.311455 2.110453 0.365906 -1.769929 -2.170889 -3.400825 2.257973 3.353588 -1.849880 0.028785 -1.943215 -1.322411 3.349830 1.829364 2.976785 -0.830524 3.862228 -1.525742 -1.734023 0.023569
wb_dma_ch_rf/reg_ch_sz_inf -1.204887 2.439192 0.446778 -0.354767 2.297208 -1.755163 1.024625 -1.154207 0.693759 0.094645 0.057386 -1.042151 -0.149535 1.651585 -1.449890 1.672544 1.085887 0.779066 -1.174521 0.573665
wb_dma_ch_rf -0.316562 3.560618 0.584415 -4.065201 -0.388443 -6.049079 2.141228 1.225751 -0.925262 1.651452 -0.192315 -0.453637 3.346470 2.914121 -0.362659 -0.536901 2.922896 0.706038 -1.292814 -1.896003
wb_dma_ch_sel/wire_gnt_p1_d -0.232329 2.227488 -0.572169 -0.842946 -2.194804 -1.205527 -0.527220 -2.624209 0.046406 -1.239483 -0.066239 -1.380695 -0.989812 0.799767 0.670564 -0.027179 0.088781 -0.542139 -0.052110 -0.264703
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.601402 -0.103784 1.113642 -0.243732 2.596211 -0.624305 0.387638 0.797323 -3.064248 -1.697260 1.296536 4.227043 -0.813930 0.057059 -1.242748 -1.084381 2.281564 4.770802 -2.815505 1.137631
wb_dma_ch_sel/input_ch1_txsz 2.141329 0.331237 0.019922 -3.225213 -1.853079 -2.752898 0.211642 -2.158762 -1.314677 -1.064172 0.302895 -0.944526 -1.194275 2.246500 0.344912 -2.697017 -1.764181 -1.073342 1.621414 1.386391
wb_dma/wire_ch3_txsz 0.802166 -3.138851 0.534622 0.153096 0.231778 2.478464 -1.250252 0.041206 0.489867 -0.472013 -0.051336 3.221282 -0.744039 0.712344 0.659956 -1.982488 -0.928315 -0.233570 -0.090566 0.909525
wb_dma_ch_sel/assign_7_pri2 -0.137587 -2.427316 -0.989042 0.867595 1.263861 2.195331 -1.430639 0.085807 0.517356 -1.382183 0.537940 1.834419 -1.072771 -0.528379 -0.204030 -0.786896 0.049775 0.773144 -0.899807 -0.285147
wb_dma_ch_pri_enc/inst_u30 0.556967 -0.796789 -0.055984 -0.785528 -1.905712 1.155802 -1.722551 -2.507160 0.520663 -1.696936 -0.141469 1.815678 -1.648746 1.567599 1.274131 -1.983412 -0.768620 -0.752619 -0.157682 0.580535
wb_dma/assign_3_dma_nd -1.119474 -1.360188 -0.993271 0.428862 0.810612 3.907505 -2.659703 2.279877 -1.652618 -2.278232 -2.134873 3.624372 -0.958125 -4.441896 -0.358001 -0.322330 0.633018 2.692231 -2.450606 -0.306319
wb_dma_ch_rf/assign_6_pointer -0.950428 -2.056225 -1.041134 -3.453487 2.385712 -1.214778 0.826073 -0.638082 3.823763 -1.528168 3.521279 4.427408 2.714611 5.929197 -1.086847 -1.073202 1.442470 1.366836 -1.589337 -2.660907
wb_dma_ch_rf/wire_ch_adr0_dewe -0.108821 -1.120070 1.116824 1.554017 0.030015 0.433650 -0.046932 0.302154 1.420582 2.595659 -0.987424 -0.418074 0.185170 -0.240445 0.262891 -0.269829 -0.949742 -2.131898 1.380810 0.327564
wb_dma_ch_pri_enc/always_2/if_1/cond 0.504611 -0.868258 -0.055151 -0.689129 -1.907912 1.279961 -1.736503 -2.572484 0.506257 -1.696814 -0.124499 1.797567 -1.734101 1.490735 1.286126 -1.952247 -0.802888 -0.738047 -0.178062 0.586467
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.097414 -2.934354 0.192599 -1.728355 0.465487 1.905323 -0.300363 -0.210917 2.786941 -1.251539 -0.644330 3.561460 1.245644 2.434544 -0.383264 -2.507114 -0.321580 -1.759516 -0.595122 0.272232
wb_dma_ch_sel/input_ch0_txsz 1.049722 0.705665 1.524113 -1.205276 3.028503 -0.877305 -0.229170 1.062283 -3.443264 -0.880673 -1.557617 3.635608 -1.822909 -0.962158 -2.006553 -1.767990 0.752117 3.491880 -2.328335 2.784218
wb_dma_ch_sel/always_2 -1.157589 -1.252999 -1.109028 0.394723 0.768869 3.793399 -2.594887 2.240070 -1.591420 -2.271456 -2.028047 3.401853 -0.955338 -4.405667 -0.352816 -0.180823 0.703801 2.671124 -2.391713 -0.394568
wb_dma_ch_sel/always_3 1.760695 -3.288776 -0.827131 -1.162885 0.598261 1.799105 -0.974411 2.539577 -2.689149 -2.700638 1.067297 4.083488 0.154961 -1.780470 0.057518 -2.043038 0.514004 3.395830 -1.146248 -0.422089
wb_dma_rf/input_de_txsz_we -0.160473 -0.798621 -0.321615 -0.690227 4.186441 1.405631 0.708058 -0.797752 -2.530524 -1.757731 -0.407518 0.142218 -2.824836 -3.500664 -3.524430 1.039506 -0.185687 2.564781 -1.203381 3.237703
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.076216 -3.194350 -0.470390 -0.955635 -0.790190 0.803258 -1.732313 -0.418789 0.342751 1.180205 0.480696 2.937640 0.009817 1.191072 2.180412 -1.588398 0.077179 -0.577176 -0.128929 -0.781299
wb_dma_ch_sel/assign_145_req_p0 -1.281444 -1.206110 2.540715 1.466209 0.254431 1.478008 0.418128 1.111587 -0.875079 2.194723 -2.494499 2.175417 -0.522265 -2.445779 -0.906734 0.126820 0.383051 0.809363 -2.198415 1.227103
wb_dma_de/always_3/if_1/if_1/cond 0.145714 -0.448211 0.866477 0.745802 -1.933799 -1.063534 1.877672 -0.280538 -1.539358 1.052579 0.753762 -1.127318 -0.158063 -1.094619 -0.256115 0.250241 0.533053 0.469260 -0.847920 -0.168672
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.120687 -3.390110 -0.478768 -0.939738 -0.738417 0.920436 -1.774615 -0.380976 0.375681 1.176907 0.536759 3.022180 0.066828 1.245994 2.247004 -1.687618 0.036683 -0.609971 -0.124926 -0.794382
wb_dma_rf/always_1/case_1 -1.132812 9.572135 0.295206 -3.652022 -2.107884 -8.993103 3.771641 -0.818506 0.506072 1.858027 0.518445 2.302933 2.475376 1.533433 1.019375 1.802554 5.114214 0.126911 0.504454 -0.865127
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.810184 2.612688 1.422232 -0.141878 -1.691254 -2.804791 2.338164 -2.277225 1.045300 1.122479 -0.550156 1.349681 -0.358440 0.475223 -0.682386 0.050057 1.045229 -0.997253 -0.167448 1.529856
wb_dma_ch_sel/assign_99_valid/expr_1 -0.105903 1.271070 3.483097 1.147794 -0.438243 -1.762352 -0.523923 6.344835 -1.710349 3.591959 -1.399459 1.208278 2.144737 -0.036249 1.819568 0.996664 0.813503 3.447437 -0.652219 -2.489640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.084916 -0.130153 0.970661 1.101476 -0.338808 2.009811 -1.224171 2.509983 -0.644616 1.758670 -3.476137 1.219463 0.357262 -3.944037 0.093295 0.223713 -0.344300 -0.225756 -0.117521 0.169666
wb_dma_wb_slv/reg_slv_adr 1.635267 7.232144 2.170161 -3.732505 -3.286618 -4.473457 3.359192 -1.894404 -2.993967 2.695426 -1.067748 -0.209734 3.962466 0.615208 0.632829 0.900934 2.106638 -1.175279 1.308481 1.888278
wb_dma_ch_sel/assign_8_pri2 -0.133846 -2.268765 -0.950913 0.797838 1.195012 2.051010 -1.333031 0.053712 0.480863 -1.319585 0.515036 1.754354 -1.029748 -0.521961 -0.171326 -0.717893 0.097989 0.760375 -0.853796 -0.277718
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.204893 2.499431 0.434748 -0.403384 2.259047 -1.879549 1.070639 -1.142378 0.653656 0.185011 0.069893 -1.111444 -0.062850 1.699250 -1.445243 1.712121 1.129508 0.774580 -1.182624 0.537301
wb_dma_wb_mast/wire_wb_cyc_o -0.256172 2.244703 -0.532185 -0.849287 -2.244416 -1.112543 -0.570962 -2.609396 -0.027447 -1.230693 -0.152294 -1.345736 -0.941186 0.712258 0.721958 -0.031626 0.111851 -0.549682 -0.034420 -0.275814
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.585068 -0.837790 0.033226 -0.763544 -1.931590 1.203695 -1.679973 -2.554571 0.490491 -1.665306 -0.161488 1.799610 -1.629590 1.579647 1.310802 -2.011408 -0.809643 -0.793188 -0.104472 0.621344
wb_dma/wire_paused -0.592676 1.430875 1.329949 -0.430437 -0.300922 -2.771760 0.617021 -1.212125 1.023811 0.285794 0.829080 0.223969 -0.963938 0.559117 -1.880024 0.037494 -0.669160 0.998827 1.033416 -0.425029
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.106943 3.597654 1.033416 -0.297553 1.008782 -3.018632 0.424611 -3.135494 1.446514 0.414682 -2.232350 -0.051337 3.336675 0.982537 -1.513704 0.143122 5.798681 -0.293952 -3.035507 -1.118273
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.243746 2.323924 -0.548045 -0.868688 -2.246649 -1.271770 -0.480455 -2.705972 0.019845 -1.236993 -0.110189 -1.406610 -0.981518 0.840001 0.657332 -0.045115 0.112863 -0.567518 -0.046751 -0.331460
wb_dma/wire_ch1_adr1 0.503846 -0.305156 -0.362562 0.955323 -0.430336 -0.045614 0.700339 -0.215321 0.171461 -0.868216 2.705137 0.512718 1.067842 0.972077 0.656842 0.772177 1.765760 1.514597 -0.683442 -1.695802
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.367435 1.299560 3.441684 -1.945692 -0.441736 -3.501610 -1.081831 2.032525 1.047848 -0.162150 -1.012956 -0.944631 2.772756 0.772924 -2.468466 -0.684540 -0.135461 2.550005 1.598871 -3.585157
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.519061 -3.390202 -0.693432 -0.170794 -1.321706 0.644507 -1.025779 -0.456348 0.342822 0.508988 2.916761 3.396755 1.168890 1.971428 2.851509 -0.831421 1.770739 0.913272 -0.762008 -2.404301
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.390768 -0.416343 0.142602 0.882397 -2.239280 1.429244 0.272027 2.622203 -3.908247 1.974148 -2.616418 -1.122205 1.717554 -6.590016 -0.208122 0.063030 0.115928 0.247844 0.005176 -0.202016
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.870352 -3.736662 -0.587126 0.845334 -3.419044 2.015340 -0.588508 1.671194 -3.219972 2.474133 0.514080 2.001658 2.741970 -4.275042 2.565708 -0.642124 1.785729 0.814133 -0.567413 -2.435634
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.104491 -3.298744 -0.379300 -0.933017 -0.786569 0.958884 -1.755720 -0.375922 0.287676 1.290827 0.403198 3.001556 0.012058 1.113478 2.263261 -1.623992 -0.007381 -0.635780 -0.080838 -0.707733
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.173863 -2.387945 -0.952250 0.894606 1.224702 2.162702 -1.365778 0.047750 0.488668 -1.360683 0.540282 1.751083 -1.088377 -0.598534 -0.185356 -0.697198 0.042799 0.764475 -0.859734 -0.271449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.561865 -0.739396 -0.078090 -0.725184 -2.090756 1.199742 -1.805200 -2.721027 0.496730 -1.735682 -0.174392 1.736033 -1.730491 1.501848 1.369245 -1.958375 -0.768663 -0.834437 -0.161756 0.585717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.346666 -0.381691 0.193986 0.881309 -2.298879 1.393731 0.236947 2.593407 -3.834537 1.957752 -2.674431 -1.035733 1.713536 -6.485633 -0.184069 -0.008597 0.175247 0.267800 -0.066037 -0.240253
wb_dma_ch_pri_enc/wire_pri14_out 0.524980 -0.764404 -0.063834 -0.740596 -1.939240 1.258816 -1.734038 -2.592391 0.480590 -1.738641 -0.158285 1.773237 -1.684706 1.456034 1.293527 -1.929988 -0.761454 -0.745575 -0.196908 0.588241
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.157054 -1.272688 -1.101671 0.373229 0.840571 3.703238 -2.565683 2.320375 -1.582268 -2.212769 -2.011356 3.436121 -0.837432 -4.306492 -0.349159 -0.230255 0.705875 2.698872 -2.415717 -0.456537
wb_dma_rf/wire_ch6_csr -0.552637 1.635788 0.120180 -3.522515 0.209145 -4.149950 1.017918 3.435536 -1.395912 1.879565 -0.641081 -1.170762 2.741158 2.944076 0.025790 -0.512144 -0.074449 1.055025 -1.237852 -2.056163
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.346265 0.109186 1.038140 0.630945 -0.461007 3.477989 0.300805 -0.243369 -2.440173 -0.046527 -2.078161 0.574192 -1.363051 -5.144548 -0.841012 1.596236 -0.503663 0.685934 -0.193225 2.633127
wb_dma_wb_if/input_wb_we_i 0.010357 -0.289023 2.554860 -1.803685 -3.929480 4.343578 1.785924 -1.824466 -2.846285 -1.132983 -3.822039 -4.246563 -1.629862 -5.372678 -1.052640 2.453369 -4.583900 -2.413234 2.360956 5.086471
wb_dma_ch_sel/assign_141_req_p0 -1.218955 -1.241866 2.682322 1.477155 0.220280 1.407833 0.636378 0.869053 -0.808685 2.366146 -2.397884 2.031266 -0.568073 -2.247921 -0.870813 0.185355 0.320737 0.617200 -2.062661 1.418136
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.374884 -0.057215 -0.738732 0.489831 -0.434521 2.718954 -1.694050 2.882786 -2.477636 1.022856 -3.429530 -0.200223 1.871011 -5.828296 0.078925 -0.150998 -0.473985 -0.342197 1.010054 -0.032694
wb_dma_ch_sel_checker 0.999547 -0.733368 1.501816 -0.756846 -0.996819 0.309623 0.162867 0.010140 -0.003338 0.869526 -0.601799 1.427533 0.365170 1.305849 0.842053 -1.228506 -0.978429 -1.035598 0.806495 1.159452
wb_dma_ch_rf/reg_ch_dis 0.964690 1.519985 2.046791 1.966800 0.103891 -1.600337 0.338499 0.223230 -1.014750 -0.143329 -2.394261 1.023455 -1.364901 0.875539 -1.741312 -3.469214 -0.100784 0.015137 -2.750506 2.013995
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.292265 -3.038495 -0.038846 -0.730466 0.008562 1.893546 0.437843 -0.289202 2.749813 -1.983724 1.801084 3.918264 2.204406 3.065202 0.250778 -1.544560 1.338930 -0.224619 -1.243863 -1.220261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.420875 -0.285917 0.061480 0.887959 -2.230134 1.418382 0.172728 2.585572 -3.885614 1.893486 -2.614534 -1.127697 1.811929 -6.494904 -0.140504 0.016203 0.192411 0.238538 0.018991 -0.292891
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.825896 0.321575 0.757549 -1.702800 0.490165 1.758181 -0.564432 1.026831 0.360911 -1.367158 -1.986587 -2.086302 0.149891 0.093695 -0.585193 1.484038 -2.147521 -0.481287 0.707733 0.957965
wb_dma_wb_slv/always_3/stmt_1 1.613088 1.795912 -0.222680 -2.000386 -3.382344 -3.275787 2.358501 3.361387 -1.929620 -0.188216 -1.449383 -1.030484 3.494132 1.572103 3.563805 -1.236671 3.609360 -1.973336 -1.195222 -0.323586
wb_dma_ch_rf/always_2/if_1/if_1 0.388658 -3.323822 -0.038491 -0.731708 -0.026986 2.037884 0.356184 -0.398668 2.940109 -2.043881 1.936806 4.136920 2.185192 3.263636 0.283059 -1.743583 1.350407 -0.290845 -1.254786 -1.295822
wb_dma_pri_enc_sub/assign_1_pri_out 0.549800 -0.758247 -0.059406 -0.759545 -1.950922 1.141953 -1.732250 -2.598686 0.531102 -1.691035 -0.111806 1.757264 -1.636974 1.571561 1.303342 -1.986433 -0.750576 -0.780649 -0.148220 0.548399
wb_dma_ch_sel/input_ch0_adr0 1.248551 -0.542974 3.604091 1.042053 -1.057889 1.719768 1.262517 2.843381 -0.316141 6.613283 -1.485984 1.565117 2.889796 0.193225 2.589688 0.575420 -1.592986 -2.272882 2.832103 1.605798
wb_dma_ch_sel/input_ch0_adr1 0.125060 -0.506382 0.844570 0.758519 -1.917312 -1.047379 1.851954 -0.290259 -1.527182 1.036753 0.699329 -1.077254 -0.153697 -1.125675 -0.261519 0.192821 0.495870 0.466878 -0.883490 -0.153867
wb_dma_wb_slv/assign_4 -0.389943 2.282455 -1.157112 -3.595154 -1.154604 -6.269828 1.626952 -1.808474 -0.333118 0.243541 0.513629 -1.974065 2.412189 -2.889378 -1.665447 -0.061875 4.439148 0.276366 1.251796 -4.853331
wb_dma_wb_mast/input_wb_data_i -1.175736 0.503829 -0.745265 -3.265834 -0.264490 -5.699187 3.736683 1.888899 0.058925 0.330817 -0.648330 -0.077879 3.401516 2.556077 -1.121674 -0.678324 -0.155754 -1.319355 -0.962941 0.093169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.504446 -3.271326 -0.646169 -0.135950 -1.242312 0.657786 -1.037658 -0.543682 0.386969 0.473874 2.785302 3.414129 1.078564 1.943478 2.754467 -0.864320 1.750865 0.850165 -0.778248 -2.275680
wb_dma_de/wire_adr1_cnt_next1 2.642010 0.942556 -1.886872 3.298628 0.094216 1.371891 -1.166471 2.080033 -1.654610 -2.244805 1.809793 -0.717622 1.984396 -0.230704 0.930453 -0.823190 0.718952 1.571420 -0.336716 -1.505411
wb_dma_ch_sel/inst_u2 -0.280031 2.315721 -0.584326 -0.909192 -2.252509 -1.304586 -0.474558 -2.668139 0.008783 -1.250498 -0.054554 -1.432060 -0.956862 0.890150 0.666528 -0.038012 0.138467 -0.569496 -0.058415 -0.340473
wb_dma_ch_sel/inst_u1 2.846235 -3.540042 -1.473768 0.979968 -2.004894 0.509470 -0.933732 4.492132 -2.123075 0.504589 -0.329991 2.605080 5.977738 -1.935899 1.234010 -4.363183 1.328888 0.083126 -0.685455 -2.962097
wb_dma_ch_sel/inst_u0 0.509553 -0.555871 -0.048025 -0.784265 -2.025832 1.004292 -1.684842 -2.589454 0.476093 -1.696365 -0.168217 1.613871 -1.578862 1.486163 1.290182 -1.886957 -0.690100 -0.738937 -0.175216 0.473028
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.506306 -0.881554 -0.093038 -0.671309 -1.780796 1.272844 -1.744133 -2.442686 0.507178 -1.738857 -0.086611 1.786417 -1.687374 1.426060 1.221482 -1.929731 -0.740226 -0.683251 -0.185111 0.535348
wb_dma/wire_adr0 0.033612 -0.500421 1.542999 -0.025179 -2.212037 -1.873959 -0.591023 1.675829 1.180258 6.756839 -1.350547 2.566744 4.924961 0.863908 3.852540 -0.408689 1.160294 -2.541534 2.265100 -1.962518
wb_dma/wire_adr1 0.625132 -0.772572 0.489073 1.520386 -2.283846 -1.058892 2.455232 -0.519266 -1.233772 0.073181 3.281745 -0.460804 0.863408 -0.012074 0.401726 0.841285 2.160619 1.894128 -1.538529 -1.719962
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.206510 -1.938896 -0.026470 0.743018 -1.276325 1.053793 0.219480 0.724202 -2.524399 2.685525 0.434011 1.274853 2.470375 -2.928374 1.324747 0.940165 2.558700 1.461582 -1.622751 -1.688806
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.041284 -3.286472 -0.489910 -0.982433 -0.807899 0.876989 -1.812628 -0.416377 0.346469 1.263189 0.490788 2.986367 0.014381 1.209758 2.265372 -1.621433 0.064300 -0.578400 -0.155834 -0.840218
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.816099 0.309226 0.733904 -1.725733 0.521410 1.746036 -0.614829 1.000417 0.345609 -1.445091 -1.978418 -2.003151 0.084843 0.086412 -0.598539 1.417839 -2.177243 -0.455481 0.651540 0.973394
wb_dma_ch_sel/wire_req_p0 0.790458 -4.520545 -2.360042 -2.006824 -2.174290 -2.141839 -0.059696 1.143208 -0.677551 0.176693 0.474126 2.438297 4.765726 -2.694946 0.180397 -3.443975 3.085949 -0.143050 -0.520184 -4.027269
wb_dma_ch_sel/wire_req_p1 -0.256519 2.215849 -0.519120 -0.859767 -2.183344 -1.166319 -0.525824 -2.626236 0.043396 -1.190788 -0.096192 -1.376970 -0.969228 0.812654 0.632926 -0.023660 0.115971 -0.533792 -0.066209 -0.287915
wb_dma/wire_ndnr 1.728532 -3.186744 -0.744381 -1.040676 0.502103 1.762751 -0.849075 2.443724 -2.696533 -2.628049 1.169017 4.007442 0.235614 -1.809926 0.054974 -1.856551 0.678444 3.442452 -1.197743 -0.447783
wb_dma_de/reg_mast0_drdy_r 2.087755 -5.100058 0.760045 -0.109550 1.594522 0.701657 -0.492126 0.855004 0.443233 1.473123 -0.020442 1.490302 -0.960788 0.695593 -0.278138 -3.462112 -2.713837 -1.871129 2.244559 1.706094
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.504381 -0.802301 0.011106 -0.673845 -1.817822 1.167044 -1.638525 -2.407092 0.448035 -1.599088 -0.168686 1.739672 -1.607168 1.380176 1.231321 -1.846933 -0.768412 -0.700403 -0.127990 0.580819
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.573001 3.071925 0.986328 -1.560549 -0.715075 -1.455992 -1.500146 3.104173 1.756017 4.169506 -3.289444 0.534392 4.419224 1.294698 3.020749 1.706988 0.145153 -2.211316 1.736893 -1.582227
wb_dma_ch_sel/assign_137_req_p0 -1.332826 -1.038377 2.519181 1.394404 0.234533 1.394341 0.589713 0.962772 -0.964658 2.179002 -2.395794 1.950189 -0.559152 -2.460778 -0.943793 0.312613 0.426235 0.838589 -2.183291 1.344388
wb_dma_rf/wire_pointer2 0.974231 -0.746232 1.468792 -0.717039 -0.963076 0.329074 0.165813 -0.035964 -0.006047 0.858367 -0.513301 1.372961 0.332271 1.321111 0.840256 -1.210359 -1.008195 -0.998353 0.818201 1.155906
wb_dma_rf/wire_pointer3 -0.023158 -3.132465 0.165310 -1.536719 0.546541 2.185563 -0.481346 -0.228618 2.689100 -1.348455 -0.599627 3.733582 0.964025 2.335924 -0.344919 -2.606892 -0.426356 -1.631504 -0.635240 0.375181
wb_dma_rf/wire_pointer0 -0.210081 -1.995360 -0.734451 -1.926979 2.125028 -1.080594 0.022217 -0.590772 2.007764 -0.759929 4.012016 4.030935 1.105591 4.585367 -0.212826 -0.644362 0.896910 2.496750 -1.032913 -2.152992
wb_dma_rf/wire_pointer1 0.834617 -3.107047 0.546959 0.119975 0.233641 2.437424 -1.246512 0.045865 0.484798 -0.496743 -0.058083 3.221618 -0.713959 0.757087 0.633141 -1.977762 -0.935746 -0.262168 -0.090273 0.893081
wb_dma_rf/wire_sw_pointer0 -0.114247 1.117353 -1.565053 -0.131917 -0.633916 -2.731047 0.661587 0.271364 0.069421 0.069072 0.070335 -0.597951 0.359834 1.878171 0.571021 -1.347775 0.401100 -1.267495 -1.218795 -0.276730
wb_dma_de/always_21/stmt_1 2.110165 -5.134339 0.812799 0.001946 1.620447 0.741453 -0.584158 0.908572 0.477998 1.546057 -0.109322 1.534548 -1.005277 0.566826 -0.309772 -3.554603 -2.786839 -1.908836 2.319347 1.738324
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.850732 -2.261623 0.815973 -0.046128 0.354828 0.873389 -0.450613 1.934534 -3.955814 -1.796385 1.092352 5.072713 -0.679311 -1.697429 -0.018984 -2.715442 1.230430 4.117520 -1.591331 0.697628
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.548159 1.839479 2.860410 -0.520161 0.841928 1.776741 1.528369 -1.433584 -1.597622 0.965557 -2.485305 0.943491 -1.083373 -1.914258 -1.374570 1.950027 -0.372574 0.413206 -0.576648 4.212087
wb_dma_ch_arb/input_advance -1.127107 -1.225680 -1.039733 0.319953 0.768388 3.646759 -2.502001 2.291519 -1.598972 -2.219557 -2.034944 3.432290 -0.818256 -4.322857 -0.384472 -0.241009 0.658477 2.676764 -2.367933 -0.378981
wb_dma_de/always_7/stmt_1 -0.828921 0.236552 -1.446151 -1.697991 4.293787 -0.325005 -0.671155 1.574224 -2.221818 -2.579396 -0.886140 1.131372 -1.383833 -2.295754 -2.892778 0.151931 0.912311 3.787940 -2.513444 0.665903
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.582031 -0.806528 0.817234 0.410870 -2.298754 3.228954 -3.010446 -0.021364 -0.154523 -0.040094 -3.624408 2.855610 -1.295153 -2.543918 1.402461 -1.612228 -1.080920 -0.892962 -0.257889 0.622322
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.087378 -3.223129 -0.496262 -1.002605 -0.854308 0.742587 -1.768459 -0.400396 0.291051 1.282915 0.503489 2.981903 0.103731 1.225801 2.300954 -1.650410 0.117941 -0.581221 -0.142441 -0.833951
wb_dma_de/always_3/if_1/cond 0.110473 -0.480275 0.835218 0.824884 -1.893114 -0.947731 1.853821 -0.271730 -1.526924 1.039622 0.736454 -1.082578 -0.170722 -1.146370 -0.233108 0.219880 0.494158 0.489603 -0.835024 -0.150679
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.304613 -0.128228 -0.576464 0.458090 -0.441678 2.738970 -1.607977 2.964789 -2.498007 1.133018 -3.429941 -0.102703 1.774142 -5.834668 0.063771 -0.124696 -0.517275 -0.290730 0.939036 0.018994
wb_dma_ch_sel/assign_101_valid -0.264322 1.098323 3.579193 1.214403 -0.443957 -1.887184 -0.752965 6.777537 -1.592958 3.668141 -1.507568 1.327164 1.984621 0.140716 1.887717 0.876881 0.783670 3.643364 -0.864588 -2.801788
wb_dma_ch_sel/assign_98_valid -0.057019 1.391230 3.473147 1.396522 -0.486406 -2.032626 -0.572215 6.426343 -1.644927 3.637416 -1.305493 1.343916 2.041377 0.128665 1.843882 0.840592 0.954864 3.457171 -0.772399 -2.561248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.061182 -0.222863 0.988176 1.151486 -0.321810 2.132930 -1.275926 2.482462 -0.565520 1.791533 -3.522443 1.252761 0.297930 -3.971200 0.101797 0.228842 -0.414027 -0.255886 -0.076113 0.226813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.442722 -0.388580 0.057307 0.860914 -2.231223 1.355799 0.204761 2.634743 -3.871030 1.984548 -2.646011 -1.263378 1.826887 -6.482051 -0.165015 -0.038545 0.090393 0.135419 0.114795 -0.271152
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.511928 -0.830011 -0.074526 -0.633731 -1.941024 1.369030 -1.861724 -2.566416 0.474542 -1.845285 -0.224487 1.822060 -1.791678 1.330319 1.285061 -1.973981 -0.786612 -0.699943 -0.232233 0.604647
wb_dma_rf/wire_ch7_csr -0.614611 1.308650 -0.128879 -3.579507 0.463388 -3.860739 0.956055 3.382077 -1.349330 1.504421 -0.494289 -0.955512 2.579817 2.981893 -0.124725 -0.652345 -0.074731 1.156478 -1.501785 -2.028557
wb_dma_ch_sel/reg_csr -1.374304 3.380404 -2.391437 -6.310956 2.225041 -0.155735 0.965727 0.141681 -0.280261 0.216438 -2.584146 -0.823079 3.573730 1.590980 -1.196185 0.638929 -1.068607 -2.473034 -0.000194 1.445301
wb_dma_de/reg_next_state 0.364479 2.141087 3.143392 -0.927597 -0.918211 -2.031635 1.243399 0.926522 2.006891 -2.333917 -1.766369 0.513482 2.880742 -0.377464 -2.968979 -0.632533 1.238112 1.136922 0.613889 -1.103042
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -0.335684 0.749334 0.879445 -4.070340 -0.007362 7.589386 0.193768 4.793656 0.176723 -3.836215 -2.688352 5.429900 4.133944 -0.980262 0.928823 2.245204 -1.634879 0.427458 0.196111 2.315308
wb_dma_de/always_11/stmt_1/expr_1 0.139453 -0.460009 0.843135 0.736152 -1.894426 -1.021719 1.845973 -0.248076 -1.514519 1.045756 0.746442 -1.067023 -0.166633 -1.115484 -0.220581 0.258486 0.535716 0.473539 -0.861262 -0.150478
wb_dma_ch_rf/input_ptr_set 0.750038 -3.085837 0.472299 0.196977 0.297354 2.483901 -1.293508 0.063790 0.500897 -0.557285 -0.063601 3.184259 -0.804591 0.647268 0.621096 -1.942986 -0.908090 -0.208533 -0.163170 0.863132
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.604376 -0.820492 0.498754 1.630627 -2.250774 -0.972090 2.459990 -0.452646 -1.305162 0.128703 3.216140 -0.430229 0.858565 -0.211047 0.398300 0.881340 2.155958 1.912779 -1.495396 -1.728545
wb_dma_ch_sel/assign_12_pri3 0.805277 -3.036413 0.562173 0.143273 0.263280 2.424692 -1.233621 0.069137 0.467213 -0.475654 -0.074994 3.153978 -0.713853 0.654922 0.611512 -1.906938 -0.900342 -0.243453 -0.123799 0.913145
wb_dma_de/assign_65_done/expr_1/expr_1 -1.588526 2.552121 0.132101 -1.541319 -0.175981 1.061152 -1.787058 -1.718775 -0.809594 -2.487296 -2.371142 2.206297 -1.676548 -0.470046 -0.247472 0.291023 0.889839 1.798287 -2.683002 0.974595
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.803118 -3.052622 0.563186 0.130921 0.207658 2.399560 -1.219699 0.100970 0.467573 -0.457639 -0.082183 3.172674 -0.683903 0.714183 0.639631 -1.947924 -0.917729 -0.225469 -0.093787 0.917394
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.265474 2.278363 -0.557136 -0.865647 -2.261285 -1.219428 -0.546943 -2.665173 0.034883 -1.226985 -0.145513 -1.387219 -0.971298 0.822532 0.668135 -0.046115 0.107198 -0.535392 -0.064704 -0.303781
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.327198 0.034889 -0.733759 0.248817 -0.452441 2.579000 -1.576613 2.967302 -2.571020 0.974804 -3.425602 -0.174128 1.932306 -5.806114 0.065530 -0.085084 -0.410060 -0.193352 0.871733 -0.077670
assert_wb_dma_ch_sel/input_valid -0.183369 -2.340245 -0.942573 0.896807 1.256837 2.153209 -1.372875 0.076806 0.507026 -1.328247 0.500883 1.784126 -1.064541 -0.606304 -0.193879 -0.707356 0.067365 0.786944 -0.870392 -0.284425
wb_dma/input_wb0_stb_i -0.368708 -1.340097 2.960589 2.801180 -2.207655 2.631160 2.157847 -0.183711 -2.371094 3.685106 -2.284239 -0.964859 -1.126089 -6.191701 -0.794186 1.519171 -0.908801 -0.966451 0.365460 2.685629
wb_dma/wire_ch1_csr -0.034238 2.133292 0.870680 -3.243277 1.235476 -2.915239 1.826946 4.068681 -2.120487 2.139618 -1.634260 -2.478925 1.117571 2.835772 -1.311394 -1.033476 -2.109748 0.275711 -1.022305 0.201245
wb_dma_rf/assign_5_pause_req -2.384430 3.223268 2.169322 -1.914345 -0.947404 -2.952093 -0.132807 -4.172733 3.588594 0.158017 -3.621513 1.731778 2.060320 0.842763 -2.664942 -1.259344 3.419439 -1.504286 -1.681392 -1.008822
wb_dma_de/always_12/stmt_1 -1.620203 2.448695 0.201064 -1.370713 0.003401 1.319552 -1.887738 -1.532172 -0.858701 -2.468065 -2.523252 2.449421 -1.721310 -0.674176 -0.322291 0.248205 0.832258 1.920144 -2.824275 1.077434
wb_dma_wb_if/wire_wb_ack_o -0.599281 -0.197259 -0.937687 -2.157660 -0.359049 -4.573542 1.769075 -1.137807 -0.007573 -0.048595 0.106438 0.489707 0.297984 0.808729 -1.508104 -2.003326 1.602715 -0.176966 -1.514274 -1.753259
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.573106 -0.779004 0.964310 0.473213 -2.218176 3.190299 -2.812206 -0.010715 -0.130902 0.161095 -3.602387 2.842348 -1.197807 -2.566092 1.340104 -1.501957 -1.062472 -0.981539 -0.235938 0.761305
wb_dma_ch_arb/assign_1_gnt 2.659871 -2.080272 -2.065206 0.508709 -3.991731 -0.275235 -1.535573 2.178547 -2.273346 -0.558505 -0.352842 1.342747 4.882183 -1.573821 1.840233 -4.516347 1.270797 -0.295141 -0.750567 -3.313645
wb_dma_rf/input_dma_err -0.572854 -0.831122 0.724961 0.318453 -2.223304 3.110053 -2.953348 -0.059411 -0.115976 -0.147352 -3.495970 2.914467 -1.275728 -2.419530 1.349533 -1.658862 -1.023657 -0.830014 -0.363886 0.595015
wb_dma/wire_wb0_addr_o 0.138886 -0.484247 0.809431 0.725818 -1.914310 -1.059824 1.872299 -0.304051 -1.519576 1.006639 0.754454 -1.119248 -0.168353 -1.070348 -0.227407 0.229340 0.543820 0.470968 -0.866186 -0.150753
wb_dma_de/assign_73_dma_busy/expr_1 -1.135038 1.346355 0.080744 0.639367 1.983498 -1.163660 -0.413550 -3.332057 1.806573 -0.638737 -1.121362 0.954010 2.023165 0.389702 -1.582082 -0.132143 5.594392 0.317028 -3.399805 -1.212680
wb_dma/input_dma_nd_i -1.151150 -1.312895 -1.120741 0.458526 0.796863 3.879843 -2.567868 2.252661 -1.616910 -2.273819 -2.028699 3.456148 -0.942526 -4.471693 -0.347331 -0.149223 0.654667 2.662629 -2.359741 -0.376277
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.314252 1.311664 1.578243 1.147074 2.294336 -1.372481 1.053667 -0.851018 2.155396 2.839036 -0.909861 -1.524716 0.084257 1.434753 -1.139078 1.458301 0.122723 -1.418572 0.299910 0.882076
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.311726 1.197645 1.523116 1.253814 2.349948 -1.092721 0.943241 -0.893182 2.096687 2.699818 -0.913132 -1.447013 -0.071668 1.326336 -1.174753 1.480089 0.052897 -1.365154 0.216702 0.938854
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.259294 2.153630 -0.553968 -0.804589 -2.151248 -1.063695 -0.533925 -2.689192 0.019515 -1.263209 -0.087974 -1.344691 -1.048949 0.815991 0.653924 -0.061666 0.060599 -0.523463 -0.032272 -0.267334
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.533692 -0.918832 0.910888 0.376111 -2.287281 3.234421 -2.976093 0.035919 -0.182939 0.030158 -3.610972 2.977389 -1.241663 -2.478548 1.377057 -1.725503 -1.117853 -0.943635 -0.235296 0.726160
wb_dma_ch_sel/assign_3_pri0 -1.102736 -1.328210 -1.067212 0.436421 0.750029 3.761737 -2.509649 2.153091 -1.545390 -2.221182 -1.934726 3.375581 -0.917743 -4.299951 -0.347435 -0.180034 0.658631 2.585511 -2.342484 -0.353069
wb_dma_de/always_23/block_1/stmt_8 0.123490 -0.458737 0.830933 0.715104 -1.887050 -1.055840 1.847725 -0.291700 -1.476990 0.976121 0.745171 -1.057156 -0.160793 -1.028018 -0.203579 0.188131 0.507844 0.458404 -0.827089 -0.160193
wb_dma_ch_arb/always_2/block_1/stmt_1 2.806562 -2.189205 -1.940019 0.704525 -3.927228 0.028593 -1.658556 2.300246 -2.271570 -0.639504 -0.353187 1.410502 4.829574 -1.455387 1.911083 -4.578925 1.034955 -0.375414 -0.677852 -3.146922
wb_dma_de/always_23/block_1/stmt_1 0.258289 2.423719 3.382497 -0.941564 -0.893158 -2.240190 1.151953 1.339293 1.886280 -2.285712 -2.029005 0.557330 2.983334 -0.601011 -3.088628 -0.498305 1.332149 1.421370 0.506955 -1.276542
wb_dma_de/always_23/block_1/stmt_2 0.162083 -0.600004 -0.101687 -2.395885 3.271336 0.027233 -0.620409 1.578927 -2.191436 -1.816720 -1.354222 2.555905 -0.990103 -1.009137 -2.007926 -1.097677 -0.050121 2.749919 -1.738577 1.699531
wb_dma_de/always_23/block_1/stmt_4 0.291518 -1.035427 1.998825 -1.317165 3.339868 -0.344885 0.246712 1.131520 0.147802 0.603816 -2.798197 3.917749 0.011545 0.438069 -2.556610 -2.904197 0.134329 0.021184 -1.423314 2.485323
wb_dma_de/always_23/block_1/stmt_5 1.030636 -3.062065 -0.130386 -2.316510 -0.460978 5.041049 -1.408067 2.042044 -2.425355 -3.327689 -2.076477 4.180215 -0.290308 -3.208374 0.078335 -1.488552 -2.036863 1.018029 -0.125916 2.554246
wb_dma_de/always_23/block_1/stmt_6 -0.352510 0.181213 1.051918 0.620822 -0.492844 3.427261 0.274073 -0.214076 -2.439081 -0.003377 -2.160454 0.610896 -1.286530 -5.150515 -0.833591 1.550564 -0.475234 0.731726 -0.249608 2.571506
wb_dma_rf/inst_u25 -0.558580 -0.730538 0.878175 0.354684 -2.362072 3.128875 -2.838898 -0.213223 -0.138027 0.073368 -3.557471 2.742404 -1.249968 -2.468881 1.412752 -1.571396 -1.133997 -1.039754 -0.185382 0.731498
wb_dma_wb_mast/input_mast_go -0.254015 2.209392 -0.587403 -0.845975 -2.217023 -1.132966 -0.541483 -2.685834 0.042694 -1.273294 -0.131054 -1.341065 -0.964034 0.794141 0.681344 -0.058347 0.101485 -0.544639 -0.079949 -0.284996
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.493257 2.714691 0.735569 0.153587 2.089743 0.076212 1.210567 -1.510399 -0.562964 0.135994 -1.086343 -0.767664 -0.926400 -1.269668 -1.947309 2.635435 1.028765 1.019516 -1.416752 1.978870
wb_dma_ch_sel/assign_125_de_start/expr_1 1.071875 2.952060 3.288205 2.818987 -0.363421 -4.273337 0.176517 -0.860179 -1.715730 0.832192 -0.767207 0.622533 -3.498345 0.096051 -2.527532 -2.637652 -0.930164 2.220317 -1.092441 1.616615
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.696343 2.874114 1.799422 -0.369035 -0.994312 -4.137531 0.303661 -3.250526 1.711664 0.436982 -1.314948 0.753396 1.919149 0.152430 -2.232312 -1.099672 3.709602 0.080328 -1.026006 -1.648601
wb_dma_ch_sel/assign_151_req_p0 -1.302578 -1.213934 2.574593 1.550434 0.206081 1.415693 0.496054 1.085320 -0.848549 2.283525 -2.415017 2.039950 -0.564830 -2.387400 -0.884459 0.223287 0.383080 0.741818 -2.180933 1.254509
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.872235 -1.930282 0.041672 -1.253376 -0.975596 1.290974 -2.288325 0.314040 -1.494275 -0.648742 -2.585859 1.827381 -1.851686 -2.316296 0.233205 -2.983895 -1.990843 -0.538963 0.693834 1.326304
wb_dma_wb_mast/reg_mast_dout -1.125632 0.460396 -0.819130 -3.241982 -0.236821 -5.466425 3.603588 1.785551 0.094133 0.291673 -0.684783 -0.254860 3.422384 2.274812 -1.136460 -0.602269 -0.177280 -1.366031 -0.790145 0.011061
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.486665 3.065123 1.105367 -1.668624 -0.713725 -1.514730 -1.438436 3.015057 1.618138 4.101595 -3.330084 0.542754 4.242431 1.309998 2.912463 1.601133 0.051876 -2.194803 1.697919 -1.412034
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.267463 2.345237 -0.579427 -0.912172 -2.255261 -1.273109 -0.529676 -2.696180 0.001634 -1.235967 -0.118940 -1.438510 -0.979145 0.851581 0.702764 -0.019567 0.135058 -0.571393 -0.060115 -0.322135
wb_dma_ch_sel/assign_100_valid -0.165537 0.980789 3.541963 1.447211 -0.487720 -1.642362 -0.620262 6.462591 -1.704258 3.903599 -1.302304 1.127940 1.917373 -0.071249 1.947107 1.011315 0.771244 3.396469 -0.758826 -2.566735
wb_dma_ch_sel/assign_131_req_p0 -0.216853 -1.737830 -0.196284 0.453265 -1.095615 0.750365 0.251096 0.660484 -2.436465 2.329441 0.520051 1.281614 2.450238 -2.570967 1.166932 0.841767 2.613676 1.589948 -1.742198 -1.769889
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.339502 -1.140191 2.515486 1.556838 0.267793 1.518109 0.456750 0.992234 -0.862783 2.255924 -2.450167 2.044106 -0.569077 -2.432571 -0.867521 0.288931 0.399240 0.740169 -2.189386 1.319418
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.071748 -0.243179 0.962690 1.222010 -0.302919 2.216098 -1.299626 2.514855 -0.615872 1.793235 -3.475525 1.224235 0.316008 -4.052527 0.104183 0.266638 -0.417477 -0.226081 -0.063146 0.192964
wb_dma_ch_rf/input_dma_done_all 0.128347 -0.814483 -0.159286 -2.369493 3.343545 0.250649 -0.734160 1.500325 -2.170105 -1.932219 -1.344667 2.659792 -1.226517 -1.046803 -2.055503 -1.175857 -0.132772 2.796534 -1.725271 1.794144
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.462265 -3.847243 -1.173939 -5.488460 1.027860 2.372991 0.147465 2.283801 -1.294828 -4.334867 -1.621438 3.465771 1.294221 -1.173542 -1.926573 -3.305189 -2.118817 -0.006944 0.239725 2.172274
wb_dma_pri_enc_sub/wire_pri_out 0.520354 -0.837953 -0.066703 -0.698373 -1.948911 1.307664 -1.781337 -2.557579 0.511561 -1.751107 -0.136808 1.801347 -1.741252 1.454319 1.303823 -1.961222 -0.807601 -0.736983 -0.162670 0.571203
wb_dma_ch_rf/input_wb_rf_din 1.666796 0.690101 5.979277 -5.438092 -0.932156 -2.812753 5.594687 3.048803 -4.819926 5.917007 -0.105869 -1.421105 2.480489 -0.358309 0.236248 3.275918 -0.716878 1.841107 3.258886 2.655357
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.210904 1.538552 -0.560572 -3.128242 1.158493 -0.985863 -1.193395 -1.050819 -2.050567 -3.012288 -1.481127 1.278379 -2.023494 -0.164558 -1.338020 -1.123088 0.058032 2.248003 -1.834237 1.419711
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.320755 -1.078898 2.666323 1.524812 0.238087 1.448205 0.561195 1.096261 -0.919022 2.395319 -2.566331 2.056381 -0.526898 -2.492082 -0.888112 0.280555 0.331331 0.735570 -2.146190 1.361994
wb_dma_ch_sel/assign_139_req_p0 -1.267234 -1.297332 2.529823 1.538946 0.280737 1.624755 0.371084 1.088016 -0.906190 2.208850 -2.488819 2.218948 -0.624633 -2.418664 -0.865709 0.130467 0.308717 0.803335 -2.200057 1.332546
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.276826 2.259434 -0.565994 -0.847773 -2.195039 -1.177299 -0.533245 -2.685080 0.034294 -1.275966 -0.076661 -1.358828 -1.021259 0.791766 0.687162 -0.057929 0.135119 -0.555133 -0.047894 -0.278272
wb_dma_ch_sel/always_38/case_1 1.108300 3.073720 3.313058 2.907490 -0.634587 -4.104206 -0.004579 -0.953744 -1.857263 0.793913 -0.929389 0.636698 -3.541430 -0.094725 -2.370578 -2.684808 -0.904828 2.191607 -1.090711 1.651529
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.169269 1.528409 3.258285 -0.937481 -1.659196 -3.630706 -2.099573 2.374954 1.139465 0.867914 -1.021335 -0.518711 2.501373 0.444785 -1.407572 -1.425386 0.495570 2.493598 1.295246 -5.172643
wb_dma/constraint_wb0_cyc_o -0.268688 2.352351 -0.573213 -0.929874 -2.272510 -1.259129 -0.505934 -2.661256 0.014000 -1.225533 -0.113678 -1.455975 -0.926346 0.830350 0.688485 -0.027014 0.136797 -0.523850 -0.051114 -0.353264
wb_dma/input_wb0_addr_i 1.213956 5.119108 1.499371 -3.738552 -2.737505 -5.139091 4.132997 -1.300013 -2.525063 2.133883 -0.799050 -0.454101 3.427491 0.805695 -0.338803 0.101588 1.709387 -1.265938 0.499166 0.764292
wb_dma_de/input_mast1_drdy -0.259507 2.591238 -0.128996 -2.106074 -3.183920 -0.835731 -1.715669 -0.490153 -0.831189 -1.281864 -2.101865 1.322459 0.132670 0.473621 1.672096 -1.336006 0.229428 -0.057668 -0.839010 -0.624113
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.227764 2.477029 0.435855 -0.312601 2.349385 -1.779653 1.042461 -1.217416 0.708436 0.079404 0.043335 -1.051119 -0.199943 1.649979 -1.487992 1.733405 1.099814 0.809650 -1.202056 0.585594
wb_dma_wb_if/input_wb_ack_i -2.106277 -0.486214 0.193078 -5.062869 -2.264797 -8.296659 4.500501 1.249555 -0.293639 -0.300239 -1.278353 0.513882 0.563226 1.459579 -2.225688 -2.295646 0.909687 -0.052770 -2.222018 -1.928957
wb_dma_ch_sel/wire_pri_out 0.537769 -0.787145 -0.051878 -0.763343 -1.954978 1.185824 -1.740059 -2.470099 0.457071 -1.681601 -0.180970 1.753577 -1.588564 1.481229 1.268545 -1.963951 -0.785416 -0.721471 -0.145005 0.550740
wb_dma_ch_rf/assign_3_ch_am0 -0.832665 0.334047 0.761746 -1.753902 0.490996 1.801876 -0.621872 1.072995 0.380869 -1.380474 -2.035592 -2.122399 0.124830 0.070454 -0.574362 1.562491 -2.202009 -0.510986 0.726905 0.960555
wb_dma_rf/input_ch_sel 0.038455 -1.446181 0.901145 -1.361590 2.952686 -2.033145 0.897410 -2.909319 3.926991 0.924115 -2.028859 1.085828 3.311436 2.514949 -2.558782 -2.909991 3.349545 -3.496781 -0.841379 0.223721
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -2.985461 3.740480 0.354641 -1.743510 -0.023757 -3.254044 -1.915192 1.310238 3.496976 3.038171 -3.386990 0.041767 2.395213 1.524222 2.138286 1.910053 0.733966 -2.425519 1.391708 -1.880972
wb_dma_de/always_23/block_1/case_1 0.225594 2.215291 3.350987 -0.828460 -0.745853 -2.407071 1.147286 1.414819 1.942417 -2.177349 -1.916370 0.257100 2.799658 -0.337781 -3.099895 -0.565164 1.276561 1.472839 0.436424 -1.408780
wb_dma/wire_pause_req -2.337093 2.735013 2.192658 -1.804164 -0.881594 -2.403751 -0.352703 -4.354303 3.769243 -0.070693 -3.624441 2.036570 1.846336 0.818510 -2.676502 -1.415176 3.202194 -1.580838 -1.722628 -0.891633
wb_dma_wb_if/input_mast_go -0.255077 2.230204 -0.550153 -0.833670 -2.183768 -1.194560 -0.479258 -2.647469 0.046129 -1.243600 -0.073488 -1.401444 -0.952298 0.826954 0.680716 -0.022202 0.100870 -0.545671 -0.023460 -0.306177
wb_dma_ch_rf/input_de_csr 1.309305 -3.978092 -0.548781 -3.414842 1.786129 -0.070810 0.411556 0.379272 1.282291 -1.862313 0.246409 2.544324 0.694691 2.552379 -1.570134 -3.871985 -1.198523 -1.200821 0.331456 0.840273
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.537734 -0.755876 -0.028437 -0.738541 -1.957640 1.159390 -1.676614 -2.594460 0.524136 -1.662980 -0.151304 1.752386 -1.627445 1.537211 1.315476 -1.931977 -0.754068 -0.777186 -0.157877 0.574777
wb_dma_de/input_mast0_din 2.293227 -5.733678 0.122747 -3.808578 1.505305 1.294635 1.348799 0.515175 1.834416 -1.084376 -0.303727 1.447488 1.320269 2.055725 -1.633631 -3.899926 -3.666405 -3.789631 3.020994 2.783389
wb_dma_pri_enc_sub/always_3 0.501271 -0.821942 -0.074619 -0.657515 -1.939589 1.313846 -1.794156 -2.573576 0.509583 -1.769819 -0.188996 1.746438 -1.717105 1.407472 1.294777 -1.934716 -0.797584 -0.733373 -0.214960 0.529834
wb_dma_pri_enc_sub/always_1 0.474526 -0.711731 -0.012743 -0.698173 -1.962991 1.194027 -1.696787 -2.467720 0.461062 -1.645927 -0.198034 1.665022 -1.607012 1.393599 1.283887 -1.883664 -0.781494 -0.725391 -0.156550 0.510777
wb_dma_ch_sel/reg_adr0 -0.146452 -0.031329 1.682303 -0.225335 -2.128133 -2.149828 -0.459572 1.501488 1.266663 6.475443 -1.498511 2.677055 4.704993 0.767388 3.592390 -0.256358 1.251379 -2.338178 2.164285 -1.830833
wb_dma_ch_sel/reg_adr1 0.608609 -0.774218 0.498811 1.592505 -2.261307 -0.980846 2.464527 -0.482308 -1.287595 0.049321 3.276049 -0.434157 0.885087 -0.097057 0.401755 0.844358 2.189642 1.910455 -1.520916 -1.744672
wb_dma_ch_sel/assign_1_pri0 -1.145231 -1.333195 -1.161625 0.414597 0.770442 3.812874 -2.692008 2.270121 -1.528986 -2.376124 -1.993221 3.493323 -0.932796 -4.265647 -0.330833 -0.256765 0.659740 2.683583 -2.431688 -0.436179
wb_dma_ch_pri_enc/wire_pri26_out 0.526759 -0.768593 -0.058255 -0.707714 -1.968124 1.187378 -1.737521 -2.561631 0.499243 -1.724433 -0.168323 1.704862 -1.715936 1.468701 1.294652 -1.912353 -0.767226 -0.718110 -0.169591 0.558630
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.078272 -0.190577 1.011733 1.082375 -0.337778 2.051681 -1.262877 2.575608 -0.571286 1.778449 -3.544954 1.306584 0.371964 -3.945302 0.144625 0.148848 -0.392067 -0.221067 -0.101310 0.120339
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.617439 2.547984 0.161015 -1.516329 -0.202580 1.093229 -1.854348 -1.564805 -0.810912 -2.473919 -2.483188 2.305987 -1.618312 -0.580923 -0.234921 0.276838 0.891986 1.837115 -2.735722 0.947851
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 1.910332 0.121889 5.024634 -3.140492 -1.594494 6.035825 3.603459 1.796335 -4.640646 2.728811 -4.934216 -0.524900 3.308184 -5.355239 -0.538030 3.098069 -4.420446 -2.162695 3.755817 7.531723
wb_dma/wire_ptr_set 0.827645 -3.073125 0.537149 0.115946 0.246372 2.429508 -1.219529 0.034484 0.485579 -0.490084 -0.049333 3.169878 -0.765669 0.710760 0.612508 -1.923759 -0.931226 -0.228634 -0.111960 0.915604
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.529713 -0.665627 0.001012 -0.831261 -2.038400 1.074361 -1.705238 -2.529240 0.442357 -1.631904 -0.233806 1.722636 -1.598997 1.523826 1.311968 -1.994300 -0.746527 -0.782483 -0.168651 0.545539
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.104050 1.403675 -0.564917 -3.086690 1.099087 -0.830477 -1.168379 -0.887899 -2.231770 -2.955316 -1.586834 1.348673 -2.010897 -0.482995 -1.380532 -1.216527 -0.027555 2.242735 -1.733162 1.495434
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.068046 -0.193150 1.000492 1.115036 -0.354315 2.198629 -1.297992 2.575928 -0.686621 1.659014 -3.553914 1.339548 0.365962 -4.033317 0.112981 0.182727 -0.368199 -0.163094 -0.162108 0.190449
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.959475 0.973070 -0.124430 -0.414717 -0.399398 1.812219 -1.197036 2.206423 -2.194767 -0.919704 -2.634635 1.731304 0.110310 -4.010074 -0.212554 0.548378 0.603223 1.939823 -1.542604 -0.013382
wb_dma_de/reg_ptr_set 2.826008 -0.412991 2.384492 3.972585 4.155517 -1.155208 -0.773741 1.286028 -0.103187 1.569940 -0.535739 1.449361 -2.206242 3.068196 -1.122815 -3.729038 -1.631017 -0.124700 -0.222379 3.210938
wb_dma/wire_dma_nd -1.150802 -1.310418 -1.080495 0.437708 0.782912 3.766547 -2.582551 2.262893 -1.587531 -2.245107 -2.039118 3.496022 -0.902893 -4.396794 -0.372964 -0.201605 0.680127 2.708713 -2.417522 -0.403417
wb_dma_rf/assign_3_csr -0.561353 1.375482 1.448436 -0.410699 -0.280878 -2.707665 0.546989 -1.178507 1.001640 0.315048 0.667133 0.340094 -0.992479 0.560732 -1.904260 -0.067855 -0.702151 1.025363 0.979240 -0.369482
wb_dma_rf/assign_4_dma_abort -0.523819 -0.979444 0.868497 0.395207 -2.312447 3.301840 -2.976356 -0.201904 -0.055547 -0.001067 -3.516586 2.985557 -1.379676 -2.383916 1.422271 -1.729126 -1.165419 -1.060172 -0.189588 0.779353
wb_dma_ch_sel/assign_123_valid -1.465214 -0.612008 1.679578 0.788991 2.120258 2.619729 -1.411649 1.343946 0.489198 1.119411 -3.227725 3.201933 -0.483934 -1.493012 -0.631122 0.110011 -0.092079 0.441936 -1.449425 1.483243
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.436037 0.999187 -1.697163 -1.015030 -0.500971 2.507753 -1.586746 2.720534 -4.008279 -1.482569 -2.561920 0.287748 1.616356 -5.806910 -0.242595 0.195954 0.423691 1.829023 -0.415383 -0.232448
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.185667 2.374162 0.378531 -0.271160 2.273415 -1.678581 0.980313 -1.195378 0.713525 0.074806 0.105721 -1.046383 -0.197850 1.648788 -1.413091 1.682290 1.080131 0.752933 -1.196441 0.591809
wb_dma_rf/wire_ch4_csr -0.573415 1.442514 -0.006977 -3.724902 0.370792 -4.004540 1.022620 3.545205 -1.384197 1.598139 -0.610161 -1.022136 2.574457 2.901915 -0.053779 -0.586741 -0.223185 1.075178 -1.235297 -1.952008
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.288502 1.302707 1.541978 1.159725 2.313480 -1.398813 1.051126 -0.900222 2.129458 2.804121 -0.843803 -1.560596 0.052703 1.460890 -1.160573 1.442613 0.118862 -1.430658 0.317924 0.850624
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.493015 2.839508 1.057591 -1.552985 -0.793713 -1.478671 -1.496495 3.102879 1.685140 4.261400 -3.300595 0.473883 4.466675 1.303751 3.049540 1.512166 0.107819 -2.294354 1.715210 -1.637050
wb_dma_ch_pri_enc/wire_pri0_out 0.458212 -0.597661 -0.117806 -0.755436 -2.034016 1.182059 -1.797232 -2.637667 0.451828 -1.794870 -0.222902 1.642990 -1.743590 1.426239 1.288736 -1.897910 -0.752899 -0.752221 -0.181239 0.515543
wb_dma_ch_rf/assign_10_ch_enable 0.056426 1.440636 3.000553 -0.737163 -1.388927 -3.376547 -2.329762 2.342733 1.168473 0.574896 -0.977538 -0.370727 2.287398 0.019896 -1.469137 -1.257399 0.616506 2.737417 1.268156 -5.224633
wb_dma_wb_slv/reg_slv_we 1.603807 1.608293 -0.070098 -1.989018 -3.335986 -3.258104 2.084700 3.460027 -1.986044 -0.398378 -1.645740 -1.031370 3.333904 1.479066 3.328726 -1.431070 3.540412 -1.742074 -1.358776 -0.462395
wb_dma_de/input_txsz 1.443330 1.992545 0.674752 -1.122698 0.144610 -1.617103 -0.145073 -1.713295 -3.215927 -2.691021 0.899100 2.827405 -1.659180 0.586182 -0.444196 -1.223528 2.282383 4.062755 -2.682163 0.954011
wb_dma_wb_if/wire_mast_dout -1.170925 0.386870 -0.785343 -3.292484 -0.123323 -5.507144 3.719168 1.907913 0.115034 0.350374 -0.729253 -0.160723 3.424119 2.430872 -1.233639 -0.693036 -0.247862 -1.436485 -0.824896 0.141539
wb_dma_ch_rf/wire_ch_enable 0.211252 1.395969 3.255593 -0.724981 -1.659523 -3.439485 -2.311734 2.571541 1.052060 0.699204 -1.089600 -0.326001 2.427470 0.098190 -1.430272 -1.426143 0.495774 2.719923 1.312911 -5.246938
wb_dma_rf/wire_csr_we -2.766761 2.220896 0.812716 -1.351567 -1.076696 0.949655 1.105892 -2.694017 2.972683 0.240292 -4.392539 2.764853 0.718768 1.092260 0.216356 -0.179278 1.874426 -3.737869 -2.624697 2.510902
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.269349 2.269662 -0.541845 -0.892517 -2.234337 -1.194790 -0.532310 -2.592559 -0.023462 -1.210290 -0.172826 -1.376733 -0.936285 0.783172 0.658937 -0.047620 0.111505 -0.544686 -0.028498 -0.322250
wb_dma_ch_sel_checker/input_dma_busy 0.952101 -0.789184 1.414272 -0.669038 -0.956492 0.411780 0.085040 -0.022190 0.040057 0.791212 -0.547564 1.403228 0.301758 1.264005 0.839185 -1.214660 -0.966765 -1.017128 0.761521 1.168514
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.232181 2.239500 -0.567076 -0.837667 -2.251743 -1.122702 -0.575256 -2.744777 0.045657 -1.273407 -0.114617 -1.362267 -1.023717 0.798133 0.698388 -0.046028 0.098080 -0.547013 -0.025575 -0.263080
wb_dma_ch_rf/assign_9_ch_txsz 1.989069 1.820093 0.666870 -0.736326 -0.450148 -3.538337 1.602406 -1.956304 -3.681438 -2.187149 2.681376 2.062112 -1.967698 3.118227 0.625948 -0.985636 3.013641 3.920828 -3.391302 1.661153
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.056232 -3.339287 -0.475870 -1.011589 -0.795264 0.799846 -1.778403 -0.504908 0.356414 1.248078 0.491192 3.023054 -0.036937 1.220941 2.267481 -1.673667 0.065455 -0.581308 -0.172293 -0.802905
wb_dma_de/assign_65_done -0.204021 1.505283 -0.694077 -3.162955 1.289994 -0.974019 -1.175802 -0.925587 -2.130072 -3.050402 -1.461912 1.225417 -2.032716 -0.299452 -1.455759 -1.056721 0.083517 2.353459 -1.834261 1.408898
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.108905 -0.110651 1.714037 1.984782 -2.157169 -0.761885 -0.424488 1.252701 -1.751699 -0.233115 -2.498927 1.832635 -1.092835 -0.347714 -0.504620 -5.165805 -0.913007 -0.651878 -1.694583 1.387887
wb_dma_de/always_2/if_1/if_1 0.092032 3.332563 -1.049584 0.669713 -0.043375 -1.515122 -3.113881 4.516050 -0.111538 0.558305 -1.993982 -2.049661 3.317551 3.074071 2.514652 -0.392273 -0.478271 -0.316389 -0.685150 -2.653635
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.298510 -0.986959 2.606292 1.433471 0.249389 1.174294 0.760106 1.030810 -0.988073 2.349388 -2.382442 1.858094 -0.404936 -2.424679 -0.984041 0.377239 0.513739 0.807132 -2.218604 1.298317
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.294548 -1.160591 2.441008 1.472198 0.307748 1.384277 0.436077 1.067791 -0.764670 2.177917 -2.386133 2.071311 -0.541852 -2.277074 -0.825070 0.192563 0.391645 0.762924 -2.190831 1.150619
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.530273 -1.001240 -0.056838 -0.628831 -1.890535 1.442197 -1.825827 -2.612794 0.559902 -1.794457 -0.115086 1.867904 -1.797729 1.450798 1.306041 -1.998541 -0.835846 -0.744609 -0.146204 0.614308
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.580375 -0.772337 0.809700 0.351546 -2.280669 3.136234 -2.896462 -0.076670 -0.200843 -0.061064 -3.533864 2.845990 -1.234074 -2.440022 1.341597 -1.595095 -1.004561 -0.861338 -0.307354 0.614610
wb_dma_ch_sel/assign_112_valid -1.471814 -0.563901 1.846333 0.806276 2.149332 2.537181 -1.351551 1.330970 0.495693 1.334860 -3.413052 3.201311 -0.456435 -1.558904 -0.741568 0.061018 -0.091175 0.347924 -1.406037 1.582327
wb_dma_de/always_23/block_1/case_1/block_8 3.169673 -3.844356 2.217782 1.069318 1.320670 -0.215148 -0.322099 0.424204 -0.887016 2.288620 -0.075143 2.683004 -1.650678 0.727632 -0.129234 -4.260999 -1.767567 -0.985871 1.550390 2.598131
wb_dma_de/always_23/block_1/case_1/block_9 3.126180 -3.854502 2.307662 1.026590 1.340589 -0.239094 -0.272674 0.473592 -0.921941 2.329469 -0.240945 2.729175 -1.647966 0.719487 -0.224222 -4.312637 -1.869296 -1.032426 1.566846 2.688293
wb_dma_ch_rf/assign_28_this_ptr_set -0.084670 -2.984438 0.292551 -1.652363 0.457103 1.934587 -0.324158 -0.146831 2.706943 -1.171912 -0.674383 3.594935 1.169110 2.394016 -0.361177 -2.467927 -0.382229 -1.729394 -0.537798 0.333235
wb_dma_ch_rf/always_22 -0.826915 0.251745 0.754798 -1.719480 0.423071 1.737193 -0.581583 0.991715 0.307996 -1.432027 -1.983186 -2.030479 0.148798 0.063092 -0.576301 1.444441 -2.096520 -0.450506 0.592790 0.920973
wb_dma_de/always_23/block_1/case_1/block_1 0.480205 2.203354 3.249013 -1.760287 -0.749165 -2.358258 0.943380 3.703557 0.964091 -2.483740 -1.085867 1.065034 1.464513 0.279334 -2.619230 -0.534323 -1.947977 2.589854 1.708125 -0.687638
wb_dma_de/always_23/block_1/case_1/block_2 -0.636575 2.714783 1.801634 -0.188635 -1.023529 -3.909738 0.249335 -3.493057 1.775371 0.467994 -1.281423 0.848545 1.658053 0.033466 -2.139914 -1.140469 3.721869 -0.036250 -0.991412 -1.498109
wb_dma_de/always_23/block_1/case_1/block_3 1.730520 4.296478 -1.224319 -1.709304 -0.803071 1.010438 -0.475766 2.768059 -2.948135 -5.274133 -1.276034 0.236279 2.765978 -1.361875 0.266839 0.675437 -0.546798 2.176928 -0.160288 1.147171
wb_dma_de/always_23/block_1/case_1/block_4 1.842538 4.711166 -1.920445 -2.193756 0.717101 2.036517 -2.096519 3.068475 -1.946257 -5.784070 -1.950692 1.021177 3.225978 -0.766852 0.678499 0.609294 -0.907736 1.687979 0.869828 1.266674
wb_dma_ch_rf/always_27 0.897190 1.808577 2.105923 1.685727 0.113815 -1.833581 0.310229 0.158281 -0.848549 -0.221473 -2.568294 1.111786 -1.304551 1.179388 -1.801927 -3.598614 -0.110786 -0.061645 -2.756754 2.043993
wb_dma_de/always_23/block_1/case_1/block_7 1.080438 -6.474396 3.861651 -2.177010 1.315763 -2.738292 1.192358 2.907201 1.547671 2.645216 -0.452463 2.541945 -1.444881 2.175045 -2.128698 -4.878910 -1.974893 -0.120288 1.203510 -0.247726
wb_dma/assign_4_dma_rest -0.811480 -0.246370 -0.258645 -1.688687 0.281950 -0.157813 0.789551 -0.192008 2.357050 -0.777181 -0.553105 0.622293 1.752039 1.726063 -0.962433 -0.702544 0.408278 -1.538396 -0.431510 -0.506558
wb_dma_ch_rf/always_23/if_1 0.595672 -0.829976 0.462903 1.738442 -2.307593 -0.839731 2.480322 -0.435805 -1.305129 0.143090 3.288120 -0.517786 0.921149 -0.257184 0.470451 1.011306 2.202049 1.936357 -1.472860 -1.745427
wb_dma_ch_sel/reg_ndr_r -1.103838 -1.237999 -1.065165 0.381805 0.764479 3.764011 -2.603652 2.306945 -1.643085 -2.242868 -2.097484 3.486197 -0.897729 -4.410993 -0.349712 -0.241889 0.669504 2.707671 -2.384711 -0.335277
wb_dma_de/assign_66_dma_done/expr_1 0.695005 2.371516 1.145176 0.873406 1.945713 -1.033630 -1.427176 0.537144 0.508919 -1.215337 -3.200024 2.014408 -1.038751 2.184763 -1.582585 -3.713574 -0.488813 -0.376360 -1.994705 1.989552
wb_dma_ch_sel/reg_req_r 2.192622 -3.697240 1.842871 -0.684862 1.544215 -0.499494 0.539595 0.232782 1.285282 1.401901 -0.679038 3.106895 0.233710 2.294125 -1.119704 -4.636846 -1.239094 -2.347734 1.023942 1.961332
wb_dma_ch_rf/reg_pointer_r -1.067497 0.736357 -0.948831 -3.081826 2.138802 -3.323329 0.681608 -0.344308 1.224607 0.301109 1.940728 1.287168 0.948913 3.588676 -1.099268 0.123477 0.285478 1.487264 -0.564548 -1.325944
wb_dma_ch_sel/assign_105_valid -1.529023 -0.738948 1.848078 0.866938 2.244983 2.680753 -1.419999 1.304241 0.635876 1.269315 -3.399168 3.326400 -0.620765 -1.527323 -0.752558 0.050246 -0.177779 0.317270 -1.388905 1.659594
wb_dma_ch_pri_enc/wire_pri5_out 0.522109 -0.701388 0.040110 -0.797178 -2.001481 1.063537 -1.645040 -2.441785 0.455636 -1.573186 -0.235055 1.687593 -1.510153 1.495700 1.320751 -1.916801 -0.746191 -0.784380 -0.111069 0.555709
wb_dma_ch_sel/always_39/case_1 -1.134851 -1.134203 -0.998071 0.376915 0.673696 3.669624 -2.501682 2.320081 -1.699445 -2.122003 -2.141838 3.356046 -0.788216 -4.455571 -0.345601 -0.137887 0.714653 2.648510 -2.364374 -0.382702
wb_dma_ch_sel/always_6 3.128181 -3.952537 2.213832 1.047280 1.343888 -0.122609 -0.295845 0.390315 -0.833266 2.236220 -0.140696 2.741904 -1.792150 0.745844 -0.223883 -4.298833 -1.928205 -1.051355 1.588142 2.712578
wb_dma_ch_sel/always_7 2.306512 -4.148571 -0.361559 -1.677262 1.615222 0.201620 -0.470060 0.605056 -0.975609 -1.112984 0.999175 1.974144 -1.205482 0.915462 -0.612300 -3.387247 -1.848442 0.240567 0.936761 1.427707
wb_dma_ch_sel/always_4 1.643965 1.846878 2.394020 3.265927 -0.055276 -1.672540 -0.534239 0.414575 -3.033766 0.552255 -2.127039 0.733533 -3.079074 -0.416982 -0.854917 -3.030074 -0.507336 1.401111 -2.320401 2.525296
wb_dma_ch_sel/always_5 0.927944 3.793413 2.455366 2.188725 1.302652 -3.622083 -1.293376 -0.706090 -0.629747 -0.022137 -1.375903 1.149364 -3.523202 1.037652 -2.388551 -2.601020 -1.456468 1.890563 -0.336687 1.877092
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.797821 4.311563 0.803935 0.364162 -0.701120 -1.500675 -0.579229 -0.105869 -0.108112 0.938166 -2.513419 0.235442 5.228060 1.125682 0.860159 -0.595067 4.061011 -0.799165 -1.868411 -1.259477
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.383568 -0.434716 0.163250 0.963631 -2.166786 1.393917 0.198162 2.607228 -3.760139 2.003045 -2.621053 -1.076064 1.726114 -6.412969 -0.190198 -0.016358 0.108390 0.183112 0.052122 -0.215918
wb_dma_ch_sel/always_1 2.272885 -3.838562 1.967866 -0.738539 1.518919 -0.549148 0.603545 0.277795 1.215421 1.532793 -0.756177 3.100754 0.131398 2.270835 -1.180944 -4.767297 -1.406733 -2.449677 1.147629 2.118297
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.805510 -2.964925 0.541297 0.076621 0.197269 2.353943 -1.206552 0.084311 0.483304 -0.457726 -0.108918 3.136617 -0.674245 0.692847 0.657523 -1.925329 -0.912690 -0.274046 -0.102959 0.882432
wb_dma_ch_sel/always_8 -0.075012 -2.995311 0.235929 -1.635920 0.488696 2.032330 -0.324038 -0.185537 2.698404 -1.278459 -0.641036 3.653555 1.076701 2.328686 -0.374871 -2.506105 -0.392404 -1.675534 -0.604079 0.356397
wb_dma_ch_sel/always_9 0.824076 -3.046595 0.565531 0.046569 0.236620 2.366503 -1.189564 0.096589 0.464851 -0.473469 -0.058145 3.191166 -0.667788 0.762958 0.633543 -1.995232 -0.921199 -0.239634 -0.091774 0.890870
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.500422 -0.668482 -0.075423 -0.763884 -1.948498 1.098360 -1.670022 -2.637782 0.504016 -1.744732 -0.128720 1.623580 -1.688848 1.494013 1.259920 -1.890318 -0.712052 -0.752812 -0.158330 0.531323
wb_dma_de/assign_67_dma_done_all 0.113789 -0.584351 -0.107344 -2.401527 3.340777 -0.034800 -0.537524 1.500118 -2.194199 -1.784730 -1.259171 2.368918 -1.063327 -1.038512 -2.112278 -1.032611 -0.048290 2.773823 -1.670025 1.739557
wb_dma_ch_rf/wire_ch_txsz 2.153583 1.630429 0.761761 -0.533287 -0.399942 -3.396519 1.553678 -2.142071 -3.738866 -2.259014 2.790449 2.121462 -2.217878 3.273310 0.703426 -1.076838 3.028399 3.938555 -3.500379 1.813100
wb_dma_ch_sel/assign_99_valid -0.081700 1.193500 3.496645 1.173108 -0.518136 -1.900699 -0.550356 6.666112 -1.739866 3.613241 -1.431595 0.982646 2.282944 -0.034538 1.794931 0.950231 0.757790 3.447222 -0.670306 -2.659589
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.551822 -0.758407 0.576697 1.679692 -2.269669 -0.892905 2.460437 -0.399371 -1.389886 0.180800 3.141293 -0.393999 0.830304 -0.343321 0.374501 0.942307 2.182215 1.984374 -1.521705 -1.662030
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.461528 1.555890 1.630273 -2.805205 -0.749643 -1.970472 -0.453573 4.249338 -1.659739 0.090961 -2.369897 -1.897933 4.569441 -0.701224 0.795663 -0.526630 2.293541 0.563574 0.926804 -2.828134
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.774063 2.276085 4.028780 0.923489 -2.977573 0.077909 2.660406 -3.965803 -1.691169 3.116995 -2.684976 -1.831803 -2.035762 -2.425241 -0.750617 1.767898 -0.645566 -1.577001 -0.214203 3.961247
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.553795 -3.327266 -0.639718 -0.197238 -1.254343 0.680490 -0.974535 -0.540732 0.317450 0.464287 2.877126 3.425024 1.080538 1.995897 2.775503 -0.803932 1.764414 0.922695 -0.738147 -2.284276
wb_dma/wire_ch2_txsz 2.294810 -4.172527 -0.415456 -1.568951 1.621014 0.367172 -0.589318 0.606389 -0.976221 -1.229267 0.973030 2.093614 -1.265589 0.840674 -0.605731 -3.380924 -1.823177 0.265131 0.847570 1.412098
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.654931 4.670013 -1.856276 -2.329630 0.725094 1.943431 -1.991614 3.096376 -1.850922 -5.569693 -1.960831 1.084382 3.115561 -0.852703 0.678834 0.764561 -0.911490 1.661969 0.911754 1.236349
wb_dma_de/always_23/block_1 0.301953 2.040904 3.452405 -0.948165 -0.817400 -2.216229 1.287818 1.234844 2.048642 -2.162967 -2.020766 0.586619 2.926072 -0.449066 -3.144696 -0.742127 1.218313 1.220134 0.529835 -1.104907
wb_dma_ch_rf/always_22/if_1 -0.833709 0.327991 0.769890 -1.680833 0.468528 1.772791 -0.622719 0.991217 0.350550 -1.389603 -1.999017 -2.063814 0.089168 0.074594 -0.548853 1.491063 -2.150611 -0.502866 0.620680 0.952094
wb_dma_de/wire_mast1_dout 2.676933 -2.176581 -1.055295 -3.702682 1.011973 -0.702273 1.527303 0.559091 -2.191298 -2.487675 1.128280 -1.296041 -0.139969 -0.039323 -1.490274 -1.592216 -2.696951 -0.168770 2.365006 2.382878
wb_dma_de/always_8/stmt_1 -1.616032 2.612737 0.161537 -1.464506 -0.117111 1.067451 -1.835443 -1.705880 -0.750555 -2.515756 -2.428547 2.258621 -1.764520 -0.493141 -0.288426 0.253622 0.906030 1.827017 -2.755788 1.028962
wb_dma_ch_rf/wire_ch_done_we -0.287926 0.379279 0.441283 -1.589527 1.308570 -0.501724 -1.206974 -0.634365 -0.769610 -0.355425 -2.496862 0.788613 -1.864937 -0.612268 -1.170815 -1.321030 -0.960092 0.136534 -0.406792 1.776342
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.080663 -0.133273 0.904355 1.007522 -0.341735 1.974461 -1.314478 2.645701 -0.655393 1.637442 -3.501946 1.334474 0.408308 -3.924465 0.115093 0.141546 -0.331492 -0.120766 -0.164606 0.080010
wb_dma_wb_slv/wire_wb_ack_o -0.616343 -0.440929 -0.943404 -1.987455 -0.469163 -4.586718 2.011259 -1.415690 -0.014393 0.053768 0.326791 0.306204 0.183012 0.474535 -1.651197 -1.940820 1.702581 -0.182948 -1.458820 -1.815109
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.438377 -3.349260 -0.791130 -0.167453 -1.157575 0.676733 -1.047079 -0.549480 0.393805 0.395236 2.947291 3.434741 1.062522 1.945744 2.762096 -0.803611 1.846963 0.993184 -0.829178 -2.397026
wb_dma_de/reg_ld_desc_sel -4.605291 4.755676 -0.094155 0.368587 3.070130 0.680768 -2.182044 1.614862 3.805377 -2.357781 -3.242346 3.545945 1.538108 -1.689670 -0.749119 4.151755 3.397165 2.231164 -2.326901 -1.634237
wb_dma_wb_mast/assign_2_mast_pt_out -0.521664 -0.447176 -0.776906 -1.939088 -0.502581 -4.354120 1.914200 -1.398693 0.004542 0.095986 0.232753 0.433118 0.118051 0.545795 -1.591420 -1.929935 1.548514 -0.239606 -1.324347 -1.577133
wb_dma_de/assign_83_wr_ack -0.154587 1.409874 -0.721491 -3.159621 1.303787 -0.990964 -1.160278 -0.927452 -2.160470 -3.093876 -1.371729 1.149445 -2.076448 -0.281254 -1.466135 -1.122468 0.043239 2.310192 -1.749446 1.398431
wb_dma/wire_dma_done_all 0.159433 -0.632756 -0.075399 -2.364055 3.222548 0.137371 -0.564132 1.415099 -2.167882 -1.793668 -1.348169 2.450890 -1.069836 -1.053505 -2.006613 -1.084243 -0.098422 2.709202 -1.656961 1.791100
assert_wb_dma_rf/input_ch0_am1 -0.131570 1.129322 -1.474671 -0.306164 -0.683169 -2.731440 0.733672 0.262282 0.064688 0.125444 0.097393 -0.559101 0.493110 1.838719 0.559300 -1.191970 0.473881 -1.202356 -1.116586 -0.356234
wb_dma_ch_arb/reg_state 2.589528 -1.735970 -1.954561 0.257041 -3.821862 -0.705298 -1.486916 2.355134 -2.130614 -0.522335 -0.439716 1.283437 5.056384 -1.222907 1.759097 -4.511962 1.283541 -0.317897 -0.727558 -3.372785
wb_dma_ch_sel/input_ch0_csr 0.036383 5.151569 0.284992 -2.487976 0.982508 -2.267126 1.538078 0.849979 -1.324029 0.477755 -1.712706 -0.399958 1.769257 1.646498 -2.641205 -0.847536 -2.133917 -0.511212 -0.376015 1.894548
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 3.134299 -3.669039 2.331123 0.898288 1.239746 -0.450688 -0.236001 0.357526 -0.890399 2.304934 -0.215190 2.756356 -1.543453 0.921218 -0.186496 -4.332894 -1.736477 -1.051502 1.544441 2.642613
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.830816 4.065740 -1.132260 -1.780216 -0.785048 1.375180 -0.462805 3.028899 -3.059155 -5.127279 -1.371795 0.371063 3.099344 -1.643138 0.385409 0.816414 -0.611032 2.172903 0.066011 1.226090
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.308263 -1.228290 2.511943 1.487099 0.339051 1.379660 0.503096 1.043159 -0.755501 2.207284 -2.448692 2.142305 -0.594091 -2.256997 -0.914230 0.113668 0.381743 0.749530 -2.286097 1.238672
wb_dma_wb_mast -1.394905 -0.872784 0.059886 -4.321837 -2.872628 -7.825272 5.183753 1.579388 -1.917346 -0.045227 -0.910900 -0.460607 1.416863 0.375177 -2.624015 -2.417432 1.032783 0.422431 -2.734558 -1.909096
wb_dma_ch_sel/assign_124_valid -1.536297 -0.519108 1.815300 0.802150 2.245146 2.502211 -1.380486 1.259289 0.646486 1.262468 -3.380196 3.220616 -0.544221 -1.461988 -0.778284 0.083471 -0.144066 0.325176 -1.421197 1.603401
wb_dma_de/always_18/stmt_1 -0.836780 -3.651910 2.871280 -0.756027 -1.972797 -3.171587 2.515369 2.566397 -1.337138 2.291043 0.955134 -1.547304 -1.926433 -1.226678 -1.305424 -0.256680 -0.442893 2.711054 -0.590116 -2.265121
wb_dma_ch_rf/wire_ch_csr_dewe 1.465173 -3.917969 -1.079849 -5.457921 0.983469 2.680049 0.245978 2.126822 -1.318707 -4.388942 -1.652652 3.412248 1.162600 -1.319138 -1.983679 -3.173968 -2.276081 -0.134034 0.394291 2.433542
wb_dma_ch_pri_enc/input_pri2 0.813149 -3.129551 0.475524 0.131325 0.300264 2.489775 -1.299325 0.073889 0.526584 -0.524489 -0.012723 3.196060 -0.733774 0.718850 0.635707 -1.948158 -0.932243 -0.237722 -0.132101 0.872335
wb_dma_ch_pri_enc/input_pri3 0.814766 -3.047756 0.548293 0.086046 0.215471 2.397003 -1.240799 0.035263 0.482225 -0.433220 -0.078620 3.167727 -0.670282 0.766133 0.632616 -1.974630 -0.918631 -0.282624 -0.058823 0.905160
wb_dma_ch_pri_enc/input_pri0 -0.163538 -2.317687 -0.917373 0.861682 1.220094 2.132111 -1.397247 0.045057 0.504568 -1.350661 0.483011 1.766591 -1.107440 -0.606412 -0.188689 -0.714816 0.042155 0.772528 -0.856528 -0.261060
wb_dma_ch_pri_enc/input_pri1 0.535007 -0.782924 -0.014093 -0.687723 -1.911872 1.260201 -1.775798 -2.553202 0.465495 -1.688954 -0.215983 1.800916 -1.720582 1.435274 1.279222 -1.944641 -0.751869 -0.752444 -0.202422 0.579089
wb_dma_wb_if/input_slv_pt_in -0.591026 -0.377722 -0.898385 -2.075005 -0.350911 -4.551321 1.850059 -1.229800 -0.006740 -0.043367 0.216627 0.438285 0.138965 0.673859 -1.647506 -2.020232 1.572640 -0.162353 -1.544691 -1.723286
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.092779 -1.180511 1.120873 1.576635 0.070483 0.504694 -0.082638 0.285807 1.381919 2.619301 -1.006981 -0.392031 0.163558 -0.289031 0.265989 -0.296152 -1.015302 -2.110501 1.410425 0.385929
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.592301 -0.804390 0.872300 0.360903 -2.362330 3.249142 -2.987316 -0.095706 -0.211630 0.044158 -3.709985 2.910635 -1.325225 -2.625349 1.413165 -1.634134 -1.129286 -0.925723 -0.264375 0.729694
wb_dma/wire_de_adr1_we 0.104403 -0.556282 0.847156 0.840865 -1.865423 -0.832799 1.743556 -0.268853 -1.475054 1.031837 0.627755 -0.999399 -0.209867 -1.204330 -0.206168 0.205405 0.476798 0.461832 -0.841606 -0.091218
wb_dma_ch_sel/assign_6_pri1 0.559836 -0.808929 -0.002512 -0.724502 -2.050132 1.272819 -1.775396 -2.625740 0.466821 -1.708563 -0.194324 1.825775 -1.715534 1.494785 1.337080 -1.964261 -0.821460 -0.792656 -0.151880 0.660711
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.169671 -2.312741 -0.957226 0.881198 1.229888 2.119648 -1.390951 0.034190 0.479435 -1.356767 0.497339 1.772969 -1.086436 -0.613147 -0.176045 -0.716515 0.071289 0.762089 -0.883205 -0.281298
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.819215 0.802710 -1.411830 0.055360 1.035162 1.261400 0.064948 1.226359 -4.009091 -1.603544 -1.060034 -0.258614 0.412755 -5.245697 -2.019909 1.301029 2.184505 3.692301 -3.239176 -0.335719
wb_dma_rf/wire_csr -0.596650 1.432190 1.476210 -0.325852 -0.301353 -2.678624 0.500298 -1.332368 1.093255 0.209903 0.640719 0.399484 -1.136817 0.508931 -1.924426 -0.089043 -0.749599 0.994000 0.962889 -0.297419
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.150703 -1.181087 1.158053 1.656913 0.013460 0.618752 -0.111343 0.265669 1.401445 2.638886 -1.027868 -0.398293 0.129116 -0.353256 0.311098 -0.224155 -1.004223 -2.135816 1.388621 0.355990
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.891520 -1.738708 1.668676 0.127202 -0.706276 -1.435284 -0.789648 -2.058488 -0.922887 1.023931 -0.200037 1.330869 -2.618170 1.532705 0.403847 -4.316909 -1.777274 -1.476163 1.515138 2.324852
wb_dma_ch_sel/always_37/if_1 0.788953 4.635184 0.168935 -0.181167 0.513800 -1.124875 -1.765466 -0.251962 0.942465 0.536638 -2.832527 0.795605 5.346510 1.797747 1.106039 -0.832333 3.888489 -1.333521 -0.914482 -1.243720
wb_dma_de/always_6/if_1/cond 1.729407 -0.330316 2.571869 -0.251533 2.979209 0.749776 1.154969 -1.325482 -3.746813 -0.102680 -1.081360 2.650848 -3.213646 -2.056771 -2.641990 -0.985144 -0.276219 2.288350 -1.102676 5.337363
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.868219 4.011604 -1.271242 -1.686611 -0.600233 1.342252 -0.646826 3.010400 -3.000693 -5.485529 -1.381373 0.362466 2.787397 -1.584828 0.224661 0.572694 -0.732039 2.260041 -0.034760 1.259077
wb_dma_ch_rf/always_8/stmt_1 -1.100512 3.637742 0.983139 -0.315475 0.827438 -3.238982 0.714912 -3.187547 1.432950 0.508091 -2.061477 -0.171527 3.202299 0.968964 -1.465355 0.222649 5.754848 -0.383226 -2.928155 -1.012682
wb_dma_ch_sel/assign_108_valid -1.522716 -0.547294 1.811538 0.748312 2.219728 2.446104 -1.244679 1.245848 0.661024 1.390041 -3.256914 3.110394 -0.387899 -1.397184 -0.722531 0.177418 -0.077888 0.261179 -1.323222 1.591601
wb_dma_ch_pri_enc/wire_pri9_out 0.562663 -0.802574 -0.028713 -0.737998 -1.945983 1.248270 -1.748106 -2.562055 0.475519 -1.695537 -0.176548 1.807676 -1.675946 1.473810 1.291265 -1.964040 -0.819847 -0.739896 -0.160996 0.612021
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.084552 -3.161051 -0.410243 -1.023208 -0.803989 0.738512 -1.721661 -0.398447 0.322140 1.234663 0.395597 2.977007 0.090576 1.202293 2.223627 -1.668611 0.122813 -0.568604 -0.140324 -0.812850
wb_dma_ch_sel/wire_pri2 0.803694 -3.003592 0.527511 0.112047 0.199749 2.357321 -1.172591 0.016369 0.463686 -0.446533 -0.026698 3.136200 -0.709548 0.766889 0.635569 -1.926844 -0.933740 -0.244921 -0.054273 0.906968
wb_dma_ch_sel/wire_pri3 0.814155 -3.058376 0.497311 0.119773 0.268323 2.375906 -1.227178 0.080073 0.484484 -0.490492 -0.052584 3.150098 -0.722802 0.703299 0.621221 -1.923546 -0.910321 -0.222889 -0.106095 0.847547
wb_dma_ch_sel/wire_pri0 -1.123232 -1.271619 -1.100860 0.380196 0.801474 3.684531 -2.570493 2.316449 -1.546548 -2.265832 -1.987032 3.424540 -0.852058 -4.269201 -0.362047 -0.210847 0.677343 2.704996 -2.380263 -0.417576
wb_dma_ch_sel/wire_pri1 0.561656 -0.778866 -0.019037 -0.728543 -1.996510 1.184742 -1.720988 -2.547208 0.486761 -1.663310 -0.218225 1.790836 -1.606366 1.518456 1.305409 -1.950571 -0.791152 -0.806473 -0.147090 0.618710
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.386667 0.463751 0.657482 -0.706312 2.055448 2.139593 -1.399887 1.021437 -0.766257 -1.317901 -2.360707 3.662682 -0.680827 -1.168780 -0.900840 0.271436 0.828175 2.400515 -2.757629 1.184103
wb_dma_rf/input_ptr_set 0.787220 -2.982145 0.503109 0.088249 0.216570 2.364430 -1.216389 0.052530 0.464486 -0.507277 -0.034808 3.112211 -0.691262 0.740312 0.635306 -1.947742 -0.884949 -0.231070 -0.075723 0.884058
wb_dma_rf/always_2/if_1/if_1 -2.908393 3.095895 2.096888 -1.893408 -1.408864 -1.745697 1.755450 -3.126712 3.463260 0.682529 -3.400489 2.925154 -0.022271 1.540430 -1.494423 -0.351274 0.847631 -2.491328 -1.340580 2.042096
wb_dma_de/assign_77_read_hold -0.238869 2.204208 -0.533881 -0.847014 -2.155760 -1.153137 -0.551591 -2.646628 0.065257 -1.235586 -0.067680 -1.328277 -0.961289 0.820723 0.691638 -0.031502 0.088770 -0.540415 -0.031060 -0.298140
wb_dma_pri_enc_sub/input_valid -0.265482 2.177703 -0.585102 -0.825674 -2.244249 -1.060029 -0.578558 -2.670003 0.037954 -1.243632 -0.120740 -1.334941 -1.039878 0.791425 0.724705 -0.066296 0.056300 -0.535016 -0.074093 -0.251711
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.512364 -0.783411 -0.001715 -0.720942 -1.902726 1.175929 -1.723394 -2.477314 0.476423 -1.671851 -0.138268 1.746280 -1.633565 1.461214 1.284661 -1.934674 -0.798176 -0.716999 -0.162712 0.561023
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.306670 -1.051946 -2.605197 -0.319685 0.674676 4.241582 -2.800883 2.724248 -3.509242 -2.750972 -2.013204 1.872848 0.751783 -6.240973 -0.427656 -0.452511 0.583995 2.540786 -1.226046 -0.556090
wb_dma_ch_rf/always_27/stmt_1 0.986237 1.639982 2.024925 2.089411 0.190642 -1.614814 0.202648 0.261383 -1.013933 -0.265884 -2.429604 1.049592 -1.476955 0.996229 -1.757968 -3.542783 -0.137879 0.063070 -2.770598 2.057338
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.454665 3.051602 -3.661988 -8.346765 -0.803776 -9.569623 0.583245 -0.418714 -2.757245 -0.128727 0.171709 -3.531089 4.448352 -0.643881 -1.145066 -1.684837 3.140174 1.063587 1.032887 -4.305730
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 3.139809 -3.877209 2.315197 1.025252 1.310198 -0.122595 -0.341361 0.348806 -0.847777 2.204389 -0.215738 2.907983 -1.771192 0.740245 -0.204436 -4.388679 -1.855727 -1.020126 1.502866 2.737225
wb_dma_ch_sel/wire_valid 0.227897 1.530861 3.316995 -0.837798 -1.520558 -3.742838 -2.189131 2.335862 1.346665 0.677027 -0.984163 -0.272075 2.363590 0.382782 -1.572434 -1.503697 0.523269 2.611462 1.446742 -5.159972
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.235653 2.168990 -0.545516 -0.847259 -2.246269 -1.100310 -0.583274 -2.639540 0.007418 -1.225673 -0.109531 -1.296359 -0.975459 0.773560 0.704650 -0.064485 0.092800 -0.549980 -0.040013 -0.270955
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.189585 -2.388334 -0.979166 0.885402 1.263025 2.162179 -1.386166 0.083707 0.483315 -1.382120 0.525814 1.817174 -1.115754 -0.605119 -0.200631 -0.742604 0.073647 0.816619 -0.894735 -0.279027
wb_dma_de/wire_chunk_cnt_is_0_d -1.599093 2.494060 0.160114 -1.561553 -0.078905 1.008001 -1.879101 -1.542238 -0.792947 -2.478495 -2.413011 2.319309 -1.562313 -0.379601 -0.225205 0.213951 0.940116 1.879531 -2.797778 0.913773
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.077064 -3.270884 -0.451722 -1.002426 -0.852179 0.829689 -1.791582 -0.364809 0.310588 1.236160 0.419899 3.013262 0.062517 1.186951 2.292405 -1.684578 0.054413 -0.631597 -0.113779 -0.805251
wb_dma_ch_sel/assign_109_valid -1.455250 -0.792754 1.862818 0.847367 2.064507 2.578340 -1.374653 1.347733 0.699306 1.465871 -3.307525 3.197277 -0.432366 -1.389236 -0.627658 -0.020090 -0.231219 0.099497 -1.232469 1.543544
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.566097 -0.878889 -0.018847 -0.711939 -1.883834 1.256893 -1.705478 -2.460593 0.464931 -1.654598 -0.143107 1.827492 -1.618087 1.487924 1.239648 -1.958045 -0.803387 -0.725845 -0.124877 0.574591
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.770257 -0.047355 2.585666 2.853453 -3.237237 2.149860 4.048420 -1.463840 -2.226776 4.148997 -3.077546 0.099902 -0.864097 -5.775038 0.174372 1.573566 0.809984 -2.738669 -0.980807 4.556679
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.449200 -0.535117 0.136447 1.052158 -2.232002 1.692501 0.099902 2.769670 -4.026848 1.858292 -2.782264 -0.989967 1.662071 -6.777451 -0.199483 -0.052529 0.066640 0.338440 -0.085748 -0.160514
wb_dma_de/assign_75_mast1_dout 2.753407 -2.322210 -1.099863 -3.792653 1.049203 -0.704619 1.532941 0.572456 -2.254984 -2.626594 1.151800 -1.285834 -0.231611 -0.018301 -1.557104 -1.661559 -2.812533 -0.088008 2.415191 2.449298
wb_dma/constraint_csr -1.217408 2.438951 0.435232 -0.352287 2.299824 -1.805735 1.038932 -1.176154 0.739251 0.132027 0.078266 -1.070353 -0.124187 1.704842 -1.440413 1.713924 1.150597 0.764998 -1.221618 0.584711
wb_dma_ch_pri_enc/wire_pri21_out 0.524067 -0.784690 -0.168365 -0.727386 -1.918654 1.212560 -1.781665 -2.585975 0.529467 -1.785637 -0.089970 1.737438 -1.725018 1.470416 1.300407 -1.971118 -0.741047 -0.718995 -0.185998 0.512590
wb_dma_ch_sel/assign_157_req_p0 -1.263077 -1.283686 2.603190 1.531885 0.235568 1.548869 0.591168 0.933795 -0.854220 2.269845 -2.407556 2.054034 -0.641022 -2.405625 -0.900364 0.213641 0.310698 0.712445 -2.119697 1.398736
wb_dma_wb_mast/assign_1/expr_1 3.721710 -0.413239 -2.194269 -4.221317 -3.079534 -1.781693 2.307238 -1.644372 -5.439883 -3.162361 1.467210 -4.842175 0.291669 -2.517614 -1.066975 -1.544193 -2.173472 -0.259924 2.428806 1.849195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.047293 -0.190625 0.927230 1.146511 -0.303828 2.170655 -1.285315 2.480218 -0.655987 1.669511 -3.419021 1.256829 0.300667 -4.043568 0.088031 0.227318 -0.393136 -0.179492 -0.096124 0.207828
wb_dma_de/reg_mast1_adr 1.337606 0.405733 -1.597363 3.744266 0.156685 -0.933384 -2.737452 1.458639 1.189810 0.101697 -1.736144 -0.681681 2.319846 -1.354917 0.256430 -2.840438 0.312201 -1.874032 1.100549 -1.779490
wb_dma_ch_pri_enc/wire_pri17_out 0.532356 -0.696376 -0.035382 -0.810265 -1.990059 1.098657 -1.688713 -2.563430 0.488916 -1.679786 -0.161975 1.708716 -1.609654 1.574291 1.287132 -1.936005 -0.733517 -0.786717 -0.128733 0.541386
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.316322 -1.194294 2.569467 1.544967 0.325566 1.504949 0.514207 1.086535 -0.844460 2.273923 -2.496107 2.059323 -0.582288 -2.489875 -0.928698 0.280692 0.363202 0.744631 -2.183207 1.325086
wb_dma_ch_sel/input_ch2_csr 0.038767 1.935395 0.625341 -2.883730 1.098642 -2.720796 1.783300 3.905020 -2.186209 2.213060 -1.384034 -2.471928 1.046286 2.690253 -1.125364 -1.057076 -1.941162 0.196546 -1.110057 0.097035
wb_dma_ch_rf/assign_13_ch_txsz_we 1.678195 -0.036557 1.228139 -0.151408 2.389711 -0.577108 0.500523 0.732164 -3.206947 -1.465764 1.165465 4.010107 -0.762090 -0.158334 -1.164005 -0.988627 2.228498 4.657243 -2.647960 1.247536
wb_dma_ch_sel/assign_130_req_p0 -0.844159 0.856351 -1.412590 0.051753 1.063784 1.438082 0.040917 1.304389 -4.089710 -1.621802 -1.165439 -0.258172 0.440507 -5.420274 -2.029206 1.407911 2.151828 3.644091 -3.224624 -0.194148
wb_dma_ch_arb/always_1/if_1/stmt_2 2.708720 -2.016567 -1.920477 0.513002 -3.934212 0.000390 -1.606078 2.408564 -2.363187 -0.543007 -0.438754 1.494996 5.014244 -1.565116 1.934741 -4.439901 1.213933 -0.262244 -0.741367 -3.190527
wb_dma_ch_sel/assign_106_valid -1.366551 -0.694066 1.884387 0.769417 1.912037 2.615623 -1.386597 1.387351 0.424434 1.352469 -3.421072 3.272254 -0.382101 -1.586359 -0.590093 -0.043210 -0.206513 0.258242 -1.331520 1.566483
wb_dma_ch_pri_enc/wire_pri28_out 0.562016 -0.865942 -0.012114 -0.696000 -1.865232 1.241803 -1.714507 -2.430389 0.513455 -1.641411 -0.178929 1.821111 -1.615665 1.499812 1.251201 -1.959495 -0.796214 -0.734141 -0.160727 0.548951
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.119575 -2.408062 -0.950954 0.883563 1.255206 2.174564 -1.418956 0.039255 0.518059 -1.356697 0.516063 1.830159 -1.116855 -0.521163 -0.168189 -0.789431 0.030691 0.754516 -0.878046 -0.251715
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.588273 -0.789819 0.815792 0.313939 -2.223461 3.146865 -2.987512 0.084634 -0.246655 -0.068839 -3.584540 2.944495 -1.184410 -2.490979 1.391940 -1.629897 -1.015304 -0.787304 -0.389601 0.610044
wb_dma_ch_rf/always_11/if_1/if_1 -1.409320 1.189224 -1.716215 -0.544780 -1.564781 2.285654 -3.064397 -0.580497 -1.465639 -3.483999 -2.019657 1.883846 -1.796095 -3.326584 0.401674 -0.211934 0.878070 2.048961 -2.420546 -0.776189
wb_dma_wb_if/wire_slv_adr 1.716738 6.992132 2.283672 -3.843760 -3.248915 -4.169014 3.559787 -1.733257 -3.012248 2.712973 -1.156686 -0.324622 3.903937 0.408737 0.573244 0.972106 1.708957 -1.340163 1.606122 2.227013
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.849023 0.283344 0.749729 -1.724024 0.454686 1.695650 -0.562980 0.997037 0.323903 -1.415181 -1.982267 -2.052405 0.140913 0.073159 -0.601614 1.427385 -2.131565 -0.461318 0.630140 0.951043
wb_dma_ch_sel/input_ch1_csr 0.054686 2.028103 0.843482 -3.074557 1.261348 -2.700977 1.819538 3.837571 -2.204304 2.216944 -1.506565 -2.434228 1.023477 2.612102 -1.240859 -0.880420 -2.074596 0.283878 -0.868735 0.309008
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.238020 2.164166 -0.532426 -0.825141 -2.155518 -1.122853 -0.527519 -2.591711 0.034051 -1.186611 -0.074368 -1.345256 -0.960292 0.780850 0.659481 -0.051841 0.075063 -0.545197 -0.046498 -0.285820
wb_dma/wire_pt1_sel_i 4.058094 -2.147312 -2.601864 -4.261036 0.942257 0.148439 1.100390 1.132032 -4.203026 -3.027385 1.007398 -2.755197 1.310406 -2.213159 -1.549034 -1.833749 -2.917592 -0.251052 3.485323 2.336818
wb_dma_ch_sel/always_47/case_1/stmt_1 0.856120 1.087514 -0.165346 3.355296 0.664174 0.686235 -1.511691 1.928272 0.087309 -0.797190 -0.540512 -0.030761 -0.512657 0.819171 0.381005 -1.257770 -0.809470 0.184697 -0.763768 0.074392
wb_dma/wire_pt1_sel_o -1.123838 2.691928 -2.282129 -4.164888 -1.206659 -5.657114 -1.488731 0.001383 -1.135294 0.867553 -0.167049 -1.662762 1.270749 3.395180 1.443132 -1.165798 0.798644 1.068258 -1.991145 -2.091253
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.145739 -1.344195 -1.114115 0.412314 0.792068 3.773321 -2.678185 2.302367 -1.535463 -2.304751 -2.045897 3.519903 -0.894951 -4.310098 -0.325115 -0.249458 0.685240 2.695771 -2.403591 -0.422423
wb_dma_ch_pri_enc/inst_u16 0.570752 -0.806249 0.012413 -0.706199 -1.965168 1.254355 -1.744803 -2.571820 0.496380 -1.697180 -0.217782 1.776058 -1.705349 1.474652 1.316403 -1.947011 -0.835274 -0.768322 -0.122158 0.599317
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.530280 -0.682995 0.037919 -0.796785 -1.984772 1.072966 -1.679760 -2.368810 0.417468 -1.580385 -0.259465 1.767854 -1.478544 1.482231 1.318888 -1.955087 -0.722960 -0.732137 -0.151814 0.535274
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.606938 -0.846343 0.513442 1.585596 -2.294184 -0.917175 2.407248 -0.427041 -1.238870 0.142612 3.186899 -0.395144 0.905067 -0.146178 0.419604 0.832338 2.135957 1.861513 -1.477986 -1.750135
wb_dma_ch_sel/always_48/case_1 2.569406 -2.111609 -1.983781 0.524727 -4.060934 0.042365 -1.727433 2.322637 -2.154408 -0.395555 -0.530354 1.389044 4.966720 -1.656037 2.058744 -4.398496 1.158162 -0.498769 -0.546836 -3.324080
wb_dma_ch_sel/input_ch7_csr -0.641569 1.469638 0.004731 -3.382826 0.182825 -3.852392 0.941834 3.239730 -1.252654 1.716298 -0.529963 -0.927317 2.529071 2.827941 0.079115 -0.477200 -0.066859 1.010499 -1.289066 -1.976116
assert_wb_dma_rf/input_ch0_txsz 0.915159 -0.095183 0.320482 0.087700 -0.941099 -2.014903 1.797375 -0.543896 -1.139135 0.133421 1.609292 0.047218 -0.614786 2.795882 1.205857 -0.313045 0.962965 0.260481 -1.267068 1.267431
assert_wb_dma_rf 0.652738 1.180427 -1.114560 -0.527792 -1.547912 -4.661634 2.258553 0.054852 -1.146486 0.203783 1.218240 -0.237247 0.269404 4.276627 1.677418 -1.595099 1.621801 -0.828835 -2.499712 0.716303
wb_dma_ch_rf/reg_ch_am0_r -0.780898 0.332536 0.686815 -1.765883 0.510901 1.655237 -0.605200 0.963875 0.303504 -1.488458 -1.922270 -1.982944 0.096504 0.097536 -0.595369 1.409175 -2.058651 -0.420315 0.592471 0.925701
wb_dma_ch_rf/always_4/if_1 -0.966079 0.596081 -0.861188 -3.109940 2.033949 -3.194021 0.703991 -0.230534 1.182469 0.378529 1.929393 1.384966 1.024834 3.636344 -0.994207 0.004217 0.250495 1.384167 -0.505275 -1.274366
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.319743 0.396677 0.722205 -0.707753 2.048233 2.162731 -1.381301 1.026613 -0.819725 -1.320029 -2.360225 3.761366 -0.709265 -1.195518 -0.949491 0.202185 0.814282 2.390992 -2.800830 1.271101
wb_dma_de/always_14/stmt_1/expr_1 -0.539429 -0.899484 0.942017 0.423460 -2.356507 3.330502 -2.978254 -0.126534 -0.162873 0.013169 -3.663780 3.028477 -1.316903 -2.512923 1.396043 -1.730139 -1.169930 -1.001795 -0.238778 0.794641
wb_dma_de/wire_use_ed -0.657092 1.167189 0.945968 -5.034652 0.412460 7.593396 -0.656307 5.170436 -0.044911 -3.400029 -5.045013 4.934773 3.366197 -1.539001 0.475856 1.495830 -3.235892 -0.800410 0.749563 3.708338
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.650128 2.904936 1.914270 -0.450690 -1.234686 -4.245400 0.225364 -3.107581 1.640669 0.584102 -1.457034 0.944350 2.048462 0.182397 -2.132213 -1.306292 3.716450 0.065556 -1.034022 -1.690331
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.524763 -0.760659 -0.055633 -0.696841 -1.982600 1.260513 -1.798392 -2.612333 0.484340 -1.748238 -0.193553 1.760459 -1.742459 1.456076 1.320406 -1.922863 -0.792566 -0.750842 -0.167824 0.577265
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.118562 -0.150902 0.937812 1.123663 -0.326751 2.138310 -1.330527 2.523780 -0.605059 1.701512 -3.505961 1.332392 0.270068 -4.010575 0.109858 0.183507 -0.380148 -0.192602 -0.158540 0.203294
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.274282 -3.999471 -0.340694 -1.630562 1.498662 0.232632 -0.502078 0.574122 -0.878018 -1.032837 0.949727 1.985409 -1.128982 0.949756 -0.497542 -3.283303 -1.761648 0.202210 0.932013 1.352867
wb_dma_ch_sel/input_nd_i -1.138515 -1.382776 -1.114220 0.452186 0.777868 3.827758 -2.643166 2.218494 -1.503736 -2.299985 -1.987019 3.500075 -0.996532 -4.333587 -0.324399 -0.271423 0.624499 2.666127 -2.374326 -0.375381
assert_wb_dma_ch_sel/input_req_i -0.160638 -2.388746 -0.933315 0.860180 1.236163 2.119824 -1.386886 0.063779 0.491798 -1.373578 0.527912 1.810609 -1.097510 -0.575315 -0.177136 -0.758812 0.071298 0.772889 -0.875811 -0.251745
wb_dma_ch_rf/reg_ch_rl -1.302168 1.217670 1.549649 1.221346 2.236396 -1.263844 0.955737 -0.900882 2.175012 2.741382 -0.895380 -1.494395 0.009293 1.387229 -1.101855 1.433400 0.072478 -1.440415 0.290528 0.887312
wb_dma_de/reg_paused -0.596243 1.501574 1.496719 -0.335412 -0.188710 -2.671342 0.522541 -1.310734 1.005607 0.236300 0.558967 0.464875 -1.154899 0.471270 -1.999999 -0.053386 -0.681467 1.041823 0.870680 -0.191551
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.097629 1.379590 -0.677665 -3.239655 1.329199 -1.044255 -1.111965 -0.972845 -2.193627 -3.035681 -1.414866 1.182212 -2.097636 -0.271657 -1.507815 -1.183446 -0.040674 2.276455 -1.710972 1.481222
wb_dma_wb_if/wire_mast_drdy -0.221788 -4.890541 1.871555 -2.604983 -1.197451 -1.303230 -1.429449 2.825503 -0.864096 0.820642 -1.759192 0.918706 -3.446481 -1.943238 -0.639927 -3.035964 -2.643223 1.557132 1.061596 -1.290843
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.313070 -3.508325 0.210306 2.478392 1.232924 2.618117 -1.417256 0.369899 1.925429 1.355686 -0.460496 1.317683 -0.844664 -0.862938 0.143234 -0.922967 -0.906401 -1.383727 0.547496 0.036848
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.302083 -4.117561 -0.371652 -1.659903 1.578043 0.266442 -0.491883 0.648916 -0.960449 -1.137728 1.001976 2.002010 -1.144055 0.948999 -0.582483 -3.340827 -1.769745 0.240814 0.872846 1.384302
wb_dma_ch_sel/assign_100_valid/expr_1 -0.141548 1.199325 3.610059 1.222615 -0.413647 -1.727244 -0.664926 6.806504 -1.662133 3.822609 -1.459721 1.307448 2.209178 0.119447 1.946393 0.957246 0.687867 3.457762 -0.662349 -2.603881
wb_dma_wb_if/inst_u1 -0.357428 1.905779 -0.746727 -4.329666 -1.730073 -6.426408 1.279696 0.980576 -0.539707 0.935759 0.272509 -0.750212 2.394358 2.073067 0.218209 -1.175506 2.003379 0.631809 -0.767042 -2.336593
wb_dma_wb_if/inst_u0 -1.294249 -0.852808 0.108446 -4.559860 -2.716342 -8.025908 5.329365 1.786249 -1.866759 -0.054416 -0.906298 -0.429640 1.676850 0.470162 -2.780075 -2.508657 1.100645 0.429631 -2.675345 -2.035553
wb_dma_ch_sel -0.919885 2.204789 1.212360 -2.559192 0.079143 -4.420867 0.775311 0.499152 0.544958 1.622691 -1.379775 -0.448053 3.337511 1.946366 -1.814676 -1.010074 1.853516 0.507201 -1.343677 -2.354593
wb_dma_rf/input_de_csr_we 1.531246 -3.798056 -1.051157 -5.605772 0.813574 2.485066 0.261492 2.242761 -1.312850 -4.309915 -1.676710 3.398957 1.357735 -1.199699 -1.861380 -3.245919 -2.229572 -0.214109 0.444686 2.340405
wb_dma_rf/wire_ch0_adr0 -0.299942 2.803436 2.792884 -0.303044 0.441650 2.208970 -0.014152 4.390435 0.141622 3.923027 -3.511394 -0.347289 2.409859 0.562691 1.858843 2.254448 -2.560997 -2.015723 2.137868 1.789165
wb_dma_rf/wire_ch0_adr1 0.928077 -0.260264 1.107447 0.597495 -2.579802 -3.046523 3.493469 -0.594176 -2.526019 1.095950 2.055964 -0.950430 -0.642568 1.753448 0.836934 -0.103271 1.397714 0.751328 -2.134068 1.067240
wb_dma_de/always_9/stmt_1/expr_1 -0.652941 2.308385 -0.578892 -2.529302 3.295238 -2.230062 0.584007 1.483360 -2.660094 -1.464372 -1.326129 -0.435785 -0.535202 -1.732423 -2.835634 0.714796 0.811036 3.125496 -1.723953 0.977556
wb_dma_ch_sel/always_42/case_1/cond -1.076598 0.217187 -0.513137 -3.139372 1.847472 -1.847595 -0.647572 -1.086161 2.512521 -1.069248 -2.136681 0.972346 0.220128 2.813538 -1.737741 -2.444397 -0.213479 -1.764671 -0.830356 0.280024
wb_dma_wb_slv/input_wb_cyc_i 0.134303 0.451236 -2.664505 -4.653363 -0.014619 -5.458616 2.265725 0.673943 -4.279629 2.483011 -0.394282 -3.141280 2.380152 -3.393377 -0.968928 -0.303562 1.519181 0.205838 -0.016400 -0.349513
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.101588 -3.314763 -0.497192 -0.930804 -0.815665 0.890750 -1.778218 -0.374175 0.331872 1.207971 0.479985 3.017299 0.114134 1.240510 2.260687 -1.703441 0.063743 -0.602949 -0.136521 -0.833330
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.355687 -3.051379 0.000638 -0.763433 0.037179 1.801315 0.464719 -0.311513 2.679753 -2.036446 1.829742 4.028771 2.149768 3.134522 0.185261 -1.688650 1.335944 -0.142581 -1.255545 -1.201823
wb_dma_de/reg_tsz_cnt 1.371256 2.237474 0.657204 -1.139475 0.447592 -1.862947 0.043593 -1.717388 -3.163399 -2.705335 1.034566 2.646586 -1.697387 0.631766 -0.656040 -0.981803 2.322526 4.151190 -2.690862 0.978985
wb_dma_ch_sel/reg_ndr -1.136941 -1.252708 -1.127666 0.397515 0.755868 3.669605 -2.544361 2.304565 -1.574940 -2.244755 -1.965699 3.402089 -0.815138 -4.334092 -0.317656 -0.155317 0.723765 2.650451 -2.394392 -0.454059
wb_dma_de/assign_83_wr_ack/expr_1 -0.105770 1.439884 -0.543012 -3.139670 1.125221 -0.933850 -1.063679 -1.119263 -2.149789 -3.001613 -1.455016 1.234946 -2.142115 -0.291758 -1.408919 -1.134440 -0.060148 2.210641 -1.689700 1.586873
wb_dma_de/reg_de_txsz_we -0.219689 -0.708237 -0.365295 -0.690204 4.292583 1.381695 0.750949 -0.887668 -2.522703 -1.783419 -0.393716 0.093437 -2.886686 -3.547254 -3.573844 1.096618 -0.172240 2.554712 -1.182231 3.321268
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.157475 -2.356536 -0.919605 0.880086 1.211114 2.164150 -1.420922 0.053752 0.493095 -1.324885 0.510227 1.795880 -1.096144 -0.586055 -0.182176 -0.725418 0.024270 0.746659 -0.886356 -0.216117
wb_dma_rf/input_de_adr1_we 0.128137 -0.515817 0.843833 0.729425 -1.790767 -0.886274 1.763646 -0.284437 -1.457637 0.918225 0.673894 -0.969730 -0.203840 -1.086989 -0.262356 0.167140 0.454189 0.453706 -0.877670 -0.131677
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.720426 4.600076 -1.917347 -2.229543 0.722931 2.096090 -2.207322 2.953509 -1.908681 -5.822295 -2.070868 1.184155 2.899336 -0.966515 0.593255 0.552659 -0.926166 1.693819 0.797830 1.362712
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.480745 -0.644013 -0.061033 -0.714040 -1.984204 1.127374 -1.708383 -2.608469 0.464919 -1.678897 -0.157237 1.640163 -1.642845 1.489839 1.270349 -1.865708 -0.759551 -0.717196 -0.157717 0.538377
wb_dma_ch_sel/always_43/case_1/cond 1.488607 1.831861 0.651690 -1.013971 0.462776 -1.612680 -0.059830 -1.558909 -3.204607 -2.734525 1.137649 2.835782 -1.772195 0.618016 -0.592348 -1.184257 2.183120 4.239178 -2.679673 1.001526
wb_dma_ch_rf/reg_ch_adr0_r -1.441193 2.897579 1.034437 -1.525482 -0.690201 -1.545928 -1.443232 3.082583 1.648588 4.217497 -3.248711 0.687256 4.282851 1.204143 2.924873 1.450994 0.143630 -2.195320 1.733743 -1.528240
wb_dma_ch_pri_enc/input_valid -0.253279 2.219876 -0.549950 -0.839933 -2.159623 -1.155632 -0.503216 -2.661099 0.016137 -1.225224 -0.092726 -1.352664 -0.989097 0.828536 0.647736 -0.051526 0.091499 -0.546369 -0.038137 -0.297889
wb_dma_ch_pri_enc/reg_pri_out1 0.546465 -0.793327 0.004767 -0.717639 -1.884075 1.171444 -1.605736 -2.460844 0.473988 -1.592482 -0.139715 1.723767 -1.609150 1.455601 1.236554 -1.881948 -0.758153 -0.756188 -0.124420 0.564985
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.963591 -3.212960 2.039686 -1.626009 -0.068510 -2.490308 0.794824 2.846802 0.247518 1.352233 0.421993 -0.590510 -1.775679 0.071917 -1.105000 -0.459479 -0.956225 2.241545 0.343798 -2.274368
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.114399 -1.192858 1.197040 1.658662 0.027770 0.558444 -0.072133 0.326616 1.456711 2.746322 -1.059196 -0.419316 0.182309 -0.306796 0.337440 -0.267539 -1.038140 -2.185809 1.432381 0.324187
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.880632 -0.053467 -0.202957 -1.757508 0.263305 -0.322669 0.883711 -0.232061 2.338351 -0.751695 -0.613165 0.537474 1.837208 1.767411 -1.029419 -0.618215 0.473959 -1.500065 -0.454265 -0.499640
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.231085 -1.101971 -1.210066 -1.115459 -3.588425 -0.519928 -1.568397 -3.126903 0.406064 -0.699588 2.683197 2.113752 0.212711 2.798306 3.533142 -0.932546 1.921859 0.339974 -0.853015 -2.711870
wb_dma_ch_sel/input_req_i 2.283282 -3.693357 1.926780 -0.802809 1.508604 -0.490547 0.509578 0.192402 1.141403 1.280120 -0.734016 3.211542 0.045649 2.248220 -1.180234 -4.755299 -1.300256 -2.230157 1.006627 2.160462
wb_dma_rf/assign_4_dma_abort/expr_1 -0.577035 -0.838857 0.823885 0.325024 -2.317831 3.215291 -2.923020 -0.166699 -0.132145 -0.067076 -3.517299 2.896682 -1.280133 -2.390807 1.385161 -1.639590 -1.081291 -0.957867 -0.261697 0.703997
wb_dma_rf/always_1/case_1/stmt_8 -1.794276 5.152048 0.152542 -0.357602 0.810235 0.381010 -0.396791 1.247547 1.135394 -0.081224 -1.759870 2.704385 0.110820 -0.601096 0.909584 2.494841 0.923809 0.298014 -0.021517 0.818701
wb_dma_ch_rf/wire_ptr_inv 0.279396 -2.577197 -1.273886 1.803362 0.798803 2.039737 -0.605313 -0.119300 0.625191 -2.186755 3.226323 2.261024 -0.007168 0.336612 0.464437 0.148451 1.898996 2.318837 -1.573433 -1.986691
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.634574 1.450032 1.659191 -1.486693 -3.556053 0.742527 -0.235703 -2.584104 -1.160855 -0.428949 -1.683261 0.294087 -1.216782 -0.171184 1.131405 -0.563756 -1.275044 -1.042874 0.749452 2.110913
wb_dma_ch_sel/assign_138_req_p0 -1.293173 -1.058072 2.440433 1.337705 0.197174 1.164492 0.569158 0.987295 -0.844058 2.205732 -2.305250 1.989764 -0.421367 -2.234990 -0.885016 0.209225 0.498962 0.743411 -2.163333 1.169500
wb_dma_rf/always_1/case_1/stmt_1 -0.548419 1.392644 1.344499 -0.412708 -0.206500 -2.735080 0.552988 -1.281286 1.011801 0.247760 0.760076 0.366111 -1.056846 0.571671 -1.953502 -0.057384 -0.673797 1.037640 0.929733 -0.329345
wb_dma_rf/always_1/case_1/stmt_6 -0.589148 4.426973 -0.335253 -1.352443 -1.776784 -2.605887 1.614918 -2.058823 0.148025 1.171371 -0.758142 -1.515046 2.731520 -3.379297 0.598308 2.237252 4.899879 -1.320088 1.387711 -1.749975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.388641 -0.386230 0.057871 0.843655 -2.179506 1.292302 0.199554 2.596658 -3.796308 1.930805 -2.579703 -1.064241 1.768309 -6.387367 -0.188466 -0.031785 0.192339 0.240271 -0.051345 -0.352762
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.150693 -2.379853 -0.985846 0.858278 1.282285 2.139822 -1.395833 0.064846 0.519806 -1.379329 0.519513 1.786913 -1.091400 -0.592818 -0.212544 -0.716463 0.075055 0.796104 -0.873755 -0.286545
wb_dma_ch_sel/always_43/case_1 1.413295 1.964500 0.610339 -1.113828 0.446501 -1.741919 -0.207308 -1.541699 -3.155525 -2.813275 0.962385 2.888650 -1.778299 0.669140 -0.598418 -1.281559 2.279274 4.238544 -2.753794 0.918621
wb_dma_ch_sel/assign_9_pri2 0.817124 -3.137803 0.470018 0.152213 0.264412 2.434102 -1.249291 0.057377 0.533391 -0.513840 -0.026723 3.221812 -0.736912 0.743605 0.655729 -1.962471 -0.913897 -0.250261 -0.114842 0.869572
wb_dma_pri_enc_sub/always_1/case_1 0.512687 -0.712431 -0.052758 -0.749590 -1.946397 1.177094 -1.710880 -2.606384 0.481308 -1.756944 -0.166020 1.700027 -1.697886 1.484486 1.262142 -1.920242 -0.753643 -0.749060 -0.160495 0.542880
wb_dma_rf/always_2/if_1 -2.982005 3.089744 1.932038 -1.697129 -1.386306 -1.453945 1.474843 -3.315823 3.486219 0.481416 -3.434492 2.955305 -0.256342 1.291640 -1.454833 -0.295904 0.872980 -2.448596 -1.388644 2.034871
wb_dma/wire_dma_abort -0.541655 -0.830976 0.898392 0.306847 -2.298960 3.131762 -2.882378 -0.055279 -0.153560 0.024458 -3.603757 2.933494 -1.243183 -2.434831 1.370736 -1.646982 -1.095153 -0.961226 -0.271447 0.724614
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 3.170560 -3.872187 2.390081 0.910105 1.226560 -0.374715 -0.166858 0.434719 -0.815268 2.463722 -0.188653 2.672789 -1.601086 0.842941 -0.160148 -4.329067 -1.927422 -1.208514 1.721630 2.739064
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.058569 -3.342448 -0.571910 -0.907773 -0.793213 0.849306 -1.756544 -0.414541 0.384371 1.288092 0.597555 2.888609 0.065789 1.193748 2.279934 -1.574451 0.082386 -0.622519 -0.094370 -0.916307
wb_dma_wb_if/input_wb_stb_i -0.263195 -1.420035 2.869616 2.744604 -2.217771 2.713375 2.058229 -0.249499 -2.452940 3.520428 -2.239023 -0.859944 -1.238722 -6.175348 -0.783929 1.466991 -0.885055 -0.906921 0.359304 2.720545
wb_dma_rf/input_de_txsz -0.811591 -0.032931 -1.448484 -1.651818 4.287161 -0.089494 -0.794092 1.543921 -2.234526 -2.655611 -0.893150 1.223299 -1.485042 -2.421268 -2.900451 0.051187 0.822377 3.714243 -2.472138 0.738444
wb_dma_ch_pri_enc/wire_pri3_out 0.536155 -0.790340 0.019961 -0.727082 -1.974455 1.252021 -1.717878 -2.526244 0.474559 -1.650073 -0.223229 1.802719 -1.703133 1.417121 1.283014 -1.960581 -0.812260 -0.767148 -0.167065 0.610936
wb_dma_ch_sel/wire_gnt_p1 -0.241476 2.227451 -0.521566 -0.891622 -2.174034 -1.241993 -0.486327 -2.594196 0.026065 -1.186533 -0.100741 -1.395923 -0.910560 0.829828 0.646014 -0.021976 0.152371 -0.525999 -0.015592 -0.338063
wb_dma_ch_sel/wire_gnt_p0 2.897720 -3.581739 -1.543401 1.011937 -2.063884 0.454341 -0.855118 4.614175 -2.198498 0.685884 -0.215357 2.280382 6.191408 -1.963347 1.334897 -4.286490 1.295539 -0.022353 -0.515620 -3.166224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.450481 -0.489199 0.202874 1.035266 -2.330892 1.577949 0.304519 2.580085 -3.989572 2.070737 -2.607932 -1.189735 1.731249 -6.787326 -0.188343 0.067296 0.082125 0.202288 0.040514 -0.147573
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.179873 -2.317238 -0.940422 0.823270 1.215641 2.067725 -1.370350 0.113109 0.509894 -1.304596 0.504794 1.768731 -1.051471 -0.577830 -0.174911 -0.691501 0.077461 0.779399 -0.895485 -0.300602
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.555079 1.510890 1.445303 -0.441142 -0.236159 -2.866464 0.661504 -1.296775 1.022449 0.304801 0.809882 0.236779 -1.126111 0.607130 -1.998507 0.019758 -0.766949 1.043493 1.012829 -0.333549
wb_dma/input_wb0_err_i -0.554681 -0.908645 0.911350 0.447401 -2.266380 3.306037 -2.887214 -0.114323 -0.101717 0.123195 -3.566138 2.880555 -1.301504 -2.547809 1.363552 -1.579282 -1.183022 -1.038534 -0.163680 0.773724
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.377365 -0.040770 -2.090797 -1.167842 -1.363914 -4.303951 -1.662300 -1.384275 1.769246 0.606407 0.266270 1.071100 2.018332 0.858503 1.423524 -1.069758 3.012339 -0.439392 -0.573492 -3.838709
wb_dma_ch_sel/always_44/case_1/stmt_1 1.173356 -0.494035 3.690321 1.023069 -1.085804 1.759660 1.251729 2.842496 -0.293034 6.583978 -1.622563 1.591056 2.835005 0.013725 2.524930 0.630260 -1.619988 -2.322945 2.890416 1.682729
wb_dma_wb_mast/wire_wb_data_o 2.715385 -2.180823 -1.062868 -3.709200 1.045790 -0.781482 1.560030 0.513925 -2.195084 -2.580185 1.263956 -1.407572 -0.169365 0.010119 -1.530848 -1.567074 -2.733678 -0.098264 2.398155 2.416131
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.482756 1.608393 -2.302497 -1.467565 1.540253 -1.111361 -0.633834 -1.236913 -1.957928 -4.650074 1.821243 0.412371 -1.365554 -0.644046 -1.386294 0.764167 2.587245 4.598489 -3.005257 -1.274338
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.219026 2.119312 -0.545439 -0.802281 -2.216954 -1.054852 -0.574953 -2.662207 0.033725 -1.275482 -0.128538 -1.278610 -1.018651 0.777157 0.700347 -0.068725 0.076613 -0.560275 -0.069925 -0.268501
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.170357 -2.375211 -0.939121 0.911462 1.264586 2.146795 -1.389711 0.060430 0.490797 -1.338577 0.528549 1.759656 -1.106066 -0.584811 -0.224572 -0.710615 0.075096 0.767125 -0.895080 -0.287444
wb_dma_ch_sel/always_38/case_1/cond 1.670081 2.011315 2.415567 3.389591 -0.194452 -1.810623 -0.759487 0.499934 -2.973678 0.550931 -2.204217 0.879306 -3.005810 -0.308946 -0.717920 -3.262551 -0.456054 1.397443 -2.513231 2.354294
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 3.296197 -2.878489 1.228889 -0.619241 1.249691 -0.727332 -0.120105 0.189994 -2.267929 -0.240901 0.782493 3.182450 -1.795436 1.080995 -0.471691 -4.128528 -1.005998 0.980459 0.273026 2.412895
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.923659 0.228358 -1.449106 -1.584370 4.314003 -0.134393 -0.691295 1.504983 -2.197016 -2.613471 -0.868845 1.125041 -1.474964 -2.424142 -2.947315 0.238113 0.912971 3.789483 -2.539392 0.703295
wb_dma_de/assign_4_use_ed -0.760081 1.272108 0.804117 -5.026892 0.500969 7.401913 -0.641817 5.123770 0.029880 -3.307314 -4.926065 5.096273 3.477492 -1.538325 0.422986 1.461512 -2.932033 -0.684646 0.537764 3.411594
assert_wb_dma_wb_if/assert_a_wb_stb -0.585642 0.993667 -2.179527 -3.087060 0.298507 -4.200736 -0.792079 0.895955 -1.021795 1.457248 0.716017 -1.134604 1.565158 2.721497 1.026763 -0.728589 0.574937 1.039008 -1.387252 -1.402036
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -2.259560 1.223897 -0.595371 -0.032078 2.914853 1.777626 -1.430221 1.151185 -0.910238 -2.020623 -1.956958 2.263089 -0.928076 -2.581743 -1.721013 1.461165 1.736236 3.386516 -3.463177 0.128634
wb_dma_ch_sel/assign_132_req_p0 -0.281884 -1.758127 -0.229503 0.698470 -1.040712 1.143072 0.076797 0.685740 -2.498456 2.432835 0.437870 1.207277 2.381572 -2.978247 1.278746 1.028593 2.573209 1.540913 -1.630807 -1.747237
wb_dma_ch_rf/always_25/if_1 0.469717 1.861620 -1.589935 2.468801 -0.131656 -2.030694 -0.509666 1.898999 0.221884 -0.510587 -0.286147 -0.588139 -0.024868 2.438679 0.889874 -2.167394 -0.304454 -1.007724 -1.655786 -0.342514
wb_dma_de/wire_rd_ack -0.055139 1.389857 -0.643202 -3.115872 1.155370 -0.888230 -1.157914 -1.337455 -2.131658 -3.130262 -1.378538 1.211938 -2.274325 -0.312295 -1.415522 -1.182407 -0.082688 2.152081 -1.703445 1.630798
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.060341 -0.201820 0.882291 1.040909 -0.334292 2.055603 -1.298790 2.528945 -0.604509 1.633487 -3.416468 1.287982 0.389383 -3.830057 0.110295 0.115724 -0.375944 -0.175256 -0.167118 0.108924
wb_dma/wire_slv0_adr 1.523785 7.719984 2.753256 -3.951908 -2.277861 -4.726559 3.957140 -1.613858 -3.066987 2.929175 -1.530329 -0.736666 4.508267 1.166553 0.226671 1.375818 2.342962 -1.093001 0.924778 2.494176
wb_dma_rf/input_dma_busy -1.065361 3.624037 1.071221 -0.340599 0.775492 -3.289574 0.701560 -3.112084 1.430010 0.502299 -2.152582 -0.099542 3.284585 1.093276 -1.424896 0.107855 5.762752 -0.432591 -2.986253 -1.051291
wb_dma_ch_sel/assign_96_valid/expr_1 -0.281545 2.972341 4.236836 -0.134897 -0.607687 0.199656 0.287506 6.149735 -1.368513 2.418712 -3.807893 -0.759020 0.641020 0.768730 0.110458 0.281987 -1.963256 1.261574 -0.682619 0.120272
wb_dma_ch_sel/always_4/stmt_1 1.675209 1.969393 2.399900 3.162933 -0.202354 -1.885060 -0.404584 0.502556 -3.277538 0.690284 -2.120172 0.587505 -2.939741 -0.639060 -0.859069 -2.999826 -0.419107 1.506098 -2.347954 2.465622
wb_dma_de/reg_chunk_dec -1.559085 2.575006 0.272935 -1.550399 -0.134194 1.058310 -1.824340 -1.641757 -0.849230 -2.477706 -2.500351 2.316888 -1.711061 -0.555671 -0.328444 0.240372 0.867222 1.844527 -2.761867 1.062261
wb_dma_de/reg_chunk_cnt_is_0_r -1.312880 0.451292 0.815018 -0.723295 2.044590 2.190583 -1.370135 1.182303 -0.925129 -1.237630 -2.502727 3.736375 -0.586683 -1.370326 -0.918142 0.206763 0.800614 2.423383 -2.747530 1.270681
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.253378 2.413890 -0.598830 -0.909369 -2.356949 -1.263453 -0.510256 -2.840906 0.018510 -1.287935 -0.093694 -1.474979 -1.009848 0.888169 0.719705 -0.039138 0.135067 -0.592751 -0.064855 -0.294669
wb_dma/wire_wb0_cyc_o -0.224388 2.133458 -0.558270 -0.803856 -2.169201 -1.046054 -0.584503 -2.532258 -0.014559 -1.222451 -0.162514 -1.306169 -0.986440 0.733104 0.658065 -0.067472 0.087590 -0.539349 -0.051794 -0.257118
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.122884 -3.278905 -0.393069 -1.023208 -0.867973 0.816163 -1.760180 -0.480257 0.363907 1.249778 0.449834 3.029861 0.018305 1.254254 2.272012 -1.727675 0.037697 -0.633138 -0.069039 -0.721238
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.217493 -0.006136 1.839926 -1.869407 -1.432254 -1.842062 -1.398594 2.830677 0.130115 -0.650415 -1.032706 -1.069868 3.454759 0.123358 -0.357253 -1.337450 0.596424 1.341478 1.261168 -3.848538
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.910659 -1.188455 -2.381082 -3.186966 -0.731470 -0.873508 -1.304234 0.083581 -0.508211 -0.231819 -0.490083 1.381912 5.552113 -0.112343 0.731584 -2.190801 2.207039 -0.493965 -0.072296 -2.885868
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.580634 -0.747954 0.591007 1.616073 -2.347967 -0.925790 2.490928 -0.443044 -1.343457 0.164723 3.209893 -0.459968 0.848516 -0.248998 0.419339 0.941943 2.176273 1.962587 -1.545493 -1.671742
wb_dma_ch_rf/reg_ch_adr1_r 0.577360 -0.740902 0.503443 1.606359 -2.313213 -1.013019 2.504215 -0.480881 -1.321781 0.126711 3.289284 -0.460517 0.942871 -0.117677 0.446950 0.922121 2.205377 1.928883 -1.536129 -1.773311
wb_dma/input_wb0_cyc_i 2.070460 -1.250072 -2.016726 -3.635641 -0.682273 -2.986834 3.894467 0.091097 -5.267306 0.180046 -0.442585 -3.460350 1.405024 -7.268374 -2.589374 -0.818792 0.724430 -0.886995 2.243003 0.574248
wb_dma_ch_sel/always_8/stmt_1 -0.108159 -3.010959 0.249246 -1.618132 0.508598 2.102937 -0.321486 -0.154056 2.673882 -1.254144 -0.639434 3.613755 1.077018 2.307000 -0.410960 -2.447596 -0.418624 -1.645540 -0.576730 0.362138
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.454096 -4.105652 -0.550976 -3.427004 1.804204 -0.033755 0.406065 0.440064 1.271154 -1.792474 0.326402 2.437052 0.672926 2.510058 -1.569421 -3.883858 -1.354880 -1.283504 0.465686 0.966546
wb_dma_wb_slv -0.326611 2.005833 -0.833047 -4.279090 -1.669384 -6.383978 0.890544 1.105246 -0.519345 0.940876 0.363538 -0.726713 2.493969 2.193095 0.457903 -1.174806 1.944575 0.805299 -0.698314 -2.500292
wb_dma_de/inst_u0 0.002898 3.379064 -0.971997 0.657284 -0.029660 -1.869570 -2.894136 4.345900 -0.033375 0.811458 -1.787264 -2.155521 3.176108 3.212803 2.421978 -0.357638 -0.423679 -0.375063 -0.651910 -2.636242
wb_dma_de/inst_u1 2.513203 0.892238 -1.803522 3.223987 0.093513 1.515584 -1.153767 2.098271 -1.615316 -2.094385 1.650240 -0.679813 1.923835 -0.475075 0.860773 -0.756500 0.693999 1.500088 -0.330270 -1.420825
wb_dma_pri_enc_sub/input_pri_in 0.550872 -0.699256 0.005315 -0.757422 -1.963531 1.180409 -1.710006 -2.501804 0.484492 -1.631319 -0.233916 1.757283 -1.653355 1.471201 1.284766 -1.925813 -0.789770 -0.743320 -0.141052 0.591567
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.221811 -0.750802 -0.270110 -0.596837 4.201724 1.592585 0.665372 -0.802214 -2.539465 -1.745801 -0.485534 0.177423 -2.873139 -3.638505 -3.526819 1.120745 -0.192216 2.580225 -1.246663 3.292844
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.136046 -3.206510 -0.438123 -1.005965 -0.837243 0.743825 -1.742294 -0.416821 0.316349 1.208614 0.516719 2.986621 0.111804 1.264851 2.248957 -1.673045 0.070578 -0.583628 -0.153636 -0.795946
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.289130 -1.091984 2.631895 1.467348 0.173129 1.406098 0.601800 1.093842 -1.008531 2.395064 -2.544894 2.045384 -0.477511 -2.551665 -0.914845 0.278011 0.372354 0.732592 -2.178380 1.379850
wb_dma_ch_sel/assign_101_valid/expr_1 -0.182036 1.323092 3.639491 1.283180 -0.416910 -1.683241 -0.704778 6.542989 -1.659742 3.725270 -1.564629 1.450151 1.973073 0.023046 1.903656 0.988019 0.777949 3.508428 -0.810837 -2.399152
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.172947 -2.338015 -0.932913 0.879676 1.210739 2.136487 -1.379616 0.030183 0.516725 -1.361902 0.493677 1.801885 -1.077716 -0.542313 -0.158001 -0.731581 0.044846 0.763021 -0.847896 -0.233052
wb_dma_de/reg_de_adr1_we 0.093322 -0.465696 0.864033 0.806433 -1.916697 -1.009108 1.888448 -0.294296 -1.555383 1.057483 0.737688 -1.120570 -0.186162 -1.149911 -0.255406 0.271166 0.529209 0.481911 -0.874737 -0.142110
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.031873 -0.331852 1.724916 2.281897 -2.158479 -0.337559 -0.602739 1.331659 -1.689930 -0.128597 -2.578004 1.982485 -1.156180 -0.600594 -0.384273 -5.081530 -1.032494 -0.665194 -1.703043 1.428131
wb_dma_ch_sel/always_46/case_1 -0.811802 0.335049 0.756542 -1.719783 0.471152 1.737268 -0.589819 1.009291 0.312379 -1.418414 -1.997917 -2.028224 0.136391 0.085626 -0.583219 1.458826 -2.135653 -0.445386 0.605350 0.950214
wb_dma_ch_rf/assign_11_ch_csr_we 1.283986 1.544484 1.763901 -2.808531 -0.596138 -2.097653 -0.375926 4.222192 -1.489263 0.258236 -2.218542 -1.810368 4.529016 -0.551597 0.764170 -0.336764 2.407218 0.750999 0.899262 -2.988431
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.043039 -0.875921 -1.398452 -1.267005 4.945168 -1.853573 0.415241 -0.692457 -0.097832 -1.912115 1.724157 -0.436740 -1.706207 1.501391 -2.833258 -0.358669 0.369537 2.016103 -1.125310 0.778684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.033965 -3.151919 -0.458706 -1.019086 -0.845181 0.749606 -1.769000 -0.404577 0.322739 1.309347 0.400428 2.921473 0.051114 1.179765 2.245717 -1.559964 0.100489 -0.581654 -0.141947 -0.797069
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.412869 -0.344500 0.193132 0.854314 -2.218611 1.284673 0.276470 2.572081 -3.785138 2.034011 -2.687427 -1.104173 1.768280 -6.429351 -0.208677 0.021137 0.157082 0.173933 0.007051 -0.227349
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.124218 -0.192245 0.903107 1.141063 -0.328757 2.253894 -1.367026 2.527999 -0.646864 1.622929 -3.512804 1.376694 0.288803 -4.098303 0.090755 0.210124 -0.381414 -0.142113 -0.166907 0.172027
wb_dma/wire_de_adr0_we -0.099930 -1.172987 1.148430 1.574168 0.057140 0.639687 -0.127935 0.296431 1.345815 2.532940 -1.054755 -0.333033 0.075637 -0.357578 0.260255 -0.275653 -1.006884 -2.072021 1.366601 0.370403
wb_dma_wb_slv/wire_rf_sel -1.889943 -0.486276 0.565498 0.572567 -2.244753 -3.185985 4.325161 -3.429536 -0.371689 2.975190 -1.086272 -0.549873 -0.683581 -4.449676 -2.220947 0.233870 2.657114 -1.640555 -1.589086 0.117152
assert_wb_dma_wb_if -0.677219 1.005206 -2.004992 -3.044168 0.311761 -4.287783 -0.838150 0.831431 -0.819536 1.561528 0.538764 -0.979505 1.585388 2.805981 0.941725 -0.849926 0.645337 0.926693 -1.413887 -1.469911
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.130076 -2.366645 -0.930955 0.870999 1.220645 2.159714 -1.389073 0.075524 0.507207 -1.366402 0.515559 1.807311 -1.109955 -0.568671 -0.172252 -0.726420 0.069449 0.765722 -0.867367 -0.234554
wb_dma_ch_sel/assign_120_valid -1.578719 -0.565973 1.791471 0.879073 2.257751 2.432463 -1.373260 1.335498 0.666057 1.330129 -3.335093 3.082909 -0.415962 -1.402735 -0.708176 0.152774 -0.084715 0.344989 -1.413831 1.464917
wb_dma/wire_wb1s_data_o 2.748857 -2.291143 -1.064857 -3.751410 1.039298 -0.705191 1.546934 0.491770 -2.218058 -2.602108 1.238469 -1.382480 -0.253608 0.029971 -1.539981 -1.648362 -2.860068 -0.186085 2.456569 2.526910
wb_dma_de/wire_adr0_cnt_next1 -0.053736 3.498406 -0.959433 0.670465 0.111804 -1.403497 -3.085382 4.537597 -0.024918 0.533716 -2.068929 -2.027835 3.185994 3.105078 2.482116 -0.240800 -0.553919 -0.329110 -0.705987 -2.498893
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.184157 -2.281670 -0.903611 0.853384 1.212808 2.032918 -1.327210 0.081248 0.487584 -1.297027 0.501589 1.699682 -0.999560 -0.575754 -0.220224 -0.664102 0.102988 0.769816 -0.876450 -0.319326
wb_dma/wire_pt0_sel_o 4.034441 -2.258044 -2.533006 -4.100946 0.906645 0.235275 1.119346 1.070396 -4.202240 -2.968039 1.104780 -2.725795 1.208169 -2.225249 -1.549527 -1.824105 -2.932403 -0.201535 3.435322 2.339779
wb_dma/wire_pt0_sel_i -0.983916 2.517418 -2.238223 -4.023726 -1.300918 -5.518837 -1.479415 -0.113693 -1.160499 0.848686 -0.135836 -1.681184 1.298321 3.242938 1.410608 -1.298296 0.849613 0.990285 -1.861992 -2.102394
wb_dma_ch_rf/always_11 -1.397160 0.998065 -1.582035 -0.463017 -1.435886 2.511271 -3.038073 -0.349727 -1.574147 -3.413299 -2.155665 2.013529 -1.830245 -3.562531 0.290491 -0.239670 0.808704 2.150133 -2.374463 -0.703191
wb_dma_ch_rf/always_10 -0.556035 -0.814653 0.904289 0.401916 -2.316556 3.168356 -2.900359 -0.019796 -0.110930 0.137854 -3.613116 2.841216 -1.197518 -2.440264 1.412213 -1.661721 -1.161354 -1.026240 -0.182278 0.716648
wb_dma_ch_rf/always_17 1.463077 1.847065 0.603320 -1.049006 0.466653 -1.580162 -0.126802 -1.586017 -3.219954 -2.792676 1.090491 2.778439 -1.776580 0.625670 -0.598357 -1.175578 2.200145 4.205471 -2.666960 0.965800
wb_dma_ch_rf/always_19 -1.255467 2.540826 0.411642 -0.379350 2.357355 -1.825856 1.059855 -1.227055 0.730589 0.095565 0.082757 -1.104118 -0.187309 1.704136 -1.491748 1.818751 1.141637 0.792033 -1.217996 0.568608
wb_dma_ch_rf/input_de_csr_we 1.520036 -3.859396 -1.139603 -5.632711 0.942034 2.317136 0.205538 2.441501 -1.317965 -4.419439 -1.643568 3.469411 1.417919 -1.060280 -1.913067 -3.363517 -2.154701 -0.031969 0.290440 2.168798
wb_dma_ch_sel/assign_147_req_p0 -1.393456 -1.080042 2.467781 1.415647 0.427698 1.360506 0.421055 1.113519 -0.654367 2.256986 -2.470435 2.048731 -0.390774 -2.196351 -0.874055 0.262159 0.423934 0.717619 -2.180694 1.200920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.483759 -0.345501 0.070386 0.851000 -2.174493 1.361776 0.222538 2.585086 -3.894460 1.878369 -2.644127 -1.157354 1.756169 -6.494401 -0.202429 -0.058790 0.094468 0.219471 0.059500 -0.202894
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.286815 0.271651 0.305852 0.524776 -0.159101 1.801287 0.169509 -0.376435 -1.260292 0.069933 -1.079674 0.237923 -0.729456 -2.928033 -0.475922 0.929239 -0.058011 0.202523 -0.225539 1.410840
wb_dma_wb_if/wire_slv_dout 0.933536 1.931444 5.598300 -5.399483 -2.813330 -3.829177 6.068347 1.455273 -3.326250 5.448368 -0.210941 0.556855 2.283653 -0.655570 0.175639 2.651053 -0.252713 0.931560 3.403507 2.839400
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.302872 2.301791 3.009749 -0.703122 0.569456 -3.825097 -0.304896 -2.574090 -0.683945 0.814150 -1.281034 1.956421 -3.450335 0.208640 -2.642450 -2.001273 -0.831916 1.541125 0.358608 2.117562
wb_dma/wire_pointer 0.363253 -3.100033 0.029727 -0.772328 -0.009778 1.880487 0.451887 -0.287613 2.722828 -1.983985 1.911733 4.020647 2.141806 3.188186 0.270762 -1.657894 1.351697 -0.129843 -1.241193 -1.249363
wb_dma_de/assign_75_mast1_dout/expr_1 2.761994 -2.271612 -1.112290 -3.794888 1.055985 -0.691980 1.566482 0.596470 -2.287818 -2.577947 1.193649 -1.394624 -0.108339 -0.059132 -1.566457 -1.595129 -2.802719 -0.161665 2.474309 2.493172
wb_dma/wire_ch3_csr 0.073714 2.257692 0.887017 -3.507584 1.393351 -3.057302 1.991967 4.317178 -2.074080 2.020364 -1.671680 -2.688372 1.295709 3.056703 -1.396909 -1.010793 -2.339520 0.122404 -0.783072 0.392442
wb_dma_ch_rf/assign_27_ptr_inv 0.283910 -2.426515 -1.219171 1.677513 0.766896 1.904255 -0.599926 -0.087512 0.576810 -2.153923 3.110165 2.222242 0.057327 0.340611 0.407078 0.112782 1.885346 2.327137 -1.549250 -1.936753
wb_dma_de/reg_adr1_inc 0.141369 -0.439606 0.775775 0.734091 -1.818618 -0.970766 1.783541 -0.247937 -1.452510 0.965324 0.689152 -1.036738 -0.183323 -1.085353 -0.237618 0.223648 0.506650 0.477075 -0.837108 -0.138991
wb_dma_ch_sel/input_ch6_csr -0.575126 1.412953 0.006363 -3.670477 0.257285 -4.050626 0.861202 3.309608 -1.285096 1.623297 -0.634296 -0.862819 2.515202 2.996987 -0.021673 -0.765234 -0.106699 1.060908 -1.385995 -2.015022
wb_dma_de/input_mast0_err -0.520772 -0.954547 0.841923 0.288948 -2.276930 3.117205 -3.042813 -0.040279 -0.005349 -0.051364 -3.544343 3.075394 -1.256760 -2.222149 1.425518 -1.855820 -1.082999 -0.988890 -0.283994 0.623736
wb_dma_de/assign_68_de_txsz/expr_1 0.248891 0.930735 0.070562 -0.519425 3.897583 -0.921177 -0.572603 1.166508 -3.393545 -1.759871 -1.022706 2.559520 -2.132294 -2.156338 -2.688135 -0.950677 1.595678 4.391550 -3.030771 1.622929
wb_dma/wire_ch2_csr -0.120359 2.345246 0.987436 -3.206985 1.167157 -2.924007 1.975848 4.097489 -2.192228 2.350361 -1.690688 -2.708994 1.154555 2.894198 -1.198040 -0.767928 -2.127000 0.203490 -0.995776 0.248612
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.546591 -0.780842 -0.040634 -0.746059 -1.907934 1.156783 -1.718546 -2.514872 0.508585 -1.724791 -0.152983 1.738370 -1.658294 1.501732 1.290033 -1.942365 -0.740500 -0.714665 -0.148098 0.550975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.167685 -2.337363 -0.889988 0.845661 1.205203 2.058453 -1.353782 0.072269 0.494137 -1.288598 0.514340 1.770636 -1.027677 -0.546966 -0.168733 -0.743735 0.041715 0.741223 -0.839546 -0.282082
wb_dma_rf/input_ndnr 1.715337 -3.106284 -0.796968 -1.132657 0.611873 1.766641 -0.813872 2.449199 -2.799122 -2.691392 1.081429 3.927606 0.053860 -1.954198 -0.075413 -1.830907 0.581576 3.487164 -1.182167 -0.351400
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.148496 -2.390891 -0.921297 0.876607 1.230906 2.130579 -1.408989 0.081260 0.504679 -1.324462 0.491797 1.794240 -1.053523 -0.571775 -0.184877 -0.716538 0.062100 0.761622 -0.882022 -0.272683
wb_dma_de/always_19/stmt_1 1.374002 0.403474 -1.625337 4.039952 0.208464 -0.845541 -2.965474 1.507998 1.365623 -0.026105 -1.808458 -0.495955 2.185634 -1.248944 0.322806 -2.994317 0.329850 -1.855078 0.968450 -1.773362
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.331854 1.632558 2.577022 -0.926589 1.044622 0.158911 1.314526 -1.126244 -0.469935 0.830846 -1.471260 0.629402 -0.414458 0.673181 -1.030120 1.183498 -0.246544 0.292151 -0.438346 2.912231
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.885709 3.392678 3.984047 -1.714033 -1.775205 5.200475 0.989569 1.329832 -1.690339 -2.219321 -2.396888 0.942198 2.101700 1.707389 1.624089 2.497517 -3.675743 -0.021600 1.560062 5.219138
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.350845 -1.065804 2.479254 1.439327 0.278492 1.233381 0.496390 1.026724 -0.854825 2.190879 -2.429570 2.046764 -0.531800 -2.404402 -0.955398 0.172127 0.500238 0.811689 -2.269512 1.190188
wb_dma_de/assign_78_mast0_go/expr_1 -0.255591 2.142388 -0.533239 -0.829960 -2.147870 -1.072602 -0.547910 -2.573819 0.044796 -1.219260 -0.105142 -1.310128 -0.979106 0.755953 0.683373 -0.067718 0.084494 -0.514592 -0.055835 -0.292841
wb_dma/assign_6_pt1_sel_i 4.072311 -2.189988 -2.554647 -4.279579 0.940849 0.256436 1.139269 1.152951 -4.234804 -3.112850 1.016116 -2.690978 1.255859 -2.208115 -1.570916 -1.815907 -3.011162 -0.244769 3.494915 2.490844
wb_dma/wire_mast1_adr 1.328304 0.585778 -1.623596 3.699429 0.243376 -1.075052 -2.752977 1.428682 1.294448 0.004999 -1.761750 -0.738783 2.323308 -1.169380 0.206685 -2.897383 0.375936 -1.844680 1.035251 -1.771497
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.275696 2.230392 -0.576957 -0.830226 -2.252578 -1.171121 -0.540563 -2.714145 0.016347 -1.251316 -0.077654 -1.398012 -1.009075 0.837492 0.669717 -0.034714 0.083623 -0.539458 -0.059230 -0.277247
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.576549 -0.933405 0.944481 0.451121 -2.215842 3.220303 -2.880167 -0.067452 -0.084629 0.140578 -3.664454 2.934710 -1.297586 -2.525658 1.330952 -1.658708 -1.131631 -1.018951 -0.218277 0.802254
wb_dma_wb_slv/input_wb_stb_i -0.286570 -1.478588 2.986465 2.758039 -2.258254 2.515687 2.163497 -0.274822 -2.377429 3.650670 -2.295972 -0.836986 -1.179679 -6.058519 -0.809647 1.343700 -0.873869 -1.009819 0.296283 2.686047
wb_dma_de/reg_adr1_cnt 2.702261 0.455346 -1.041356 4.128074 -1.681969 0.739184 0.487405 1.953180 -3.063845 -1.269609 2.269128 -1.695753 1.676226 -1.408616 0.728233 -0.680036 1.018674 1.908826 -1.201444 -1.460570
wb_dma_ch_sel/always_42/case_1/stmt_4 1.380978 -3.982862 -0.595450 -3.424995 1.776820 -0.217815 0.404343 0.371274 1.431535 -1.817605 0.372833 2.464798 0.736599 2.729276 -1.538954 -3.956244 -1.247401 -1.314367 0.390376 0.780581
wb_dma_ch_sel/always_42/case_1/stmt_2 1.982679 -1.873774 -0.867854 -2.401564 -0.633846 -0.832724 -1.060096 -1.984673 -0.960770 -2.337675 0.768479 0.696374 -2.171693 1.634651 0.092511 -3.353627 -1.642498 -0.267650 0.800082 1.092375
wb_dma_ch_sel/always_42/case_1/stmt_3 2.267743 -4.072727 -0.375951 -1.626761 1.512207 0.292071 -0.569889 0.650787 -0.846204 -1.160407 0.969392 2.111036 -1.093806 0.995469 -0.465882 -3.374020 -1.688125 0.246126 0.781258 1.298986
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.580161 1.891320 -2.114169 -4.455438 3.810922 0.213236 0.888448 1.815312 -1.686486 1.599495 -1.593337 -0.621231 2.967994 0.024290 -0.950395 1.412687 -1.317884 -1.134852 0.648629 1.893841
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.015371 0.905145 -0.827581 -3.081020 2.016313 -3.232229 0.676627 -0.287955 1.152112 0.409062 1.797621 1.287204 1.093864 3.520679 -0.952134 0.125168 0.301702 1.399680 -0.499274 -1.280284
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.432097 0.009578 2.527894 1.771425 -0.713269 3.792781 2.841779 1.385734 -5.313939 4.150778 -2.392735 -2.642259 2.252010 -6.444616 -1.167034 2.354559 -0.971463 -0.138319 0.701707 3.434725
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.280216 2.255333 -0.539894 -0.880581 -2.198842 -1.170287 -0.516181 -2.606027 0.025971 -1.234195 -0.125030 -1.374055 -0.922671 0.755660 0.701624 -0.014059 0.129793 -0.552466 -0.054750 -0.302442
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.980762 3.382481 2.509176 -1.816922 -1.888680 5.500346 0.584318 1.215977 -3.103833 -2.553414 -2.084303 -0.302310 3.103429 0.134653 1.626137 2.108810 -3.463653 -0.058370 2.320320 4.731333
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.696738 -3.328029 -0.842121 -1.037288 0.638476 1.931528 -0.988733 2.420120 -2.615277 -2.751261 1.167253 4.044985 0.039318 -1.832188 0.023256 -1.942196 0.547889 3.434150 -1.178986 -0.453155
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.056940 -3.231530 -0.479160 -0.992963 -0.758776 0.778278 -1.763600 -0.412861 0.311312 1.262637 0.437035 2.941553 0.041983 1.139499 2.205661 -1.599862 0.101361 -0.569968 -0.145986 -0.796024
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.371400 1.106026 -1.663400 -1.126307 -0.526336 2.373175 -1.561775 2.725852 -3.978400 -1.482244 -2.602926 0.349315 1.635865 -5.701583 -0.214442 0.170437 0.485666 1.813894 -0.448507 -0.283706
wb_dma/wire_txsz 1.514133 1.914243 0.549439 -1.062178 0.486010 -1.832140 -0.142667 -1.547564 -3.162410 -2.802435 1.181999 2.866745 -1.716165 0.846278 -0.542840 -1.308485 2.280707 4.242579 -2.749157 0.849055
wb_dma_de/always_14/stmt_1 -0.572025 -0.945233 0.892734 0.424228 -2.271327 3.162256 -2.919384 -0.093903 -0.013505 0.104405 -3.548246 2.875757 -1.280185 -2.427910 1.393152 -1.686121 -1.158281 -1.059277 -0.185685 0.649271
wb_dma_wb_slv/reg_rf_ack -0.280146 -1.519502 2.898349 2.766504 -2.243417 2.654063 2.084104 -0.200854 -2.416452 3.613481 -2.248201 -0.866832 -1.158753 -6.142378 -0.760359 1.365871 -0.921365 -0.989013 0.374450 2.652817
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.856602 1.896393 2.471236 3.339375 -0.169086 -1.889850 -0.579213 0.510507 -3.159153 0.627750 -2.084364 0.669702 -3.113150 -0.336654 -0.837301 -3.243842 -0.625852 1.378980 -2.288699 2.524048
wb_dma/wire_de_csr_we 1.542963 -3.910435 -1.173452 -5.557642 0.966952 2.545021 0.158195 2.238250 -1.372571 -4.412050 -1.643363 3.463573 1.185272 -1.288361 -1.932522 -3.276278 -2.259041 -0.072502 0.406137 2.384067
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.527098 -0.461228 0.065812 0.935954 -2.153378 1.521787 0.213067 2.533902 -3.903153 1.894186 -2.566767 -1.134709 1.704833 -6.571570 -0.176619 -0.035901 0.133073 0.240062 0.067563 -0.153214
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.848730 -0.545983 0.585570 0.417512 -2.251855 -3.402592 4.272843 -3.482250 -0.228707 2.962882 -1.104065 -0.427177 -0.562820 -4.318446 -2.309369 0.006257 2.762334 -1.686033 -1.541232 -0.021364
wb_dma/wire_ch1_txsz 2.183613 0.356526 0.038055 -3.233030 -1.816210 -2.850144 0.277137 -2.144777 -1.383363 -1.087440 0.365645 -1.036614 -1.223549 2.278308 0.293518 -2.662858 -1.799796 -1.024883 1.667309 1.366400
wb_dma_rf/inst_u9 -0.539735 -0.858566 0.884384 0.347087 -2.317242 3.069629 -2.907900 -0.039398 -0.092079 0.080414 -3.540083 2.884337 -1.175623 -2.313241 1.386706 -1.688750 -1.071089 -0.978475 -0.245032 0.672451
wb_dma_rf/inst_u8 -0.550770 -0.882888 0.797465 0.334872 -2.261707 3.234799 -3.040988 -0.140392 -0.125900 -0.116138 -3.551017 3.009792 -1.306088 -2.408839 1.388509 -1.731432 -1.078258 -0.908692 -0.312208 0.689060
wb_dma_rf/inst_u7 -0.458284 1.459668 0.168636 -3.705932 0.304995 -4.055731 1.184406 3.676720 -1.527847 1.713523 -0.578217 -1.058246 2.778513 2.836144 -0.118074 -0.521473 -0.126213 1.211820 -1.267212 -1.906519
wb_dma_rf/inst_u6 -0.404790 1.375420 0.020312 -3.491112 0.212115 -4.143557 1.023510 3.215315 -1.296338 1.826642 -0.433857 -1.166261 2.627403 2.984864 0.012804 -0.702291 -0.154088 0.952851 -1.088099 -2.008570
wb_dma_rf/inst_u5 -0.499827 1.137933 0.041384 -3.281534 0.248488 -3.694035 0.941672 3.293672 -1.293473 1.755506 -0.502772 -0.860146 2.563088 2.706952 0.017713 -0.644913 -0.127112 1.057987 -1.258185 -1.930870
wb_dma_rf/inst_u4 -0.558544 1.122554 -0.125133 -3.515087 0.322884 -3.795176 0.959532 3.346648 -1.345452 1.586167 -0.419382 -1.036323 2.419575 2.960882 -0.038013 -0.668816 -0.216517 1.064144 -1.427359 -1.916040
wb_dma_rf/inst_u3 -0.735220 1.531849 0.065607 -3.685664 0.272483 -4.116784 1.015974 3.196311 -1.323098 1.890871 -0.614378 -0.913236 2.454245 2.892939 -0.011147 -0.567848 -0.070189 1.034337 -1.339230 -1.955326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.086443 -0.058988 0.979375 1.022801 -0.335974 2.102963 -1.200468 2.531501 -0.759701 1.643268 -3.534463 1.265421 0.353320 -4.092893 0.066622 0.283665 -0.339384 -0.099098 -0.166196 0.260188
wb_dma_rf/inst_u1 -0.569339 1.336972 0.091625 -3.566055 0.158175 -3.794575 1.045961 3.180924 -1.468384 1.774459 -0.693954 -1.330795 2.622383 2.722853 -0.094309 -0.494641 -0.193339 0.907994 -1.322094 -1.848617
wb_dma_rf/inst_u0 -0.318971 3.563656 0.474334 -4.008142 -0.443346 -6.072520 2.015705 1.148654 -1.088795 1.729979 -0.334296 -0.374459 3.555812 2.794224 -0.271634 -0.686154 3.160703 0.639892 -1.522875 -2.019651
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.745227 4.007178 -1.188091 -1.450298 -0.939213 1.170584 -0.584645 2.687262 -3.007960 -5.009714 -1.258188 0.330056 2.743576 -1.692464 0.427187 0.605531 -0.463947 2.155892 -0.079727 1.049017
wb_dma_inc30r/assign_2_out 1.738885 4.427444 -2.768545 3.585536 1.200986 1.141278 -1.696757 3.089055 -1.301079 -3.073605 1.173018 -1.006696 1.419186 -0.141930 0.942799 0.386892 1.030500 1.907911 -0.941067 -1.520526
wb_dma/wire_mast1_din 2.725820 -2.207760 -1.117142 -3.798514 1.012643 -0.695687 1.527063 0.568460 -2.251669 -2.594277 1.179690 -1.378397 -0.171325 0.003377 -1.510320 -1.594362 -2.769645 -0.124239 2.397628 2.449570
wb_dma_ch_sel/assign_2_pri0 -1.148130 -1.264177 -1.072241 0.440163 0.816613 3.820407 -2.571569 2.272853 -1.606754 -2.231728 -2.054689 3.413314 -0.908950 -4.449948 -0.364503 -0.162787 0.687413 2.693690 -2.380383 -0.354894
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.331582 -0.429811 0.170493 0.939739 -2.275325 1.552748 0.250271 2.607309 -3.847734 2.028976 -2.759837 -1.167619 1.690992 -6.651669 -0.180092 0.091517 0.045555 0.137602 0.047421 -0.179945
wb_dma_rf/input_de_adr0_we -0.095354 -1.119541 1.126113 1.545919 0.055193 0.410060 -0.032117 0.316128 1.403120 2.651900 -0.990543 -0.432024 0.245974 -0.268570 0.297017 -0.226800 -0.981683 -2.125273 1.428969 0.308444
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.058057 -3.419781 -0.509434 -0.979632 -0.785137 0.958423 -1.845932 -0.400729 0.337747 1.206994 0.461866 3.138887 -0.007790 1.135200 2.269386 -1.751188 0.060210 -0.577068 -0.202499 -0.798360
wb_dma_wb_mast/always_1/if_1/stmt_1 -1.139961 0.556615 -0.830847 -3.370206 -0.225344 -5.638810 3.822422 1.866877 0.166169 0.235311 -0.645635 -0.160190 3.660744 2.620688 -1.142361 -0.585637 -0.114955 -1.448786 -0.874441 0.068038
wb_dma_ch_sel/always_48/case_1/cond 0.510107 -0.661069 -0.052124 -0.776845 -2.042709 1.173019 -1.754506 -2.592699 0.449306 -1.709138 -0.223545 1.728031 -1.662229 1.502376 1.315621 -1.913057 -0.775785 -0.754440 -0.156877 0.561570
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.486522 -0.664895 0.236642 1.185648 -2.181513 1.695698 0.203948 2.537924 -3.875144 2.111952 -2.686478 -1.044502 1.559179 -6.745139 -0.239405 -0.031917 -0.033567 0.106528 0.112740 -0.043376
wb_dma_rf/input_wb_rf_we 1.326060 2.403978 0.341570 -1.920734 -2.196586 -3.578858 2.310552 3.261424 -1.764350 -0.145653 -1.899319 -1.255929 3.488101 2.180066 3.020587 -0.843865 3.938190 -1.529286 -1.844197 0.003493
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.545659 -0.714451 -0.024446 -0.789986 -1.974584 1.174279 -1.710301 -2.608797 0.510758 -1.710421 -0.155934 1.766037 -1.654701 1.544978 1.300165 -1.991081 -0.783461 -0.761290 -0.146830 0.575661
wb_dma/assign_7_pt0_sel_i -1.043097 2.567125 -2.033459 -3.703899 -1.289340 -5.172052 -1.467771 -0.125442 -0.978919 0.685899 -0.245787 -1.429789 1.105316 3.297832 1.407677 -1.195749 0.757265 0.920052 -1.931572 -1.925355
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.300467 -2.565432 -1.198607 1.732272 0.763733 1.972682 -0.603732 -0.124408 0.671837 -2.084875 3.137041 2.221406 0.008657 0.384851 0.430500 0.091014 1.783480 2.195902 -1.484310 -1.897459
wb_dma_wb_mast/wire_mast_pt_out -0.556497 -0.562622 -0.911378 -1.988222 -0.427637 -4.438772 1.943411 -1.214371 -0.029253 0.044302 0.284274 0.359341 0.105446 0.543551 -1.605409 -1.962812 1.524971 -0.181800 -1.469636 -1.692012
assert_wb_dma_ch_arb/input_state -0.984524 1.011423 -0.127572 -0.385568 -0.440433 1.752637 -1.215819 2.169630 -2.133200 -0.888960 -2.584187 1.703049 0.128101 -3.885420 -0.163858 0.517095 0.610820 1.935761 -1.533325 -0.063313
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.150985 -2.348191 -0.932722 0.876741 1.213607 2.158468 -1.381073 0.022776 0.517536 -1.342686 0.528611 1.748669 -1.099054 -0.568042 -0.173578 -0.732968 0.027983 0.752684 -0.873627 -0.236784
wb_dma/wire_ch0_csr 0.480340 4.430506 0.452054 -1.918141 1.354398 -1.819220 0.634977 0.721819 -1.178118 0.380591 -2.716817 -0.608023 3.454108 2.407187 -2.683964 -1.978678 -0.705689 -1.063758 -1.651361 1.216869
wb_dma_de/assign_69_de_adr0/expr_1 -1.446006 2.872086 1.037245 -1.543199 -0.671375 -1.399884 -1.466811 3.252100 1.607143 4.165658 -3.292300 0.440952 4.246127 1.336534 2.982661 1.515004 -0.058129 -2.200530 1.669137 -1.490841
wb_dma_wb_slv/wire_pt_sel 0.405357 2.987619 -3.733030 -8.234767 -0.807361 -9.195958 0.446759 -0.465827 -2.768501 -0.150011 0.286841 -3.596736 4.319279 -1.009025 -1.076137 -1.437343 3.122260 1.160267 1.213770 -4.326757
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -2.842090 2.358598 2.049004 -2.151013 -0.093138 -1.584227 -0.174180 -2.599200 3.622046 -0.288019 -2.506426 2.160938 -0.610214 1.573393 -2.720905 -0.435340 -0.520737 -0.726823 -0.453950 0.271098
wb_dma_ch_sel/wire_de_start 1.184057 3.176497 3.264961 3.154678 -0.574862 -4.126601 -0.163740 -0.759766 -1.909795 0.663590 -0.915363 0.654866 -3.731267 0.062795 -2.394705 -2.874511 -1.098967 2.299020 -1.193696 1.651147
wb_dma_wb_mast/assign_3_mast_drdy -0.269823 -4.787827 1.715899 -2.648933 -1.093924 -1.302904 -1.428882 2.837500 -1.048882 0.661543 -1.780625 0.827150 -3.487268 -2.101761 -0.730923 -2.993153 -2.620822 1.709169 0.992730 -1.248968
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.157286 -0.671776 -0.115082 -2.363628 3.288207 0.119786 -0.678881 1.521268 -2.161164 -1.848618 -1.341353 2.492407 -1.193713 -0.998861 -2.052994 -1.125755 -0.122013 2.721499 -1.641956 1.745152
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.093179 -0.184441 0.944606 1.161531 -0.346285 2.174321 -1.269069 2.513290 -0.704657 1.737910 -3.550888 1.327679 0.309071 -4.089979 0.097109 0.257117 -0.385663 -0.170735 -0.110680 0.237387
wb_dma_de/always_5/stmt_1 -1.383242 0.540639 0.779879 -0.692771 2.037888 2.152182 -1.292965 1.073954 -0.836926 -1.174537 -2.410634 3.612723 -0.618831 -1.319262 -0.890746 0.349175 0.837050 2.362313 -2.728939 1.205680
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.278732 2.237349 -0.531253 -0.855049 -2.260776 -1.137454 -0.561394 -2.604436 0.002053 -1.209897 -0.142046 -1.342544 -0.984940 0.761770 0.716077 -0.020284 0.130904 -0.527039 -0.055434 -0.291661
wb_dma_de/input_mast1_err -0.620088 -0.676926 0.817594 0.196581 -2.277187 3.088073 -2.951482 0.059134 -0.309029 -0.085483 -3.685104 2.960227 -1.139240 -2.554247 1.309667 -1.647904 -0.963474 -0.752293 -0.416243 0.616811
wb_dma_de/reg_mast0_adr -0.829971 -3.576111 2.854734 -1.044550 -1.875052 -3.474951 2.549109 2.583534 -1.261217 2.270936 0.966823 -1.536117 -1.905179 -1.005953 -1.373214 -0.315236 -0.481466 2.718935 -0.542812 -2.296233
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.071326 -5.113251 0.773337 0.029364 1.625093 0.769082 -0.573506 0.903155 0.538474 1.566377 -0.120417 1.519895 -0.949975 0.545682 -0.263078 -3.474227 -2.704949 -1.905976 2.277717 1.647960
wb_dma_ch_rf/assign_15_ch_am0_we -0.812925 0.300611 0.695718 -1.710930 0.481057 1.758299 -0.625916 1.068194 0.330466 -1.406256 -1.983069 -2.005634 0.119329 0.041783 -0.584790 1.462467 -2.085029 -0.451183 0.614256 0.901790
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.775739 -3.079611 0.473166 0.146450 0.253853 2.463968 -1.276246 0.052687 0.488420 -0.500837 -0.017804 3.177305 -0.721515 0.720438 0.634835 -1.942850 -0.897007 -0.212548 -0.130799 0.848889
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.147724 -2.393868 -0.952515 0.907954 1.226202 2.183919 -1.416547 0.024551 0.502409 -1.386875 0.501746 1.823181 -1.118897 -0.598822 -0.165867 -0.723925 0.017517 0.777634 -0.885010 -0.252229
wb_dma_rf/inst_u2 -0.576906 1.502648 0.039643 -3.581926 0.298886 -4.213039 0.973451 3.504709 -1.361488 1.729048 -0.579610 -1.095919 2.549478 2.905475 -0.041163 -0.650530 -0.101882 1.156281 -1.283637 -2.055650
wb_dma_ch_rf/wire_ch_adr1_dewe 0.121633 -0.445116 0.784290 0.678585 -1.903439 -1.124381 1.878493 -0.272469 -1.522954 1.029848 0.761575 -1.071504 -0.135230 -1.016143 -0.236386 0.167685 0.526295 0.502510 -0.878304 -0.196047
wb_dma_ch_rf/always_17/if_1 1.449499 2.044615 0.559229 -1.154055 0.446988 -1.842659 -0.155075 -1.632035 -3.171055 -2.760646 1.049416 2.741048 -1.686433 0.770642 -0.594973 -1.253539 2.260011 4.169159 -2.716277 0.872693
wb_dma_de/assign_71_de_csr 1.440989 -4.184907 -0.596042 -3.270628 1.818926 -0.018092 0.302011 0.420925 1.320786 -1.793587 0.447070 2.538860 0.654211 2.611824 -1.475477 -3.985734 -1.266717 -1.240716 0.381390 0.800553
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.253897 2.288686 -0.577415 -0.871377 -2.254102 -1.170272 -0.535673 -2.768970 0.045254 -1.278120 -0.095122 -1.375069 -1.031394 0.826005 0.679569 -0.031602 0.089385 -0.583935 -0.038221 -0.263499
wb_dma_ch_sel/always_42/case_1 -1.263176 3.338941 -2.429009 -6.711326 2.243618 -0.463762 1.096403 0.566379 -0.480746 0.233070 -2.683851 -1.113723 3.878699 1.537524 -1.341410 0.541719 -1.199856 -2.440881 0.111063 1.299038
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.276580 -3.755093 2.013102 -0.739721 1.480855 -0.566854 0.634764 0.289801 1.269344 1.599185 -0.745444 3.121260 0.239920 2.342408 -1.127976 -4.735337 -1.314009 -2.440292 1.114010 2.097700
wb_dma_ch_sel/always_6/stmt_1 3.077261 -3.983954 2.200781 1.082739 1.372578 -0.036896 -0.380486 0.423341 -0.769968 2.230666 -0.162675 2.823144 -1.736549 0.684682 -0.194421 -4.255101 -1.830371 -1.034889 1.540356 2.624197
wb_dma_ch_rf/reg_ch_chk_sz_r -1.636147 2.658506 0.033712 -1.650365 -0.148940 0.799591 -1.871268 -1.628407 -0.739652 -2.597775 -2.303496 2.206168 -1.575718 -0.280638 -0.254292 0.236900 0.965303 1.850704 -2.813058 0.753607
wb_dma_ch_sel/always_3/stmt_1 1.761203 -3.245826 -0.836121 -1.058398 0.592888 1.765381 -0.971611 2.542861 -2.672484 -2.660067 1.149919 4.011032 0.153950 -1.762605 0.066856 -2.000025 0.604683 3.404471 -1.184906 -0.527952
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.535017 -0.857557 -0.078594 -0.671435 -1.938133 1.328304 -1.815757 -2.590586 0.509915 -1.797319 -0.185659 1.850752 -1.720799 1.464093 1.319456 -1.970809 -0.787008 -0.756489 -0.181291 0.583775
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.962172 0.514119 -0.726196 -2.277737 -0.401460 -5.551743 1.507617 -2.733310 1.265456 0.019775 1.229173 -0.732342 0.757875 -0.255121 -2.524760 -0.830548 2.595678 0.452765 -0.046696 -3.733445
wb_dma_ch_rf/input_de_txsz -0.802335 0.117537 -1.465163 -1.699272 4.344697 -0.236975 -0.698151 1.586881 -2.205559 -2.661911 -0.850507 1.172749 -1.488869 -2.363592 -2.940279 0.122546 0.870785 3.813892 -2.456856 0.662599
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.056613 -3.367446 -0.572019 -0.933054 -0.812420 0.914925 -1.829405 -0.504027 0.377976 1.186424 0.591248 2.952020 -0.053563 1.208434 2.289327 -1.575761 0.087878 -0.623583 -0.129675 -0.848797
wb_dma_wb_if/input_pt_sel_i 0.955982 1.974802 -3.268178 -5.972324 -0.083901 -5.943123 -0.631514 0.609513 -2.938171 -0.119070 0.326628 -2.763317 2.627074 2.448312 0.394157 -1.790437 -0.147488 0.967299 -0.053624 -0.778850
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.097113 -0.168959 0.934905 1.075036 -0.340071 2.125705 -1.357034 2.635151 -0.640362 1.681717 -3.557891 1.403817 0.385464 -4.008991 0.127619 0.136903 -0.389002 -0.167670 -0.167823 0.129323
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.861914 -3.066841 0.580889 0.113103 0.212026 2.400083 -1.239719 0.029112 0.484603 -0.445531 -0.079645 3.196018 -0.714275 0.787928 0.661265 -1.980516 -0.952244 -0.322944 -0.070266 0.907806
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.153370 -6.773823 1.613127 -3.116919 1.351260 -2.140024 0.229679 3.170232 -0.634026 0.161842 1.312479 1.356728 -2.855326 0.993720 -1.533094 -3.512026 -2.487817 2.446871 1.086196 -0.892564
wb_dma/wire_mast0_go -0.236729 2.231315 -0.559029 -0.873592 -2.190383 -1.253957 -0.468724 -2.648993 0.038315 -1.212961 -0.052918 -1.417460 -0.928881 0.850068 0.642406 -0.033551 0.107286 -0.537331 -0.016392 -0.306485
wb_dma_ch_rf/always_1/stmt_1 -1.296353 1.198711 1.529521 1.281702 2.345476 -1.069925 0.909525 -0.878238 2.068248 2.684149 -0.963942 -1.382272 -0.058652 1.271830 -1.173252 1.437496 0.035832 -1.347869 0.183910 0.971675
wb_dma_ch_rf/always_10/if_1 -0.531803 -0.820589 0.909178 0.309249 -2.280058 3.040253 -2.910496 -0.064845 -0.109944 0.042433 -3.583951 2.926400 -1.232706 -2.278827 1.398615 -1.721801 -1.093659 -1.005129 -0.274877 0.706540
wb_dma_ch_sel/assign_165_req_p1 -0.265592 2.274953 -0.556120 -0.855091 -2.288716 -1.120010 -0.577877 -2.716031 -0.001712 -1.249288 -0.149995 -1.326294 -1.036594 0.748403 0.704012 -0.048289 0.117039 -0.566743 -0.049024 -0.278661
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.632423 2.713181 0.205627 -1.497083 -0.134440 0.957645 -1.823091 -1.645262 -0.784697 -2.465044 -2.462828 2.221939 -1.660256 -0.508738 -0.314670 0.280435 0.933469 1.813015 -2.743346 0.984641
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.331267 -3.364247 -1.833806 -0.865734 2.628279 -0.036547 -0.623010 0.620710 -0.937919 -1.953448 1.578470 0.606376 -1.555837 -0.381658 -1.401188 -2.073899 -0.815599 1.285699 0.120375 0.214610
wb_dma_de/always_23/block_1/case_1/block_8/if_3 3.107023 -4.031921 2.349878 1.129824 1.323966 -0.064961 -0.322607 0.418083 -0.837360 2.398436 -0.194850 2.742767 -1.761832 0.581977 -0.204614 -4.270881 -1.934996 -1.119131 1.649069 2.734997
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.283026 -4.000012 -0.324496 -1.747861 1.557451 0.127654 -0.432917 0.698562 -0.945971 -1.062950 0.965768 1.970782 -1.042018 0.964013 -0.579188 -3.290868 -1.764349 0.249309 0.868475 1.324573
wb_dma_ch_sel/always_2/stmt_1 -1.128650 -1.246164 -1.088289 0.386666 0.708957 3.665084 -2.642134 2.307944 -1.559412 -2.243198 -2.051034 3.476923 -0.878629 -4.247272 -0.305467 -0.300620 0.667276 2.678261 -2.384218 -0.440570
wb_dma_ch_sel/assign_115_valid -1.427482 -0.794414 1.892815 0.941193 1.962056 2.731929 -1.393472 1.323880 0.555337 1.440249 -3.465270 3.231472 -0.475157 -1.623792 -0.581182 -0.025471 -0.241398 0.129500 -1.256865 1.627823
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.308911 5.124047 -1.521973 -3.453053 1.894792 0.010009 -1.463448 0.963583 3.131670 -7.863245 -2.503321 2.651145 1.425318 2.490631 -1.331108 0.356305 0.007891 0.640560 -1.037338 0.940361
wb_dma/wire_de_txsz 0.291340 0.999577 0.048177 -0.625620 3.948551 -1.145207 -0.513208 1.051715 -3.356811 -1.768579 -0.963269 2.400100 -2.197807 -2.068636 -2.781331 -0.969953 1.555932 4.322006 -2.990603 1.660789
wb_dma_wb_slv/input_slv_pt_in -0.615182 -0.445496 -0.812888 -1.822868 -0.435397 -4.277761 1.826213 -1.280876 0.103065 0.096830 0.282947 0.361396 0.137527 0.565059 -1.505421 -1.813594 1.529139 -0.190886 -1.400294 -1.672292
assert_wb_dma_ch_sel/input_ch0_csr -0.156016 -2.353982 -0.938943 0.894179 1.242193 2.175808 -1.424280 0.058313 0.487745 -1.361655 0.492168 1.769583 -1.092792 -0.566141 -0.167468 -0.702895 0.065568 0.728557 -0.887559 -0.225612
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.257277 -5.499569 3.151084 -2.082585 0.999193 -3.232078 0.652687 2.724477 -2.000920 1.126750 1.234939 2.352310 -3.381837 1.144343 -1.415359 -4.261725 -1.618446 3.148717 0.561285 0.110832
wb_dma_ch_sel/assign_149_req_p0 -1.317752 -0.922702 2.555203 1.360895 0.332522 0.964106 0.688188 1.066174 -0.848568 2.363212 -2.347617 1.828269 -0.358344 -2.222953 -0.993649 0.307324 0.494464 0.777157 -2.156855 1.185090
wb_dma_de/wire_adr0_cnt_next 0.083336 3.430327 -0.960693 0.781882 0.005280 -1.684978 -3.009351 4.573890 -0.082931 0.683118 -1.988993 -1.984809 3.203777 3.026960 2.449562 -0.464294 -0.453208 -0.317831 -0.692643 -2.599336
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.526108 2.206164 3.344108 -1.904530 -0.758672 -2.199727 1.112262 3.738796 0.778954 -2.313267 -1.107733 0.983630 1.536374 0.032192 -2.670897 -0.316592 -1.988571 2.631294 1.859711 -0.557756
wb_dma_ch_rf/always_23/if_1/block_1 0.592602 -0.863276 0.494093 1.667108 -2.288489 -0.869974 2.420865 -0.443696 -1.312217 0.053787 3.310653 -0.368138 0.836721 -0.177640 0.431505 0.871674 2.187428 1.970187 -1.538538 -1.719703
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.087350 -3.318230 -0.484307 -0.992568 -0.828810 0.844785 -1.809391 -0.393149 0.344807 1.232336 0.475022 3.036377 0.056036 1.197433 2.274698 -1.686942 0.102081 -0.579891 -0.121947 -0.819443
wb_dma_rf/wire_ch0_txsz 1.894135 0.568821 1.405502 -0.500678 1.846936 -2.923768 1.727484 -0.075343 -3.677130 -0.392525 1.049568 2.622256 -2.303453 2.239252 -0.385463 -1.363616 1.707351 3.080917 -2.849219 3.454129
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.297790 -1.601001 -0.181018 0.579303 -1.116191 0.888187 0.208900 0.681408 -2.497067 2.351971 0.501153 1.160113 2.476356 -2.715343 1.246226 1.017806 2.686807 1.656735 -1.771997 -1.811053
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.881180 -2.741964 2.806943 0.955466 0.231284 1.454230 -0.046919 -0.355165 2.580997 2.006256 -1.651138 4.306470 0.509645 2.179356 -0.065458 -3.446900 -0.456125 -2.790908 0.071297 1.684500
wb_dma_de/always_6/if_1/if_1 1.413540 2.195553 0.758132 -1.019900 0.466363 -1.770747 -0.022119 -1.578926 -3.294543 -2.688512 0.975292 2.854467 -1.655353 0.560277 -0.639910 -1.081010 2.426113 4.341790 -2.824533 0.967362
wb_dma_ch_sel/assign_128_req_p0 -0.656010 0.846882 -1.424473 0.089278 0.987394 1.345072 0.010344 1.277912 -4.129755 -1.558479 -1.077697 -0.259057 0.549960 -5.287162 -1.960791 1.269505 2.152170 3.593792 -3.130402 -0.277919
wb_dma_de/assign_77_read_hold/expr_1 -0.263445 2.295486 -0.564650 -0.902895 -2.272240 -1.252788 -0.498093 -2.678748 -0.024570 -1.252032 -0.126202 -1.415473 -0.924231 0.825210 0.700117 -0.008218 0.113042 -0.549089 -0.050195 -0.322319
wb_dma_de/wire_de_adr0 -1.452435 2.995753 1.013114 -1.616225 -0.744113 -1.591234 -1.414480 3.040566 1.641623 4.176246 -3.252087 0.510091 4.372570 1.371992 2.926193 1.501730 0.144552 -2.167571 1.673160 -1.554409
wb_dma_de/wire_de_adr1 0.485906 -0.297593 -0.384101 0.897837 -0.460937 -0.017067 0.660713 -0.203364 0.153717 -0.913569 2.667647 0.641038 1.074263 0.935205 0.657608 0.721091 1.783792 1.539944 -0.715609 -1.702951
wb_dma_wb_mast/always_4 -0.238823 2.152702 -0.574330 -0.817873 -2.184419 -1.136895 -0.566910 -2.611627 0.001307 -1.240317 -0.085506 -1.311052 -1.014000 0.800281 0.687039 -0.064318 0.078722 -0.520306 -0.056312 -0.252507
wb_dma_wb_mast/always_1 -1.173471 0.471865 -0.859141 -3.213446 -0.284971 -5.520241 3.778222 1.781033 0.165729 0.296899 -0.705717 -0.185855 3.519375 2.392219 -1.154425 -0.626759 -0.157533 -1.513155 -0.834784 0.084292
wb_dma_rf/wire_ch3_csr 0.078975 2.281728 0.863919 -3.443207 1.170443 -2.857164 1.884836 4.323629 -2.200180 2.068959 -1.655461 -2.584116 1.512579 2.993839 -1.196174 -0.916664 -2.193620 0.162498 -0.942597 0.183772
wb_dma_ch_rf/reg_ptr_valid 0.322302 -2.874370 0.004721 -0.839889 -0.006136 1.705631 0.542320 -0.314089 2.705334 -2.043878 1.842620 3.933067 2.293853 3.103849 0.154780 -1.526749 1.518885 -0.071882 -1.307380 -1.277530
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.560973 -0.829053 -0.043161 -0.699608 -1.884993 1.204072 -1.678378 -2.510145 0.525353 -1.660107 -0.131341 1.793271 -1.600785 1.483432 1.264303 -1.944608 -0.772884 -0.731588 -0.149452 0.579720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.426318 -0.428026 0.289494 1.045005 -2.215312 1.456729 0.303565 2.592650 -3.897077 2.150859 -2.757450 -1.093420 1.737844 -6.639696 -0.216890 0.016053 0.110686 0.152122 0.049907 -0.101241
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.472236 -0.428761 0.113942 0.935527 -2.220212 1.618147 0.143686 2.596265 -3.928971 1.850582 -2.677546 -1.067764 1.665241 -6.640312 -0.197358 0.024874 0.082688 0.270557 0.011390 -0.181085
wb_dma_de/input_mast0_drdy -0.914724 -3.142249 2.029449 -3.438680 1.296155 -4.054259 -0.850384 2.347269 0.591121 0.596649 -1.061785 0.050229 -3.041508 1.952084 -1.612844 -2.574080 -1.860800 2.171793 0.101322 -1.648633
wb_dma_rf/assign_6_csr_we/expr_1 -2.743702 2.009101 0.790878 -1.275299 -0.929301 1.075110 1.023367 -2.594928 3.027386 0.211531 -4.437412 2.918867 0.649898 0.999975 0.136804 -0.316404 1.801137 -3.669773 -2.605824 2.562776
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.259540 -1.401990 2.900028 2.634655 -2.332362 2.409849 2.196028 -0.225333 -2.523048 3.527097 -2.153592 -0.896638 -1.163101 -6.045320 -0.783541 1.320393 -0.801595 -0.852534 0.239374 2.602541
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.123873 -0.789083 -0.261821 -0.707194 4.197325 1.341603 0.750605 -0.815749 -2.526876 -1.712654 -0.420945 0.126509 -2.785595 -3.475566 -3.500644 0.984022 -0.179788 2.543791 -1.185592 3.278497
wb_dma/wire_ch5_csr -0.592021 1.469116 -0.008395 -3.662104 0.418251 -3.828263 0.991509 3.321131 -1.262276 1.631813 -0.545744 -0.940940 2.588382 3.090904 -0.042462 -0.586044 -0.143983 0.986205 -1.287346 -1.837764
wb_dma_ch_pri_enc/wire_pri10_out 0.527199 -0.752551 -0.003705 -0.714651 -1.895270 1.166021 -1.676548 -2.540304 0.464077 -1.677696 -0.170065 1.692627 -1.656247 1.440985 1.262464 -1.890293 -0.768308 -0.711624 -0.182221 0.612099
wb_dma_ch_rf/assign_20_ch_done_we -0.328068 0.546803 0.424112 -1.601751 1.241438 -0.577333 -1.195953 -0.815912 -0.704461 -0.428287 -2.450870 0.640590 -1.868477 -0.522501 -1.105865 -1.205966 -0.912206 0.141633 -0.384868 1.745788
wb_dma_wb_mast/input_wb_ack_i -2.136965 -0.434201 0.322780 -5.080081 -2.281233 -8.662958 4.719679 1.401682 -0.440644 -0.107879 -1.198691 0.450580 0.601806 1.538298 -2.314874 -2.258212 1.002918 0.175799 -2.302037 -1.970238
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.371273 2.057367 0.556066 -0.971684 0.349939 -1.720648 -0.167734 -1.574645 -3.035103 -2.730190 1.107456 2.784474 -1.601928 0.806345 -0.439791 -1.102823 2.350337 4.153025 -2.734235 0.760862
wb_dma_rf/input_dma_rest -0.781010 -0.283925 -0.227736 -1.763959 0.324704 -0.235784 0.761654 -0.228305 2.300554 -0.784925 -0.575505 0.709927 1.683419 1.792201 -1.019964 -0.806717 0.344118 -1.491750 -0.457771 -0.431549
wb_dma_ch_sel/always_5/stmt_1 1.082563 3.619545 2.410948 2.336605 1.159688 -3.281961 -1.607065 -0.516763 -0.609336 -0.066838 -1.501310 1.430324 -3.414096 0.873121 -2.123209 -2.858531 -1.528042 1.771168 -0.232964 1.828747
wb_dma_ch_sel/always_40/case_1 0.321080 -3.070779 -0.002208 -0.806110 -0.033337 1.972134 0.500295 -0.405960 2.852554 -2.028037 1.823075 4.003486 2.241712 3.185267 0.199987 -1.615345 1.390491 -0.309659 -1.221929 -1.202252
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.524464 -0.376212 -0.431749 0.932605 -0.460397 -0.028877 0.674146 -0.185400 0.224413 -0.922960 2.751878 0.561164 1.137518 1.013203 0.707327 0.750628 1.827041 1.538416 -0.690068 -1.792249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.120918 -0.135505 0.844993 1.074356 -0.364412 2.037037 -1.315567 2.620739 -0.618136 1.687807 -3.452708 1.261968 0.445390 -3.871344 0.170768 0.260642 -0.322908 -0.177810 -0.128352 0.005160
wb_dma/wire_de_csr 1.403717 -3.910671 -0.586112 -3.421455 1.808288 -0.253703 0.388097 0.418259 1.212814 -1.839323 0.357398 2.419191 0.676198 2.556635 -1.586332 -3.881715 -1.191311 -1.174772 0.383399 0.836565
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.556391 2.585754 3.254417 -1.948379 -0.627274 -2.570330 1.144204 4.011410 0.588816 -2.422994 -1.158234 0.728638 1.601224 0.167974 -2.760066 -0.331926 -1.989064 2.758140 1.758739 -0.555377
wb_dma_ch_sel/always_37/if_1/if_1 0.856584 4.804349 0.079200 -0.117973 0.486872 -1.079187 -1.848179 -0.394447 0.987628 0.342372 -2.911151 0.647468 5.383523 1.703787 1.098817 -0.710685 3.932065 -1.406620 -0.799496 -1.226566
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.249537 2.251572 -0.545569 -0.853688 -2.189975 -1.195849 -0.523761 -2.642523 -0.008922 -1.227044 -0.107589 -1.357411 -0.963757 0.803615 0.670618 -0.037699 0.123781 -0.552898 -0.025948 -0.318065
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.765607 -3.026431 0.515799 0.118215 0.232040 2.405612 -1.222748 0.038427 0.484507 -0.483673 -0.067225 3.108403 -0.724751 0.662682 0.618678 -1.890946 -0.898906 -0.248430 -0.102819 0.883822
wb_dma_de/always_23/block_1/case_1/block_9/if_2 3.036992 -3.882373 2.207222 0.945189 1.265018 -0.182615 -0.238708 0.457730 -0.836860 2.278755 -0.149733 2.664956 -1.570682 0.715766 -0.158444 -4.188849 -1.861732 -1.085582 1.584741 2.587605
wb_dma_ch_rf/always_10/if_1/if_1 -0.544942 -0.907598 0.843023 0.376895 -2.196085 3.132788 -2.991089 -0.038451 -0.026179 0.020389 -3.545062 2.966183 -1.219878 -2.341547 1.392537 -1.746268 -1.050048 -0.975860 -0.283115 0.596255
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.538683 -0.645908 0.045568 -0.824033 -2.088742 1.029814 -1.683246 -2.578786 0.499524 -1.615454 -0.231031 1.743287 -1.580150 1.617132 1.307270 -2.001246 -0.780869 -0.814313 -0.123294 0.563132
wb_dma_ch_sel/input_ch3_adr0 -1.334075 -0.049058 -2.052271 -1.181520 -1.403082 -4.219111 -1.654565 -1.264018 1.716478 0.629450 0.276509 1.133947 2.091826 0.864933 1.471874 -1.134359 3.040699 -0.401107 -0.604688 -3.876645
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.262506 -3.691785 1.977760 -0.755478 1.488730 -0.681074 0.675657 0.216493 1.296982 1.596591 -0.734708 3.048829 0.210107 2.355952 -1.176521 -4.735252 -1.294775 -2.495902 1.111278 2.091195
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.798414 -3.082725 0.481737 0.163915 0.282769 2.429713 -1.280791 0.069790 0.471704 -0.538720 -0.045777 3.155225 -0.744377 0.664410 0.606508 -1.925933 -0.899644 -0.197211 -0.123104 0.872554
wb_dma_de/wire_de_txsz 0.300147 1.019240 0.151291 -0.530568 4.000712 -1.040078 -0.440503 1.099543 -3.418579 -1.670110 -0.975377 2.403200 -2.217145 -2.204542 -2.805912 -0.830463 1.531270 4.383111 -2.948235 1.796814
wb_dma_rf/input_de_adr1 0.489574 -0.389400 -0.369629 0.967485 -0.451230 0.011276 0.659524 -0.185900 0.204581 -0.904387 2.711696 0.623094 1.080325 0.936434 0.725729 0.708035 1.763789 1.499002 -0.699654 -1.717597
wb_dma_rf/input_de_adr0 -2.978906 3.717352 0.234261 -1.836717 -0.062061 -3.410311 -1.984821 1.367815 3.547125 2.988550 -3.293718 0.030700 2.514866 1.760775 2.194643 1.798599 0.831324 -2.439279 1.320063 -2.129385
wb_dma_de/always_2/if_1 -0.700834 3.673779 1.025255 1.025276 -0.288215 -1.256387 -2.495621 4.492233 1.602330 3.509221 -3.629688 0.568075 3.657769 2.065035 3.115554 0.231616 -0.623209 -1.971111 0.952795 -1.301685
wb_dma_ch_sel/assign_102_valid -1.455775 -0.695415 1.813470 0.841146 2.084546 2.528607 -1.378641 1.405561 0.518634 1.315978 -3.377056 3.163732 -0.455873 -1.561090 -0.654937 0.054865 -0.113763 0.319116 -1.380033 1.479290
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.943876 0.866715 1.230009 -2.714653 -2.035504 -1.631399 -0.731390 4.401361 -1.814180 -0.290241 -2.032115 -1.476021 4.219284 -1.287769 1.386770 -1.256560 1.753997 0.231845 1.601973 -3.122556
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.101391 -3.187821 -0.375573 -0.992463 -0.831634 0.821097 -1.742813 -0.427425 0.275755 1.285191 0.425643 2.998762 0.057919 1.193753 2.263702 -1.652733 0.031266 -0.596605 -0.105357 -0.693719
wb_dma_wb_mast/assign_4_mast_err -0.590983 -0.713828 0.754562 0.326739 -2.225893 3.157366 -2.852364 -0.174955 -0.207844 -0.099621 -3.531627 2.828602 -1.301722 -2.568015 1.273754 -1.536770 -1.019654 -0.847997 -0.320006 0.724414
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.116398 -5.247066 0.759592 -0.025247 1.603703 0.805581 -0.613474 0.912087 0.520502 1.485279 -0.053100 1.642323 -1.013231 0.620317 -0.265913 -3.547944 -2.727132 -1.868252 2.220036 1.710434
wb_dma_ch_rf/always_2/if_1 0.416009 -3.308350 0.015424 -0.821467 0.066338 1.984518 0.335745 -0.347904 2.889713 -2.053668 1.861850 4.206200 2.149110 3.290397 0.247640 -1.789271 1.246253 -0.257917 -1.225058 -1.174974
wb_dma/input_wb1_err_i -0.576662 -0.877818 0.805248 0.381174 -2.342868 3.269685 -3.066501 -0.122762 -0.106517 -0.078094 -3.575206 2.944379 -1.304536 -2.447332 1.461346 -1.692284 -1.078202 -0.980705 -0.289367 0.663525
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.088043 -1.859681 -0.133576 0.707317 -1.173949 0.971779 0.190883 0.747014 -2.571656 2.372329 0.535638 1.326013 2.452732 -2.785491 1.252517 0.752628 2.607080 1.646366 -1.691607 -1.762030
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.310426 -1.118598 2.538141 1.362146 0.201534 1.246040 0.505975 1.165570 -0.878595 2.247997 -2.500681 2.158801 -0.422597 -2.348223 -0.882111 0.130015 0.433204 0.826339 -2.223181 1.221785
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.085842 -0.221474 0.938737 1.168791 -0.335551 2.267051 -1.313587 2.508806 -0.684132 1.655841 -3.513933 1.319711 0.230193 -4.079294 0.121337 0.219259 -0.437656 -0.191088 -0.139801 0.226730
wb_dma_ch_sel/assign_121_valid -1.539789 -0.489475 1.772045 0.747241 2.174605 2.352308 -1.351308 1.483115 0.535433 1.292844 -3.312117 3.146387 -0.348986 -1.423435 -0.689090 0.102117 -0.021008 0.447882 -1.451982 1.382850
wb_dma_ch_sel/assign_4_pri1 -0.436668 0.108582 -1.518888 -0.036807 -1.092590 0.750883 -1.867482 -2.701766 0.511870 -2.566529 0.449918 0.237068 -2.026107 0.309938 0.505751 -0.664891 0.217172 0.196542 -0.884476 -0.576634
wb_dma_de/always_2/if_1/cond 0.712856 0.031530 0.920513 4.749892 0.695143 1.216841 -1.596942 2.216178 1.443844 1.741457 -1.586201 -0.403823 -0.277423 0.448413 0.675703 -1.464651 -1.705091 -1.808010 0.560987 0.397766
wb_dma_ch_rf/reg_ch_csr_r 0.831073 0.739477 2.596234 -1.822437 -1.867840 -3.092840 -1.572432 1.856697 1.065892 -0.781325 -0.555304 -0.492834 2.849915 0.278247 -1.706814 -1.531409 -0.170861 2.014729 2.092063 -4.207689
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.587531 -0.749383 0.025497 -0.803809 -2.039126 1.143301 -1.712101 -2.480985 0.461117 -1.664775 -0.248412 1.780690 -1.605488 1.528066 1.344222 -1.969016 -0.774164 -0.779917 -0.131295 0.569927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.462512 -0.377890 0.069420 0.973121 -2.274488 1.519308 0.155910 2.839627 -3.947152 1.994231 -2.691932 -1.227491 1.911650 -6.655998 -0.102301 0.048628 0.086205 0.208737 0.093809 -0.313325
wb_dma_wb_if/wire_slv_we 1.596289 1.701954 -0.064871 -2.001553 -3.334567 -3.178157 2.136652 3.407566 -1.827311 -0.278159 -1.528239 -0.866626 3.286880 1.491454 3.441780 -1.331686 3.469934 -1.864840 -1.130585 -0.347070
wb_dma_de/assign_70_de_adr1 0.494029 -0.285059 -0.357801 0.869236 -0.481653 -0.104995 0.723857 -0.233211 0.218928 -0.839876 2.696939 0.545427 1.126411 1.036406 0.693220 0.745924 1.817157 1.492602 -0.649977 -1.724482
wb_dma_ch_sel/always_38/case_1/stmt_4 2.217838 -3.956005 -0.291076 -1.606059 1.503796 0.284231 -0.540869 0.612455 -0.846914 -1.057404 0.885732 2.068522 -1.098830 0.942492 -0.465119 -3.278200 -1.688782 0.208410 0.823411 1.321336
wb_dma_ch_sel/reg_ch_sel_r 0.703107 4.917418 0.032256 -0.082172 0.613559 -1.205127 -1.578363 -0.381270 1.026905 0.596733 -2.894688 0.831602 5.295095 1.638089 1.158078 -0.609905 4.054744 -1.478831 -0.940561 -1.051767
wb_dma_ch_sel/always_38/case_1/stmt_1 1.318273 1.148622 3.807323 3.683878 1.447960 -3.399406 0.652969 1.107038 -1.614321 1.879326 -0.576405 1.794975 -2.783455 -0.409496 -3.151960 -2.713635 -1.022288 2.557369 -0.948346 1.932954
wb_dma_ch_sel/always_38/case_1/stmt_3 2.200329 -4.024290 -0.362854 -1.555537 1.576194 0.319583 -0.534072 0.573784 -0.869271 -1.122629 0.967329 2.069138 -1.204378 0.907801 -0.524223 -3.283779 -1.713519 0.249000 0.805139 1.326284
wb_dma_ch_sel/always_38/case_1/stmt_2 2.001434 -1.745143 -0.859649 -2.451170 -0.719618 -0.902529 -1.083711 -2.007644 -0.977482 -2.249285 0.756612 0.655508 -2.076860 1.660165 0.148632 -3.333684 -1.639994 -0.288014 0.825729 1.097588
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.273539 2.218920 -0.539369 -0.877019 -2.247600 -1.155827 -0.563924 -2.645213 0.032284 -1.277881 -0.122444 -1.365144 -0.990425 0.787670 0.686945 -0.068229 0.090512 -0.513377 -0.055246 -0.304033
wb_dma_ch_pri_enc/wire_pri30_out 0.571060 -0.796915 0.003439 -0.742532 -1.937688 1.151720 -1.713720 -2.563804 0.485154 -1.687379 -0.174433 1.756515 -1.640144 1.516887 1.315957 -1.950092 -0.803143 -0.749402 -0.152138 0.560118
wb_dma_ch_sel/reg_ch_sel_d 2.703482 -2.171283 -1.952451 0.401446 -3.910265 -0.213591 -1.536540 2.117807 -2.221227 -0.535107 -0.278811 1.445341 4.769102 -1.458222 1.917324 -4.517343 1.168783 -0.333489 -0.639277 -3.191327
wb_dma_ch_rf/assign_14_ch_adr0_we -1.463335 2.820468 1.029456 -1.581578 -0.689769 -1.442704 -1.506291 3.140109 1.733026 4.185493 -3.239260 0.434076 4.370210 1.362978 3.021550 1.535227 -0.053644 -2.263493 1.820127 -1.576455
wb_dma_rf/wire_ch1_csr 0.060085 2.025356 0.858405 -3.386948 1.317085 -3.088986 1.925744 4.104270 -2.111474 2.213057 -1.521448 -2.515208 1.274524 3.095730 -1.326229 -1.064147 -2.127618 0.165166 -1.008590 0.220176
wb_dma_inc30r/always_1/stmt_1/expr_1 3.429445 -0.404349 1.005280 4.363911 -0.472802 1.669670 0.167366 4.083088 -2.014975 1.738672 2.547767 -0.551536 2.722910 2.926955 2.498416 -0.832167 -0.443484 1.267494 -0.421561 -1.117033
wb_dma_rf/wire_pause_req -2.436965 2.784796 2.065370 -1.739731 -0.981004 -2.534234 -0.492127 -4.316684 3.927550 -0.106943 -3.510787 2.077645 1.761639 0.926106 -2.603409 -1.468985 3.203197 -1.490767 -1.694079 -1.175831
wb_dma_ch_sel/assign_95_valid 1.561070 2.293645 3.745270 -0.100976 0.378916 -1.234251 -0.160552 6.856391 -4.134308 2.694016 -2.874829 -2.149341 -1.076904 -0.412439 0.203221 -0.319074 -3.203191 2.564575 0.754572 0.967899
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.265744 -2.500662 -1.251715 1.739538 0.766489 1.974341 -0.635010 -0.155878 0.649816 -2.141202 3.155235 2.201542 0.054691 0.334942 0.477719 0.120865 1.857899 2.252698 -1.540219 -1.969746
wb_dma_ch_rf/reg_ch_stop -0.540110 -0.918705 0.812737 0.343895 -2.330446 3.157061 -3.019203 -0.126313 0.010176 -0.037245 -3.488751 2.985635 -1.269716 -2.243811 1.503155 -1.736736 -1.116495 -1.042119 -0.253405 0.629281
wb_dma_ch_sel/assign_146_req_p0 -1.260041 -1.005237 2.495187 1.296694 0.213604 1.147228 0.545658 1.124049 -0.921354 2.214162 -2.428331 2.038709 -0.439601 -2.294465 -0.897710 0.179652 0.462264 0.862669 -2.255980 1.197816
wb_dma_ch_sel/always_45/case_1/stmt_1 0.120186 -0.438820 0.842569 0.732357 -1.880225 -0.991162 1.859798 -0.303663 -1.504662 1.022717 0.688035 -1.054925 -0.154071 -1.155171 -0.230432 0.184709 0.493410 0.465600 -0.852963 -0.113231
wb_dma_de/input_dma_abort -0.556246 -0.872470 0.849783 0.384883 -2.233649 3.144341 -3.062603 0.053984 -0.135059 -0.045626 -3.645509 2.980044 -1.232909 -2.470653 1.397154 -1.754787 -1.069118 -0.869969 -0.320999 0.625203
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.545909 -0.637542 0.038653 -0.819808 -2.000628 0.963957 -1.589126 -2.559029 0.500783 -1.577986 -0.157206 1.664059 -1.517710 1.645473 1.297457 -1.895648 -0.742848 -0.801210 -0.091383 0.547686
wb_dma_de/input_adr1 0.162831 -0.443280 0.844812 0.699882 -1.923187 -1.113770 1.916924 -0.256192 -1.576658 0.995382 0.751750 -1.098069 -0.113430 -1.063798 -0.246354 0.190775 0.562013 0.499018 -0.887752 -0.158939
wb_dma_de/input_adr0 -0.080160 -0.358767 1.592120 -0.192817 -2.184183 -2.057163 -0.456244 1.532764 1.294546 6.718770 -1.254754 2.553667 4.772286 0.944529 3.815362 -0.247834 1.183296 -2.507825 2.263091 -1.869069
wb_dma_ch_arb/reg_next_state 2.669206 -2.061917 -1.858133 0.271865 -3.998693 -0.345702 -1.360142 2.351231 -2.303539 -0.219254 -0.316978 1.283051 5.045406 -1.384600 1.961516 -4.374992 1.173886 -0.442981 -0.581193 -3.248334
wb_dma_wb_mast/input_wb_err_i -0.567314 -0.813338 0.819057 0.344105 -2.174070 3.039001 -2.910946 -0.011519 -0.082999 0.058669 -3.581361 2.883348 -1.206535 -2.378968 1.340600 -1.679163 -1.044708 -0.917610 -0.267935 0.649325
wb_dma_wb_if/wire_wbs_data_o 2.769036 -2.197139 -1.144310 -3.848941 1.005457 -0.764654 1.547257 0.513114 -2.236096 -2.672690 1.236781 -1.366378 -0.146801 0.039481 -1.542067 -1.627344 -2.765847 -0.127198 2.421020 2.471609
wb_dma_de/assign_73_dma_busy -1.122168 1.331586 0.021228 0.698876 1.922622 -1.085137 -0.513778 -3.537718 1.857821 -0.772400 -1.115722 1.061782 1.920044 0.495754 -1.554919 -0.220635 5.701961 0.244737 -3.510011 -1.186695
wb_dma_de/always_22/if_1 0.221846 2.304370 3.293516 -1.007340 -0.937108 -2.343373 1.164802 1.175183 2.015107 -2.311366 -1.941101 0.457565 2.772753 -0.410047 -3.041795 -0.647554 1.275004 1.345234 0.516502 -1.304655
wb_dma_rf/wire_ch2_csr -0.071376 2.320878 0.768621 -3.288696 1.282701 -3.129557 1.941891 4.051002 -2.255412 2.171416 -1.538301 -2.644913 1.154606 2.795182 -1.232761 -0.784333 -1.948231 0.367847 -1.059445 0.153352
wb_dma_de/input_de_start 1.139082 3.170727 3.382518 3.017171 -0.486921 -4.273510 0.083040 -0.924025 -1.833956 0.728716 -0.893268 0.619049 -3.743494 0.156374 -2.526406 -2.820141 -1.050941 2.235136 -1.143037 1.800095
wb_dma_pri_enc_sub/always_3/if_1 0.527183 -0.637188 0.030281 -0.801120 -1.948889 0.962812 -1.595147 -2.423496 0.492067 -1.560132 -0.175674 1.704928 -1.475600 1.568203 1.236923 -1.877293 -0.682984 -0.726313 -0.131969 0.525389
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.473680 2.683541 0.693340 0.105111 2.154263 -0.058426 1.207033 -1.520662 -0.536693 0.130510 -0.939751 -0.789606 -0.879999 -1.084400 -1.901518 2.583355 1.043677 1.005095 -1.404043 1.921476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.456701 -0.386351 0.068689 0.903849 -2.192607 1.394133 0.246652 2.582301 -3.883540 1.944501 -2.629403 -1.149788 1.798381 -6.556548 -0.189300 0.026254 0.176098 0.197778 0.027422 -0.272428
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.152005 -1.786024 -0.220773 0.669617 -1.235319 0.770448 0.256072 0.713876 -2.425514 2.579905 0.583787 1.111614 2.644218 -2.678083 1.358671 0.902602 2.632106 1.406224 -1.518154 -1.877057
wb_dma_ch_rf/always_25/if_1/if_1 0.588686 2.019058 -1.623436 2.455436 -0.073486 -2.301098 -0.539836 2.176419 0.132994 -0.540977 -0.352261 -0.609051 0.109906 2.630742 0.895673 -2.403421 -0.326316 -0.956770 -1.746883 -0.354347
wb_dma_ch_sel/assign_98_valid/expr_1 -0.301496 1.309911 3.434281 1.265067 -0.462096 -1.834848 -0.655017 6.515597 -1.539491 3.737561 -1.405662 1.279661 2.178445 -0.019362 1.927696 1.106934 1.009854 3.479157 -0.773450 -2.755831
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.327151 1.478640 3.292570 -2.158654 -0.408452 -3.454316 -1.031682 1.754889 1.190074 -0.250629 -0.915508 -0.727500 3.138238 0.965059 -2.301911 -0.622283 0.253593 2.435733 1.510648 -3.698104
wb_dma_ch_sel/reg_pointer 0.410940 -3.050249 0.060205 -0.753480 -0.048231 1.748261 0.496745 -0.270030 2.661156 -1.890125 1.905411 3.973261 2.188294 3.188891 0.288342 -1.608034 1.341933 -0.116848 -1.199629 -1.237711
wb_dma_wb_if/input_wb_err_i -0.563824 -0.842539 0.867923 0.290029 -2.330095 3.133045 -2.987497 -0.102847 -0.079084 -0.064707 -3.546971 2.958971 -1.271589 -2.274059 1.421589 -1.742857 -1.108803 -0.952323 -0.281509 0.623468
wb_dma_rf/input_de_csr 1.349892 -3.995200 -0.577660 -3.364804 1.778318 -0.080348 0.371887 0.434827 1.322751 -1.766818 0.323573 2.460839 0.694736 2.550238 -1.505619 -3.811878 -1.232451 -1.270269 0.397424 0.824604
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.249401 2.189699 -0.566953 -0.821643 -2.207544 -1.066512 -0.585565 -2.642902 0.035057 -1.266002 -0.164167 -1.291036 -0.979020 0.744577 0.684938 -0.063144 0.109152 -0.519148 -0.042869 -0.266252
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.526305 -0.770379 0.000791 -0.747548 -1.935604 1.140622 -1.701269 -2.570958 0.485949 -1.672390 -0.133887 1.769850 -1.645774 1.533692 1.281069 -1.957115 -0.750580 -0.772373 -0.156656 0.575599
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.282361 2.320398 -0.566698 -0.901934 -2.231863 -1.273051 -0.507433 -2.630669 -0.010775 -1.201021 -0.100485 -1.420829 -0.924671 0.858771 0.698147 -0.009000 0.166587 -0.540102 -0.032820 -0.341265
wb_dma_ch_rf/input_de_adr0_we -0.103430 -1.126886 1.113620 1.578745 0.043595 0.482218 -0.049157 0.268936 1.389537 2.594185 -0.979101 -0.371184 0.167645 -0.296525 0.274298 -0.270884 -0.991859 -2.106038 1.395895 0.338116
wb_dma_ch_sel/assign_161_req_p1 -0.249524 2.339755 -0.555072 -0.898244 -2.291692 -1.212790 -0.560412 -2.717446 0.023672 -1.245633 -0.149749 -1.417174 -1.013239 0.789644 0.695489 -0.012715 0.123974 -0.549575 -0.055712 -0.286879
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.838290 1.029960 2.736734 -1.968963 -1.809379 -3.050634 -1.276617 2.010447 0.806165 -0.794549 -0.643562 -0.719905 2.839788 -0.043514 -1.889606 -1.261452 -0.182405 2.133745 2.091177 -4.021267
wb_dma_ch_sel/assign_129_req_p0 -0.811782 0.848564 -1.519417 -0.080529 1.109949 1.348527 -0.003333 1.064587 -3.924566 -1.729846 -1.023659 -0.271627 0.425813 -5.135259 -1.997121 1.334185 2.144652 3.576955 -3.148609 -0.227012
wb_dma_de/wire_de_ack 2.285730 -3.802600 1.971318 -0.711410 1.552413 -0.548099 0.557706 0.161107 1.254093 1.421491 -0.689900 3.303640 0.057475 2.353673 -1.173071 -4.865107 -1.297133 -2.354843 1.042146 2.180186
wb_dma_ch_arb 1.683584 -0.437986 -1.643301 0.332428 -2.086463 -1.142907 -0.797098 1.492105 -1.697503 -0.361859 -0.291995 0.681797 4.868918 -0.310860 0.874685 -3.023872 2.014898 0.304249 -1.694962 -2.783736
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.089408 -3.382950 -0.550486 -0.910530 -0.793706 0.934616 -1.871769 -0.478083 0.327907 1.176805 0.505398 3.030037 -0.057541 1.171424 2.315456 -1.681862 0.048910 -0.600459 -0.149398 -0.819541
wb_dma_pri_enc_sub/always_3/if_1/cond -0.276042 2.209728 -0.563607 -0.842825 -2.243133 -1.130926 -0.545118 -2.632245 0.011898 -1.245771 -0.168861 -1.355295 -0.976444 0.742592 0.698495 -0.070226 0.106976 -0.550804 -0.034470 -0.251598
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.298808 -2.572160 -1.278295 1.764379 0.712925 2.006197 -0.633740 -0.171201 0.673797 -2.182261 3.166598 2.259676 0.062203 0.384824 0.509663 0.073323 1.804260 2.210922 -1.513812 -1.952859
wb_dma/wire_de_txsz_we -0.164965 -0.912100 -0.341646 -0.647226 4.334502 1.497059 0.682732 -0.771801 -2.513669 -1.807250 -0.384046 0.219168 -2.917995 -3.513001 -3.545952 0.971048 -0.195362 2.572142 -1.210652 3.278036
wb_dma_ch_pri_enc/wire_pri16_out 0.527008 -0.778610 -0.079983 -0.770811 -1.914899 1.175340 -1.730912 -2.561198 0.521779 -1.699568 -0.151320 1.762145 -1.634899 1.521820 1.264544 -1.969037 -0.755245 -0.754177 -0.193030 0.557432
wb_dma_ch_pri_enc 0.520996 -0.599666 -0.050869 -0.774053 -2.046185 1.115942 -1.743162 -2.594623 0.483429 -1.705747 -0.179042 1.663496 -1.623821 1.457868 1.302623 -1.885259 -0.726193 -0.774424 -0.138963 0.503109
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.165656 -2.239789 -0.894116 0.834182 1.175900 2.053330 -1.348465 0.040394 0.481446 -1.300862 0.494757 1.702634 -1.049935 -0.539032 -0.202092 -0.695041 0.064452 0.718283 -0.835061 -0.241243
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.431728 1.032881 -1.698087 -0.476596 -1.488865 2.480507 -3.112955 -0.305773 -1.514894 -3.487033 -2.129128 1.996722 -1.814554 -3.497429 0.395174 -0.251334 0.845522 2.156289 -2.421019 -0.811593
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.434378 -0.383485 0.189188 0.853451 -2.203999 1.375061 0.176539 2.750199 -3.903696 2.018113 -2.773137 -1.062118 1.804278 -6.541259 -0.190490 -0.071810 0.127162 0.222246 -0.003928 -0.209499
wb_dma_ch_pri_enc/wire_pri7_out 0.531474 -0.778296 0.057565 -0.717266 -1.987923 1.234339 -1.735160 -2.468836 0.482652 -1.602114 -0.238291 1.796969 -1.613148 1.452993 1.289329 -1.941198 -0.838088 -0.799394 -0.130491 0.623441
wb_dma_ch_sel/always_6/stmt_1/expr_1 3.214156 -3.852548 2.238919 1.078198 1.377075 -0.344393 -0.262487 0.387997 -0.924290 2.310755 -0.135734 2.633175 -1.698984 0.735066 -0.209909 -4.342947 -1.894087 -1.050917 1.644565 2.686875
wb_dma_wb_if/wire_mast_err -0.588194 -0.726671 0.837663 0.331250 -2.267485 3.030294 -2.826851 -0.120527 -0.147355 0.040820 -3.546559 2.771417 -1.239883 -2.455311 1.310848 -1.554472 -1.064149 -0.946573 -0.267143 0.676621
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.557266 0.071150 1.072992 -0.158225 2.524901 -0.543765 0.279782 0.802783 -3.137395 -1.748026 1.147709 4.190711 -0.735581 -0.104879 -1.204944 -1.030312 2.372439 4.779743 -2.850494 1.108765
wb_dma_wb_if/input_wb_cyc_i 0.067249 0.457179 -2.496290 -4.711114 0.126854 -5.617082 2.354639 0.741554 -4.115888 2.682198 -0.399027 -2.952667 2.332510 -2.884691 -0.922511 -0.349175 1.443795 0.164345 -0.088013 -0.199504
wb_dma_ch_sel/assign_97_valid 0.550657 1.632450 4.808553 1.642099 1.014934 0.417135 0.181560 8.165173 -3.051959 4.123820 -3.187493 0.013496 0.086724 -0.795715 0.413504 0.689796 -2.159787 2.815457 -0.291738 0.678774
wb_dma/wire_mast0_drdy -0.879702 -3.228575 2.171374 -3.338604 1.329030 -4.205855 -0.690973 2.250136 0.754566 0.850166 -0.939071 -0.148767 -3.069275 2.034368 -1.713044 -2.539985 -1.845088 2.075909 0.275474 -1.634609
wb_dma_ch_pri_enc/wire_pri8_out 0.533929 -0.607710 0.008446 -0.839160 -2.057462 1.041535 -1.631479 -2.510920 0.478930 -1.615583 -0.191938 1.665404 -1.524438 1.591452 1.345672 -1.898432 -0.745991 -0.835429 -0.068796 0.546717
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.574326 -0.836485 0.004792 -0.762255 -1.855561 1.171460 -1.682173 -2.398242 0.452719 -1.612873 -0.148685 1.813223 -1.546819 1.489216 1.263353 -1.976329 -0.792101 -0.705008 -0.165474 0.569702
wb_dma_wb_if/wire_pt_sel_o 1.143931 2.063300 -3.381945 -6.103539 -0.247533 -6.002120 -0.549584 0.604976 -3.100374 -0.265550 0.472083 -3.107449 2.793804 2.334328 0.401715 -1.769150 -0.167572 0.853740 0.208663 -0.829050
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.233710 2.216584 -0.581369 -0.828943 -2.218880 -1.138856 -0.547801 -2.667356 0.033534 -1.275446 -0.109953 -1.362029 -1.027607 0.787097 0.672925 -0.076910 0.105751 -0.556592 -0.026102 -0.284362
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.036257 -3.177376 -0.499873 -1.035524 -0.838405 0.753091 -1.777165 -0.440554 0.297122 1.270723 0.467741 2.923203 0.024073 1.168383 2.266278 -1.613216 0.113476 -0.588987 -0.142597 -0.828692
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.491235 -0.781654 -0.128680 -0.694178 -1.968547 1.242859 -1.814295 -2.614609 0.498915 -1.762228 -0.115681 1.732504 -1.736866 1.441112 1.330264 -1.894963 -0.792431 -0.747586 -0.181053 0.532241
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.552071 -0.761581 0.529308 1.614937 -2.273947 -0.942710 2.501288 -0.468606 -1.293096 0.159735 3.241121 -0.458975 0.867301 -0.193788 0.393489 0.969125 2.131980 1.904916 -1.486068 -1.682107
wb_dma_ch_pri_enc/wire_pri22_out 0.506511 -0.837043 -0.032136 -0.663396 -1.937527 1.285874 -1.727834 -2.551439 0.494364 -1.696252 -0.151585 1.766876 -1.686388 1.421974 1.260928 -1.917283 -0.797331 -0.745412 -0.143848 0.619289
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.069602 -3.255046 -0.464779 -1.004055 -0.803527 0.781133 -1.761650 -0.341735 0.371194 1.275331 0.483811 3.006970 0.144854 1.248479 2.270800 -1.646499 0.095813 -0.575544 -0.114409 -0.832254
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.093885 -0.237626 0.939946 1.130707 -0.375628 2.178680 -1.361141 2.606265 -0.617985 1.709360 -3.565197 1.331358 0.369126 -4.066712 0.161397 0.192532 -0.381805 -0.188222 -0.139912 0.153349
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.280714 -1.138177 2.601173 1.430518 0.272290 1.394758 0.561601 1.067986 -0.887439 2.307962 -2.487932 2.104832 -0.489986 -2.353280 -0.898289 0.190542 0.332150 0.719480 -2.134127 1.386530
wb_dma_ch_sel/assign_135_req_p0 -1.224438 -1.190832 2.534660 1.462506 0.221135 1.246442 0.574303 1.129497 -0.904290 2.349174 -2.397447 2.010254 -0.428294 -2.342472 -0.893965 0.111289 0.449823 0.733830 -2.160079 1.209762
wb_dma_ch_sel/wire_gnt_p0_d 3.049853 -3.842048 -1.625723 0.791421 -2.085801 0.205532 -0.840115 4.344848 -2.266450 0.623613 0.011921 2.429302 6.090343 -1.823343 1.354666 -4.509220 1.313260 -0.012105 -0.485094 -3.136596
wb_dma_de/assign_20_adr0_cnt_next -0.813923 0.337785 0.757666 -1.783510 0.482029 1.721714 -0.555103 0.989205 0.307342 -1.457037 -2.011609 -2.013613 0.117689 0.064585 -0.627966 1.433170 -2.137856 -0.469423 0.616580 0.971966
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.728447 1.149060 -2.027221 -3.070838 0.349345 -4.542629 -0.777325 0.939256 -0.899400 1.703943 0.514813 -1.051616 1.725398 2.813189 0.927967 -0.816880 0.762898 1.023467 -1.454584 -1.531604
wb_dma_ch_sel/assign_153_req_p0 -1.211483 -1.153066 2.697634 1.426237 0.137171 1.222059 0.707097 0.878126 -0.863302 2.401182 -2.374001 1.994294 -0.495517 -2.230255 -0.883186 0.213622 0.363854 0.664561 -2.139731 1.362113
wb_dma_de/assign_82_rd_ack/expr_1 -0.104170 1.454577 -0.688980 -3.275034 1.324733 -1.058515 -1.078197 -0.909933 -2.282376 -3.039266 -1.427529 1.146971 -2.064156 -0.315552 -1.499439 -1.135866 0.033839 2.360618 -1.784510 1.477894
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.300742 0.523047 0.446418 -1.623444 1.336999 -0.743915 -1.099979 -0.748939 -0.674285 -0.372719 -2.367843 0.582406 -1.840536 -0.412433 -1.180269 -1.238132 -0.913916 0.124923 -0.338052 1.726802
wb_dma_de/reg_de_csr_we 1.561562 -4.055737 -1.075186 -5.587081 1.036999 2.551653 0.174398 2.321625 -1.406285 -4.392764 -1.637389 3.575644 1.126338 -1.220309 -1.980319 -3.381685 -2.292852 -0.011982 0.305044 2.417492
wb_dma/wire_wb0_ack_o -0.509921 -0.294951 -0.754959 -2.026663 -0.532570 -4.385062 1.891122 -1.431177 -0.036590 0.049639 0.183893 0.388436 0.093955 0.589261 -1.553967 -1.859516 1.497040 -0.249029 -1.366832 -1.493463
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.776754 -3.006434 0.551784 0.121422 0.207564 2.374606 -1.176728 0.031475 0.495043 -0.450903 -0.060751 3.101331 -0.742504 0.696894 0.624685 -1.879586 -0.933864 -0.236202 -0.084311 0.879560
wb_dma_ch_pri_enc/wire_pri23_out 0.573113 -0.983466 -0.019527 -0.707524 -1.847946 1.362129 -1.781794 -2.367793 0.496243 -1.684153 -0.209458 1.939169 -1.604955 1.433482 1.283406 -2.034853 -0.805170 -0.692488 -0.192811 0.575138
wb_dma_ch_sel/assign_103_valid -1.569309 -0.620357 1.806770 0.870970 2.133961 2.634432 -1.432021 1.431815 0.550967 1.366721 -3.417016 3.213880 -0.449687 -1.628602 -0.662320 0.113877 -0.138561 0.304433 -1.379989 1.518719
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.313868 1.297228 1.582989 1.096895 2.331233 -1.387582 1.038545 -0.832417 2.089717 2.735091 -0.927067 -1.457219 0.100041 1.462509 -1.145995 1.406074 0.144652 -1.376793 0.209532 0.916590
wb_dma_rf/wire_ch1_txsz 2.139546 0.189920 -0.001891 -3.161911 -1.834447 -2.601945 0.149227 -2.204624 -1.310264 -1.161366 0.386050 -0.872522 -1.315976 2.278299 0.369862 -2.729284 -1.796522 -1.038777 1.613143 1.415279
wb_dma_de/always_23/block_1/stmt_13 2.995363 1.475417 3.316958 3.078788 3.065763 -2.938692 0.421925 1.159914 -0.585667 2.731126 -1.104738 0.117832 -1.368461 3.579342 -0.994977 -3.263120 -1.766910 -0.770534 0.565860 3.610231
wb_dma_de/always_23/block_1/stmt_14 -4.638766 5.689696 -0.966621 -0.836502 2.937391 0.637015 -2.296415 1.558263 2.748713 -4.322103 -2.542866 3.887147 1.499613 -1.534682 -0.779309 4.488092 4.119795 3.819230 -3.382609 -1.940807
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.329492 1.128463 -0.825188 -2.124537 0.656122 -0.795313 -0.457515 -1.360773 -1.941544 -3.769922 1.082237 1.813562 -1.080500 0.609661 -0.707050 -0.364502 1.698472 3.680294 -2.384489 -0.033006
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.097835 -1.181002 1.182258 1.615240 0.030921 0.472675 -0.073834 0.299252 1.473018 2.756753 -1.055100 -0.418444 0.200663 -0.240761 0.301324 -0.266262 -1.006770 -2.204917 1.462888 0.360944
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.150200 -0.444802 0.843783 0.774399 -1.912813 -1.006559 1.931643 -0.274783 -1.556168 1.045538 0.762969 -1.163722 -0.143719 -1.190398 -0.233816 0.300099 0.491906 0.450209 -0.805820 -0.149765
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -1.329444 0.475206 0.705525 -0.736258 2.064327 2.005234 -1.264828 0.911285 -0.751162 -1.281634 -2.259764 3.579136 -0.667858 -1.119473 -0.932714 0.298066 0.830057 2.338293 -2.713718 1.236163
wb_dma_ch_rf/input_ch_sel 0.055865 -1.270817 0.978293 -1.460482 2.841863 -2.134651 0.806578 -2.846599 4.031091 0.848147 -2.023013 1.128250 3.385835 2.419713 -2.633705 -2.869625 3.420971 -3.409177 -0.776115 0.030217
wb_dma_ch_sel/always_45/case_1/stmt_2 0.465603 -0.344061 -0.294968 0.860550 -0.433311 -0.067730 0.687376 -0.174312 0.198489 -0.851795 2.646961 0.596044 1.030994 0.968231 0.661934 0.715583 1.691456 1.508400 -0.646361 -1.588619
wb_dma_wb_if/wire_wb_addr_o 1.485133 -0.379726 -0.695461 -0.018614 -2.005531 -0.260597 1.457430 0.238243 -3.477320 0.388115 0.577532 -2.424817 1.350773 -3.094622 -0.302741 -0.124844 0.375602 0.402509 0.160429 -0.221520
wb_dma_ch_rf/wire_ch_txsz_we 1.604900 0.010228 1.108058 -0.318048 2.522764 -0.652260 0.327467 0.778754 -3.141365 -1.708691 1.104402 4.199975 -0.824684 -0.048278 -1.262978 -1.156763 2.232679 4.725899 -2.756951 1.205040
wb_dma_de/assign_70_de_adr1/expr_1 0.501063 -0.364312 -0.344568 0.922289 -0.410546 0.034912 0.621258 -0.168946 0.140821 -0.905794 2.608325 0.561024 1.024964 0.916586 0.666380 0.688430 1.700967 1.521447 -0.665554 -1.591343
wb_dma_ch_sel/assign_116_valid -1.483727 -0.765934 1.797975 0.890244 2.137688 2.662639 -1.458765 1.302160 0.631474 1.270721 -3.299464 3.275833 -0.541798 -1.472893 -0.671235 0.010988 -0.175784 0.292472 -1.378046 1.523668
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.725576 -2.938372 3.129674 2.748105 0.029328 1.909546 -0.986303 -0.175947 0.529872 2.887638 -1.162291 3.890015 -1.317575 0.538053 0.926936 -2.930723 -1.087317 -1.524134 0.673882 2.242459
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.848208 0.379642 0.755978 -1.697093 0.515193 1.770113 -0.560600 0.973940 0.408019 -1.373288 -1.915016 -1.978397 0.108108 0.090189 -0.542216 1.548103 -2.125334 -0.482359 0.709120 0.993490
wb_dma_wb_mast/wire_wb_addr_o 1.475067 -0.321088 -0.691442 -0.032377 -1.931782 -0.187697 1.370361 0.241418 -3.390421 0.375014 0.512072 -2.311686 1.347632 -3.079057 -0.301776 -0.084695 0.313047 0.390005 0.176336 -0.202496
wb_dma_ch_rf/reg_ch_csr_r2 -1.383993 0.892822 -1.665943 -0.467257 -1.450013 2.588022 -3.101335 -0.482072 -1.498809 -3.495662 -2.026987 2.077162 -1.892630 -3.489083 0.333091 -0.297584 0.758525 2.120822 -2.418691 -0.666821
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.529805 1.994331 -1.654137 2.552652 -0.077172 -2.170855 -0.574874 2.032398 0.192727 -0.513930 -0.386048 -0.672191 -0.005405 2.508728 0.865879 -2.318257 -0.327934 -1.026389 -1.745312 -0.361586
wb_dma_ch_sel/assign_11_pri3 -0.180211 -2.346862 -0.925167 0.911772 1.221032 2.146646 -1.380988 0.025270 0.479665 -1.343776 0.539946 1.782365 -1.100369 -0.613842 -0.185443 -0.696682 0.071479 0.755342 -0.896652 -0.250511
wb_dma_de 0.291915 1.962833 2.880214 -1.808971 -1.246021 -3.334268 0.478522 1.317587 0.981802 0.055738 -1.469833 -0.293665 3.161140 1.039520 -1.337600 -0.615421 1.199359 1.065409 0.566280 -2.071671
wb_dma_wb_slv/wire_wb_data_o -0.253185 3.327349 -0.652053 -1.354578 -0.677003 -2.368679 -0.162477 -1.060850 -0.026235 0.361293 0.518989 -2.887701 2.408463 -3.691746 -0.191309 2.338585 3.644290 0.455494 2.574114 -3.815125
wb_dma_inc30r/always_1/stmt_1 3.638815 3.163124 -1.455443 3.755701 0.488642 1.655933 -0.758855 5.357398 -3.515335 0.134905 1.621892 -1.926570 3.475063 1.064582 2.266888 -0.220174 -0.020029 1.615619 -0.311705 -1.362241
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266292 2.267432 -0.542229 -0.874039 -2.301399 -1.158846 -0.565992 -2.719971 0.040900 -1.258431 -0.112783 -1.349562 -1.018957 0.766421 0.728996 -0.068388 0.088071 -0.572410 -0.045696 -0.288844
wb_dma_ch_sel/assign_127_req_p0 -1.112576 -1.363644 -1.142378 0.426103 0.808006 3.794376 -2.646301 2.328228 -1.511899 -2.322580 -1.983359 3.509464 -0.897474 -4.287735 -0.289329 -0.255759 0.678885 2.707763 -2.411463 -0.492831
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.514860 -0.760734 -0.000373 -0.725420 -1.981527 1.247395 -1.733113 -2.563551 0.498684 -1.686730 -0.207847 1.783991 -1.652667 1.431791 1.324839 -1.904505 -0.817806 -0.753934 -0.153713 0.602075
wb_dma_ch_sel/assign_94_valid 1.040314 2.982558 3.239738 2.842285 -0.529061 -4.216203 0.139053 -0.826152 -1.909893 0.855471 -0.890161 0.659682 -3.524354 -0.197653 -2.530072 -2.681266 -0.993639 2.235072 -1.095632 1.630058
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.316499 2.228010 0.578137 -1.063160 0.421449 -1.962617 -0.071791 -1.492775 -3.139106 -2.721921 1.028579 2.688098 -1.467749 0.712830 -0.623951 -1.060957 2.479313 4.290922 -2.823947 0.656431
wb_dma_ch_pri_enc/wire_pri12_out 0.516213 -0.696725 -0.049362 -0.792033 -2.009045 1.149866 -1.757056 -2.571585 0.455354 -1.757462 -0.199624 1.750055 -1.671784 1.489302 1.314740 -1.928345 -0.767812 -0.713701 -0.170942 0.535981
wb_dma_ch_rf/always_20/if_1/block_1 -1.419524 2.946443 1.051253 -1.457725 -0.668057 -1.365306 -1.526911 3.226285 1.609075 4.025750 -3.298095 0.366305 4.312153 1.310409 2.902659 1.467190 -0.012071 -2.175147 1.698321 -1.540575
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.045958 -3.328837 -0.508078 -0.951963 -0.775332 0.888414 -1.785074 -0.393213 0.326476 1.249292 0.514612 3.044169 0.003317 1.153811 2.266666 -1.608067 0.077896 -0.563086 -0.156071 -0.823578
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.459208 0.379711 -0.290010 -1.207159 -2.430185 2.680550 -2.919908 -0.336226 -1.544077 -2.612808 -2.657352 3.308280 -1.412108 -2.183557 1.141454 -1.409740 -0.073150 1.163393 -1.701064 0.286760
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.221290 2.424033 0.432987 -0.386440 2.307516 -1.803669 1.061273 -1.126589 0.731855 0.095319 0.112427 -1.068377 -0.103255 1.721319 -1.429671 1.729983 1.104321 0.751543 -1.175387 0.513986
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.054606 -3.041469 0.229238 -1.504472 0.463136 2.124093 -0.426785 -0.214730 2.670511 -1.240540 -0.597412 3.593112 1.014120 2.310093 -0.312559 -2.498033 -0.423964 -1.690997 -0.603487 0.314649
wb_dma_wb_if/input_slv_din -0.285170 3.255500 -0.650219 -1.325258 -0.640857 -2.395567 -0.129903 -1.191016 0.024916 0.393915 0.589863 -2.891324 2.370236 -3.665518 -0.259793 2.391333 3.653456 0.451678 2.544225 -3.865870
wb_dma_ch_sel/assign_94_valid/expr_1 1.097181 3.079388 3.283067 2.876601 -0.498367 -4.311626 0.077216 -0.953140 -1.722640 0.789747 -0.744374 0.649334 -3.457254 0.221494 -2.432301 -2.713373 -0.866861 2.234024 -1.096508 1.581219
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.545607 1.811025 2.891162 -0.526351 0.809712 1.873960 1.461266 -1.381599 -1.730872 0.936076 -2.591961 0.985729 -1.079231 -2.073504 -1.395475 1.919648 -0.364107 0.467232 -0.611228 4.265252
wb_dma_de/always_21 2.081041 -5.121467 0.895910 -0.045337 1.592281 0.664489 -0.512435 0.909888 0.582792 1.690125 -0.069954 1.497909 -0.895607 0.693074 -0.241672 -3.476793 -2.733278 -1.989876 2.317499 1.686174
wb_dma_de/always_22 0.421347 2.176897 3.162868 -0.875076 -0.751876 -2.357760 1.161483 1.176799 1.807818 -2.331097 -1.715881 0.383268 2.660413 -0.266040 -3.078913 -0.739918 1.168306 1.411471 0.520743 -1.184053
wb_dma_de/always_23 0.343640 2.472567 3.129252 -0.989831 -0.714998 -2.345469 1.169029 1.248379 1.915025 -2.529084 -1.917990 0.452180 3.104475 -0.283264 -3.221389 -0.718225 1.358921 1.353004 0.357272 -1.271567
wb_dma_ch_pri_enc/wire_pri1_out 0.539333 -0.858371 -0.044965 -0.746351 -1.873049 1.236097 -1.724579 -2.466114 0.475604 -1.685022 -0.147081 1.836130 -1.627211 1.476635 1.250972 -1.966967 -0.782106 -0.704143 -0.191874 0.540601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.267543 2.200071 -0.575863 -0.800449 -2.173882 -1.156087 -0.495679 -2.644791 0.022500 -1.235007 -0.097454 -1.339401 -0.989131 0.820324 0.675723 -0.038080 0.086175 -0.504856 -0.040590 -0.297500
wb_dma_de/assign_78_mast0_go -0.271322 2.239667 -0.605950 -0.855928 -2.265845 -1.156225 -0.583955 -2.738532 0.027357 -1.278869 -0.103103 -1.370415 -1.019400 0.812138 0.700199 -0.035615 0.110992 -0.572583 -0.070698 -0.266756
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.127483 -0.481739 0.844587 0.791227 -1.866193 -0.888760 1.835265 -0.255691 -1.569260 1.022589 0.647384 -1.051473 -0.177650 -1.203248 -0.263166 0.258848 0.476736 0.505518 -0.853276 -0.072244
wb_dma_de/wire_dma_done 0.915409 2.123621 1.358493 1.121551 1.771238 -0.842957 -1.404390 0.598317 0.329699 -0.966323 -3.249378 2.118702 -1.162959 2.011247 -1.427417 -3.865764 -0.667504 -0.540179 -1.807563 2.220165
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.371094 -0.967177 2.507226 1.501260 0.332430 1.213929 0.561534 1.071595 -0.784040 2.345062 -2.431014 1.895728 -0.469471 -2.298563 -0.910940 0.401927 0.476605 0.748816 -2.175612 1.188953
wb_dma_rf/input_wb_rf_adr 1.665271 7.902549 2.665482 -3.605200 -2.304322 -4.729331 3.702687 -1.468512 -3.034268 2.890541 -1.594955 -0.734535 4.555054 1.268006 0.337037 1.190501 2.420205 -1.184511 0.855610 2.386696
wb_dma_wb_if -1.088133 1.592510 -1.191099 -4.659778 -1.782330 -7.602987 2.927826 1.820384 -0.811636 0.649606 0.218998 -0.534911 3.526464 2.404073 -0.010239 -0.611862 1.616664 0.330426 -1.273204 -1.845070
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.467156 -3.907199 -1.102878 -5.495221 0.876841 2.512217 0.198120 2.199898 -1.270241 -4.407718 -1.563985 3.499770 1.142428 -1.093185 -1.876115 -3.274836 -2.275349 -0.100804 0.329408 2.321540
wb_dma_ch_pri_enc/wire_pri25_out 0.528360 -0.729853 -0.034251 -0.734064 -2.015527 1.225905 -1.783679 -2.565701 0.448460 -1.719936 -0.237444 1.766664 -1.634124 1.429049 1.316668 -1.899819 -0.742193 -0.760556 -0.169843 0.544538
wb_dma_wb_mast/reg_mast_cyc -0.251545 2.163369 -0.552185 -0.803317 -2.196145 -1.093954 -0.568905 -2.656607 0.047025 -1.235527 -0.080872 -1.328350 -1.024658 0.768139 0.658713 -0.057980 0.109758 -0.555630 -0.049460 -0.293935
wb_dma_ch_rf/input_wb_rf_we 1.606809 2.046865 1.010035 -2.021797 -1.772491 -3.950096 1.028323 3.733807 -2.196121 -0.100879 -1.664243 -1.927703 3.387192 2.139080 2.296715 -1.116161 3.149688 -0.298478 -1.312591 -1.153440
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.513938 2.884903 1.068383 -1.574971 -0.718871 -1.579228 -1.512399 3.079768 1.680608 4.073597 -3.341808 0.495044 4.296452 1.265584 2.849806 1.442335 0.077357 -2.171080 1.644826 -1.587659
wb_dma_ch_rf/always_20 -1.458735 3.002665 1.036233 -1.681434 -0.781454 -1.335518 -1.515263 3.217333 1.603689 4.121242 -3.341790 0.541754 4.443141 1.250724 3.022331 1.613820 0.021433 -2.188292 1.750702 -1.552451
wb_dma_de/always_6/if_1 1.445038 2.029483 0.684277 -1.182415 0.454207 -1.911422 -0.099655 -1.496820 -3.153388 -2.663197 0.901235 2.763175 -1.718975 0.760458 -0.660554 -1.288226 2.181800 4.165132 -2.711550 0.913930
wb_dma_wb_slv/always_4/stmt_1 1.200520 1.813222 5.798154 -5.242024 -3.032543 -3.643255 6.246092 1.581160 -3.433372 5.528241 -0.054024 0.676292 2.292868 -0.673291 0.285376 2.587754 -0.350511 0.828852 3.608844 2.942962
wb_dma_de/assign_3_ptr_valid 0.360315 -3.199941 0.021793 -0.696971 0.084945 2.052938 0.336448 -0.275198 2.776377 -1.976354 1.789869 4.089242 2.053289 3.092441 0.241762 -1.686985 1.204268 -0.253611 -1.184793 -1.157292
wb_dma_wb_mast/input_pt_sel 3.780890 -0.204520 -3.080789 -4.963993 -1.111220 -0.946837 0.585154 -1.379457 -4.138326 -4.183897 0.973558 -3.883587 0.270641 -1.361056 -0.927726 -1.990583 -2.749433 -0.645909 3.286295 1.963835
wb_dma_ch_pri_enc/wire_pri15_out 0.534882 -0.697965 -0.071252 -0.780407 -1.954574 1.124743 -1.719625 -2.494563 0.475423 -1.682011 -0.172642 1.708339 -1.605940 1.487663 1.252131 -1.940381 -0.727670 -0.737929 -0.181408 0.508415
wb_dma_wb_slv/input_wb_we_i -0.037303 -0.021266 2.553370 -1.843846 -4.004845 4.010469 1.815349 -1.881480 -2.734908 -1.118316 -3.713284 -4.444899 -1.589177 -5.037600 -1.024479 2.468986 -4.447990 -2.391089 2.291992 4.881334
wb_dma_de/reg_tsz_cnt_is_0_r -0.775857 0.041948 -1.491072 -1.684679 4.311369 -0.206421 -0.729813 1.495573 -2.206000 -2.662547 -0.807744 1.203572 -1.481773 -2.298429 -2.938823 0.021462 0.892630 3.722482 -2.462449 0.713687
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.075236 5.368476 -0.422859 -2.485388 2.017478 2.279699 -1.640948 2.369272 -0.720235 -6.542970 -2.142648 1.802385 -0.922976 0.894791 -0.131058 1.739734 -1.853003 2.433883 -0.646212 2.991421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.545098 -0.809106 -0.076123 -0.742818 -1.905623 1.199987 -1.728011 -2.622010 0.536324 -1.746456 -0.071328 1.724316 -1.693940 1.544724 1.300827 -1.885172 -0.773590 -0.747111 -0.144224 0.574741
wb_dma/wire_mast1_drdy -0.216331 2.535715 -0.067122 -2.019445 -3.217093 -0.664927 -1.652689 -0.625236 -0.852381 -1.210519 -2.073211 1.313269 0.074217 0.395040 1.643647 -1.287943 0.158477 -0.084467 -0.789331 -0.464661
wb_dma_ch_rf/wire_ch_csr_we 1.603653 1.649359 1.781602 -2.882675 -0.754128 -2.184515 -0.410761 4.385687 -1.848929 -0.068844 -2.390496 -1.679164 4.608738 -0.477201 0.818607 -0.662802 2.340591 0.798001 0.720600 -2.782899
wb_dma_ch_pri_enc/inst_u9 0.532294 -0.803421 0.051868 -0.741266 -1.954361 1.190748 -1.688264 -2.421900 0.453442 -1.614452 -0.203679 1.814634 -1.588146 1.472464 1.307545 -1.957581 -0.801983 -0.750854 -0.158775 0.614557
wb_dma_ch_rf/assign_8_ch_csr -0.422927 3.232390 1.012334 -3.787430 -0.388060 -4.496532 1.089223 1.204642 -0.494991 1.675951 -1.702909 -1.625443 4.221068 -0.212229 -1.066524 -0.181325 3.025266 0.081533 0.301114 -3.080304
wb_dma_ch_rf/wire_this_ptr_set -0.014375 -2.949671 0.283389 -1.637803 0.420267 1.985500 -0.295884 -0.160091 2.663571 -1.194427 -0.612997 3.559477 1.143304 2.376549 -0.332647 -2.482162 -0.393945 -1.713396 -0.561090 0.353904
wb_dma_ch_pri_enc/inst_u5 0.525923 -0.656533 0.011013 -0.775553 -2.014462 1.075446 -1.701712 -2.514085 0.462694 -1.628020 -0.221317 1.721646 -1.566682 1.545866 1.332183 -1.959034 -0.771566 -0.751088 -0.141322 0.548975
wb_dma_ch_pri_enc/inst_u4 0.545279 -0.837280 -0.016770 -0.710214 -1.879138 1.233459 -1.714358 -2.508912 0.490846 -1.674276 -0.180223 1.796418 -1.641414 1.459659 1.275133 -1.929700 -0.786469 -0.758651 -0.152237 0.578787
wb_dma_ch_pri_enc/inst_u7 0.565142 -0.803828 -0.015835 -0.787403 -2.013047 1.211411 -1.771923 -2.582464 0.458798 -1.756696 -0.163997 1.816511 -1.726286 1.517354 1.288989 -1.990407 -0.815130 -0.764957 -0.166153 0.593840
wb_dma_ch_pri_enc/inst_u6 0.555602 -0.775546 -0.066520 -0.752060 -1.939483 1.196904 -1.729249 -2.583655 0.516979 -1.746208 -0.170781 1.780157 -1.646507 1.545062 1.285763 -1.991873 -0.759686 -0.716202 -0.161663 0.585008
wb_dma_ch_pri_enc/inst_u1 0.563504 -0.655300 -0.015530 -0.800035 -2.011092 1.096160 -1.666940 -2.565377 0.458028 -1.716038 -0.179674 1.696996 -1.645253 1.524425 1.280482 -1.945234 -0.756325 -0.756685 -0.150332 0.572875
wb_dma_ch_pri_enc/inst_u0 0.483937 -0.687304 -0.044290 -0.752055 -1.990230 1.152732 -1.716300 -2.596098 0.493669 -1.684659 -0.154485 1.715233 -1.622088 1.478117 1.294721 -1.913691 -0.746307 -0.759430 -0.138606 0.555439
wb_dma_ch_pri_enc/inst_u3 0.542086 -0.706255 -0.024590 -0.712599 -2.061507 1.272407 -1.759768 -2.634201 0.473285 -1.701602 -0.172421 1.715010 -1.745931 1.463637 1.329314 -1.917444 -0.817957 -0.774187 -0.128728 0.630533
wb_dma_ch_pri_enc/inst_u2 0.538296 -0.597997 -0.022667 -0.777085 -2.013474 1.042052 -1.595849 -2.576128 0.461479 -1.611157 -0.133227 1.658079 -1.556502 1.520352 1.267789 -1.833430 -0.719753 -0.773427 -0.117943 0.561387
wb_dma/wire_de_start 1.023700 3.160449 3.194326 3.040563 -0.506734 -4.048961 0.012385 -1.007904 -1.749148 0.699647 -0.853637 0.550875 -3.693566 -0.059001 -2.422247 -2.600577 -0.967041 2.153244 -1.054551 1.705661
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.761969 0.740046 -1.383491 0.158377 0.997977 1.517198 0.054283 1.195557 -4.116640 -1.544750 -1.093010 -0.263302 0.405081 -5.497514 -1.982608 1.394105 2.127125 3.567582 -3.145178 -0.178157
wb_dma_rf/wire_ch_stop -0.582593 -0.860404 0.883881 0.329232 -2.367602 3.253444 -2.969460 -0.059581 -0.179182 0.013048 -3.671427 3.012126 -1.294761 -2.563249 1.393281 -1.712276 -1.079920 -0.931382 -0.316333 0.699920
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.158346 -2.358369 -0.915538 0.869002 1.246997 2.116849 -1.390364 0.052344 0.493900 -1.325721 0.558325 1.755055 -1.102451 -0.564221 -0.178979 -0.698978 0.036334 0.758819 -0.871755 -0.254577
wb_dma_ch_rf/input_de_adr0 -2.936125 3.621605 0.243231 -1.609780 0.020345 -3.314750 -1.976436 1.279122 3.502453 3.019280 -3.206144 0.101270 2.382046 1.571229 2.144049 1.723926 0.840730 -2.433497 1.346166 -2.021820
wb_dma_ch_rf/input_de_adr1 0.494517 -0.306710 -0.344165 0.856624 -0.433387 -0.050285 0.648874 -0.242125 0.173538 -0.884441 2.622563 0.538071 1.078081 0.967949 0.658397 0.735864 1.730604 1.466653 -0.636883 -1.625011
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.273883 2.163474 -0.593943 -0.794172 -2.221390 -1.084462 -0.589770 -2.713919 0.052895 -1.279007 -0.084942 -1.332075 -1.052338 0.803749 0.686940 -0.079896 0.104688 -0.543894 -0.032245 -0.273887
wb_dma_wb_if/input_wbs_data_i -1.038777 0.605522 -0.957612 -3.370389 -0.171811 -5.706892 3.704269 1.977456 0.007872 0.223582 -0.531149 -0.243353 3.578938 2.588502 -1.041398 -0.654053 -0.168095 -1.330068 -0.838471 -0.007673
wb_dma_de/reg_tsz_dec -0.598788 2.067553 -0.574253 -2.429452 3.162931 -1.971955 0.490289 1.401782 -2.702049 -1.455865 -1.380084 -0.315015 -0.649980 -1.845821 -2.762281 0.611945 0.648356 3.003382 -1.639475 1.106687
wb_dma_ch_sel/input_ch0_am0 -0.811538 0.322866 0.709141 -1.682976 0.492621 1.748949 -0.587715 0.997001 0.354336 -1.388132 -1.916131 -1.990945 0.130520 0.101879 -0.557733 1.457862 -2.109827 -0.450555 0.638636 0.942913
wb_dma_ch_sel/input_ch0_am1 0.866667 1.117370 -0.183682 3.338330 0.673961 0.715982 -1.563632 1.966251 0.107352 -0.807578 -0.567600 -0.013828 -0.494269 0.813507 0.449398 -1.300757 -0.803542 0.183761 -0.766514 0.061491
wb_dma_ch_sel/assign_162_req_p1 -0.279040 2.275478 -0.575350 -0.852238 -2.258027 -1.132111 -0.568690 -2.638764 -0.028802 -1.244005 -0.170941 -1.364223 -0.977072 0.742143 0.689380 -0.022974 0.128693 -0.533473 -0.044689 -0.280423
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.274090 -3.291777 -1.723833 -0.885920 2.529787 -0.017462 -0.631192 0.584176 -0.901375 -1.932427 1.501289 0.634079 -1.527062 -0.362278 -1.352491 -2.085999 -0.821824 1.222931 0.110584 0.268328
wb_dma_rf/wire_ch5_csr -0.598609 1.402856 0.056533 -3.635602 0.346109 -4.047182 1.050026 3.564566 -1.322235 1.669833 -0.640156 -1.060799 2.714193 2.873726 -0.108938 -0.587788 -0.155221 1.069006 -1.276859 -1.986202
wb_dma_ch_rf/wire_ch_am1_we 0.555244 1.911920 -1.689212 2.705873 -0.083286 -1.987920 -0.671364 2.067580 0.186168 -0.622967 -0.336694 -0.563626 -0.070291 2.461401 0.898481 -2.336967 -0.381876 -1.005559 -1.752664 -0.307216
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.230683 2.202276 -0.534183 -0.868141 -2.215358 -1.115328 -0.550504 -2.578809 0.017095 -1.208919 -0.158060 -1.350588 -0.940853 0.777733 0.679618 -0.037719 0.109021 -0.497877 -0.031638 -0.280491
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.282549 -2.928699 -0.004712 -0.739309 0.045807 1.723114 0.513446 -0.405227 2.652213 -1.981525 1.839451 3.943556 2.090089 3.076819 0.116305 -1.589445 1.408948 -0.086618 -1.300270 -1.216054
wb_dma_inc30r/wire_out 1.435863 3.394403 -2.252455 0.498288 -0.540443 -1.002751 -2.597430 4.614169 -1.822651 -0.555524 -0.332516 -2.620125 5.189113 1.598970 2.640846 0.054011 0.833006 0.899793 -0.342922 -3.720153
wb_dma_ch_pri_enc/reg_pri_out 0.567011 -0.759274 0.003919 -0.770120 -2.064824 1.224720 -1.761436 -2.579239 0.437991 -1.689936 -0.238443 1.782145 -1.656408 1.504644 1.355983 -1.955059 -0.828354 -0.761092 -0.138312 0.613017
wb_dma/input_wb0_we_i -0.050218 -0.077680 2.556967 -1.806217 -3.997783 4.081982 1.883687 -1.862723 -2.769006 -1.035221 -3.739726 -4.260128 -1.628120 -5.129996 -1.040257 2.417264 -4.453209 -2.423808 2.265558 4.942213
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.027876 3.540150 -0.961103 0.690947 0.001345 -1.769835 -2.983537 4.554342 -0.141693 0.641767 -2.060352 -2.111106 3.240803 2.992568 2.421285 -0.333355 -0.381402 -0.269741 -0.738750 -2.647092
wb_dma_ch_rf/wire_ch_txsz_dewe -0.251272 -0.591248 -0.328086 -0.710995 4.279151 1.268607 0.848470 -0.912815 -2.492958 -1.763041 -0.377708 0.086804 -2.910064 -3.466831 -3.591973 1.144764 -0.112007 2.580031 -1.237372 3.324022
wb_dma_de/always_22/if_1/stmt_2 0.213724 2.570547 3.314672 -1.043432 -0.858317 -2.301995 1.130713 1.271072 2.025443 -2.358788 -2.095341 0.317253 2.913172 -0.449991 -3.067595 -0.463189 1.188967 1.308240 0.648398 -1.225653
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.357568 0.149071 1.059403 0.614886 -0.445898 3.425916 0.304841 -0.222047 -2.487812 -0.047827 -2.127307 0.628639 -1.315568 -5.161899 -0.835107 1.523630 -0.503583 0.740899 -0.246066 2.626643
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.543831 -0.683071 -0.012837 -0.804697 -1.925362 1.078350 -1.690099 -2.524475 0.478701 -1.708361 -0.177140 1.695161 -1.598833 1.514044 1.262187 -1.930612 -0.758462 -0.725248 -0.145860 0.536943
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.431369 1.999792 -1.673206 2.432079 -0.014718 -2.292781 -0.514245 1.984278 0.186067 -0.525811 -0.422057 -0.643836 -0.074028 2.466204 0.753938 -2.304111 -0.274532 -0.981135 -1.824016 -0.351488
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.350223 -1.072072 2.561898 1.483514 0.374353 1.453988 0.438450 1.110255 -0.794565 2.300094 -2.527274 2.121100 -0.461643 -2.299390 -0.906538 0.236630 0.387452 0.768933 -2.222000 1.307099
wb_dma/wire_de_ack 2.173314 -3.672672 1.881375 -0.711902 1.519202 -0.362692 0.545347 0.217797 1.283074 1.391702 -0.817369 3.154762 0.166136 2.179233 -1.159541 -4.620407 -1.269431 -2.391382 1.057622 2.123980
wb_dma_wb_mast/always_1/if_1 -1.239927 0.548488 -0.828273 -3.176058 -0.283457 -5.752000 3.713713 1.911549 0.033743 0.380762 -0.702334 -0.190005 3.403979 2.440887 -1.133508 -0.661287 -0.057521 -1.281361 -1.074720 -0.049591
wb_dma_wb_if/wire_wb_cyc_o -0.255241 2.306951 -0.577144 -0.873071 -2.266597 -1.203833 -0.547884 -2.664904 0.023772 -1.200862 -0.151459 -1.360877 -0.914370 0.788334 0.720381 -0.013275 0.122737 -0.542193 -0.073750 -0.335835
wb_dma_ch_sel/assign_143_req_p0 -1.304868 -1.241332 2.573970 1.498574 0.317585 1.330071 0.530792 0.988218 -0.747483 2.338608 -2.387530 2.064420 -0.536278 -2.235981 -0.895862 0.168508 0.347090 0.668666 -2.091390 1.310899
wb_dma_wb_mast/wire_mast_err -0.537733 -0.855913 0.951456 0.408870 -2.306017 3.313265 -2.958077 -0.173732 -0.149569 0.034390 -3.641068 2.961228 -1.338205 -2.541136 1.360159 -1.675146 -1.149763 -1.012929 -0.257509 0.795357
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.160190 -2.419679 -0.930011 0.889884 1.212205 2.158421 -1.438119 0.045401 0.514688 -1.348267 0.526920 1.828818 -1.107248 -0.555520 -0.198430 -0.741200 0.024490 0.743252 -0.879887 -0.249092
wb_dma/wire_slv0_dout 1.124598 2.443187 6.521431 -5.093349 -2.059873 -3.932335 6.730602 1.503746 -3.650159 5.970102 -0.695760 0.323325 2.603404 -0.179312 -0.205908 2.960542 0.043820 0.978549 2.971990 3.811276
wb_dma_ch_sel/reg_am1 0.794726 1.135276 -0.171632 3.231615 0.685307 0.761986 -1.510165 1.898966 0.100958 -0.805540 -0.566990 -0.023785 -0.457671 0.787607 0.418099 -1.201129 -0.794749 0.205587 -0.731125 0.089540
wb_dma_ch_sel/input_next_ch 0.756027 2.390892 1.347732 1.158296 1.795394 -0.852618 -1.471459 0.413823 0.437750 -1.163201 -3.317739 2.056229 -1.263549 2.058767 -1.503541 -3.727599 -0.559693 -0.473688 -1.983876 2.217847
wb_dma_de/always_9 -0.611780 2.242733 -0.564387 -2.504790 3.241916 -2.226743 0.538006 1.536703 -2.682028 -1.441903 -1.355143 -0.468294 -0.528409 -1.762879 -2.764686 0.684923 0.746988 3.089599 -1.664562 1.016471
wb_dma_de/always_8 -1.551136 2.425690 0.218249 -1.447329 -0.060275 1.172208 -1.877375 -1.533598 -0.790352 -2.430595 -2.443663 2.334062 -1.678260 -0.540327 -0.254226 0.255893 0.836561 1.858725 -2.698848 0.989168
wb_dma_wb_mast/always_1/if_1/cond -1.041065 0.480177 -0.801539 -3.473505 -0.157904 -5.717110 3.852210 1.912935 0.056000 0.250159 -0.636830 -0.228570 3.640215 2.545107 -1.249510 -0.732517 -0.101660 -1.443360 -0.824107 0.117448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.487938 -0.474496 0.158961 0.945162 -2.190790 1.543586 0.196495 2.624987 -3.920888 2.012180 -2.665380 -1.149282 1.757755 -6.570705 -0.213026 -0.059489 0.041375 0.138369 0.106092 -0.142787
wb_dma_rf/always_1/case_1/stmt_12 -1.132552 0.589958 -0.816864 -3.184435 2.241741 -3.265009 0.756172 -0.175723 1.225695 0.456934 2.030818 1.390079 0.920894 3.587324 -1.174037 0.172378 0.111192 1.550229 -0.463444 -1.323182
wb_dma_rf/always_1/case_1/stmt_13 -0.224289 1.131100 -1.549101 -0.455529 -0.630162 -2.994047 0.809633 0.402409 0.046551 0.184370 0.064928 -0.571942 0.606464 1.818587 0.556094 -1.227715 0.559372 -1.168935 -1.214082 -0.521511
wb_dma_de/always_3 2.756139 0.440591 -1.086615 4.080927 -1.711742 0.576342 0.464915 2.047836 -3.160620 -1.200765 2.264760 -1.670179 1.866133 -1.462592 0.726128 -0.751722 1.122115 1.990388 -1.232224 -1.595163
wb_dma_de/always_2 -0.690834 3.909580 1.004958 1.094761 -0.209995 -1.287217 -2.489641 4.309622 1.481792 3.359808 -3.710696 0.564880 3.447602 2.002807 3.018379 0.224407 -0.498491 -1.878289 0.797541 -1.173317
wb_dma_de/always_5 -1.324375 0.389427 0.772091 -0.713087 2.060759 2.167836 -1.292287 0.973243 -0.795418 -1.215406 -2.325163 3.703966 -0.684259 -1.151039 -0.936046 0.283066 0.778940 2.325142 -2.678029 1.305665
wb_dma_de/always_4 -1.588327 2.486771 0.245080 -1.474216 -0.039383 1.040108 -1.807251 -1.383778 -0.808695 -2.379388 -2.474723 2.347458 -1.595985 -0.527872 -0.291662 0.243292 0.875017 1.870839 -2.738813 0.995032
wb_dma_de/always_7 -0.740170 -0.030242 -1.479513 -1.649394 4.399207 -0.180736 -0.734501 1.596042 -2.239492 -2.672115 -0.815373 1.178393 -1.461081 -2.337237 -2.953846 0.028072 0.825173 3.785831 -2.482962 0.724979
wb_dma_de/always_6 1.331246 2.044981 0.644229 -0.981178 0.358763 -1.636387 -0.184683 -1.749512 -3.143139 -2.775187 0.940988 2.797399 -1.848876 0.544830 -0.572590 -1.123364 2.235281 4.147398 -2.742590 0.982746
wb_dma_ch_sel/input_ch3_txsz 0.824923 -3.036369 0.538491 0.143220 0.260537 2.420228 -1.243963 0.045451 0.502287 -0.493118 -0.062304 3.169681 -0.716271 0.757007 0.661902 -1.907268 -0.894749 -0.273725 -0.086548 0.901552
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.172806 2.396619 0.447945 -0.354387 2.283072 -1.696326 1.013242 -1.172566 0.688547 0.069163 0.049787 -1.007835 -0.151835 1.696398 -1.443705 1.681442 1.093156 0.763277 -1.223421 0.558192
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.276110 2.309902 -0.559361 -0.849619 -2.239213 -1.215710 -0.493066 -2.716690 0.012142 -1.266238 -0.103161 -1.407704 -0.969384 0.830263 0.676859 -0.049084 0.157384 -0.559087 -0.059534 -0.281685
wb_dma_ch_rf/always_11/if_1 -1.357870 0.865498 -1.636072 -0.369140 -1.342340 2.624305 -3.033015 -0.399813 -1.514052 -3.460768 -2.009857 2.043239 -1.933345 -3.546390 0.312760 -0.201102 0.772081 2.149139 -2.389700 -0.632182
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.264504 -1.042797 2.556613 1.413452 0.266261 1.190642 0.550708 1.026699 -0.788016 2.334405 -2.472933 2.064406 -0.460254 -2.218557 -0.886666 0.175742 0.438518 0.688920 -2.144650 1.215431
wb_dma_ch_sel/always_45/case_1/cond 0.547616 -0.790592 0.529554 1.647315 -2.252129 -0.809616 2.418547 -0.449462 -1.322612 0.085364 3.152370 -0.381100 0.807181 -0.315710 0.393038 0.942872 2.099141 1.940071 -1.531960 -1.622677
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.097315 -0.534051 0.843468 0.822788 -1.843807 -0.857510 1.806845 -0.260620 -1.535902 1.035049 0.655762 -1.029399 -0.220013 -1.212163 -0.227566 0.210521 0.488495 0.479330 -0.866095 -0.120526
wb_dma_de/assign_68_de_txsz 0.293049 0.901965 0.094427 -0.546103 4.034190 -1.038729 -0.477613 1.045576 -3.391413 -1.793416 -0.898714 2.514997 -2.309691 -2.049332 -2.804082 -0.956192 1.522796 4.399410 -3.017988 1.729994
wb_dma_de/always_23/block_1/case_1/block_10/if_2 3.150464 -3.855661 2.166353 1.013745 1.285975 -0.205870 -0.312802 0.372120 -0.870587 2.280293 -0.088190 2.676014 -1.622663 0.741485 -0.154432 -4.246655 -1.842620 -1.056366 1.603893 2.603257
wb_dma_ch_rf/always_20/if_1 -1.477806 3.048234 1.087087 -1.464567 -0.715650 -1.574907 -1.407256 3.142739 1.691174 4.353611 -3.270345 0.417797 4.376338 1.278347 2.982202 1.575132 0.108944 -2.289753 1.793046 -1.553817
wb_dma/input_wb0s_data_i -1.159150 0.556808 -0.733289 -3.397441 -0.138173 -5.737267 3.705318 1.949826 0.199265 0.288574 -0.737783 -0.186647 3.564698 2.538483 -1.250646 -0.677172 -0.094606 -1.359464 -0.847303 -0.035711
wb_dma_de/reg_dma_done_d 0.001830 1.214779 1.595479 -2.285519 1.290031 -1.756402 0.020624 -1.303927 0.226301 -0.319654 -2.888932 2.355575 -0.792598 1.318429 -1.985924 -2.740209 0.230422 -0.541662 -1.322262 2.155883
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.133012 -1.205982 1.184028 1.634318 -0.002597 0.595694 -0.116807 0.309063 1.443132 2.700590 -1.047422 -0.360656 0.168010 -0.337934 0.320285 -0.288835 -1.043160 -2.187596 1.420149 0.398520
wb_dma_wb_slv/assign_1_rf_sel -1.828428 -0.548949 0.654321 0.530816 -2.330260 -3.035511 4.300081 -3.733071 -0.242250 2.926154 -0.987776 -0.467368 -0.754117 -4.394220 -2.231192 0.214764 2.652754 -1.706095 -1.414057 0.187675
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.624843 -4.134530 -1.153111 -5.447910 0.949225 2.844614 0.115100 2.214173 -1.443632 -4.552615 -1.654813 3.529630 1.058844 -1.335633 -1.939859 -3.352003 -2.444778 -0.114183 0.377909 2.530214
wb_dma_de/always_4/if_1/if_1/cond -1.631381 2.707108 0.164915 -1.557450 0.018362 0.956077 -1.849440 -1.563768 -0.776538 -2.504631 -2.505017 2.276901 -1.686439 -0.480511 -0.337747 0.277967 0.953059 1.884862 -2.834367 1.023118
wb_dma_ch_sel/assign_376_gnt_p1 -0.288385 2.376728 -0.545318 -0.910457 -2.267499 -1.339015 -0.465064 -2.622411 -0.027280 -1.190965 -0.142602 -1.478913 -0.891405 0.794209 0.665750 -0.000786 0.182374 -0.552989 -0.037434 -0.353543
wb_dma_de/wire_wr_ack -0.152853 1.419760 -0.612335 -3.121396 1.234934 -0.893051 -1.207598 -0.921104 -2.189723 -3.037592 -1.567570 1.323962 -2.112911 -0.408832 -1.451957 -1.180019 0.009773 2.323673 -1.846485 1.467769
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.298417 -3.410887 -1.809942 -0.857389 2.505065 0.037809 -0.699843 0.605939 -0.904082 -1.984350 1.528262 0.666381 -1.490434 -0.354227 -1.356555 -2.132723 -0.796958 1.217543 0.066302 0.190533
wb_dma_ch_arb/always_1 2.767963 -2.086655 -1.943422 0.474620 -4.005770 -0.364605 -1.494823 2.306255 -2.244569 -0.397586 -0.262407 1.319320 4.955132 -1.337790 1.908741 -4.588105 1.163209 -0.332802 -0.628530 -3.327814
wb_dma_ch_arb/always_2 2.686188 -2.083700 -1.925227 0.364307 -3.908516 -0.233887 -1.455772 2.374665 -2.218147 -0.364636 -0.428329 1.329792 5.062427 -1.368146 1.886657 -4.537402 1.138252 -0.476507 -0.586130 -3.203608
wb_dma/wire_ch0_txsz 1.236454 0.329156 1.440543 -1.276937 3.014194 -0.854744 -0.284861 1.145862 -3.451666 -0.903996 -1.462553 3.737614 -1.811549 -0.867135 -1.969164 -2.047529 0.621418 3.395290 -2.246006 2.808170
wb_dma_de/always_19 1.423981 0.399476 -1.654850 4.033175 0.238403 -0.942728 -2.851929 1.502756 1.302491 0.091652 -1.720554 -0.704080 2.259340 -1.223423 0.304462 -2.968923 0.241739 -1.919707 1.065142 -1.743183
wb_dma_de/always_18 -0.860975 -3.667651 3.034624 -0.948360 -2.004710 -3.415964 2.599515 2.700933 -1.390149 2.393643 0.919633 -1.572832 -1.983441 -1.190941 -1.427701 -0.265187 -0.485888 2.832327 -0.600331 -2.308972
wb_dma_de/always_15 0.109367 -0.502016 -0.043340 -2.400686 3.307441 0.016636 -0.553275 1.442856 -2.167914 -1.760162 -1.377170 2.414161 -1.086535 -1.047893 -2.085765 -1.018940 -0.067129 2.730528 -1.655370 1.810373
wb_dma_de/always_14 -0.474213 -0.775444 0.928054 0.206643 -2.368203 2.881169 -2.789241 -0.170194 -0.096475 0.030435 -3.487297 2.838847 -1.213520 -2.205530 1.371046 -1.719885 -1.094831 -0.990964 -0.204401 0.717186
wb_dma_de/always_11 0.138080 -0.512478 0.835887 0.757233 -1.957817 -1.089277 1.967480 -0.253421 -1.585966 1.070059 0.754798 -1.147434 -0.143506 -1.119045 -0.271652 0.237588 0.514050 0.478827 -0.846149 -0.135469
wb_dma_de/always_13 0.783578 2.396689 1.284197 1.119948 1.867175 -1.115007 -1.417424 0.593513 0.419178 -1.048685 -3.215609 2.092891 -1.101641 2.189565 -1.534656 -3.808098 -0.464677 -0.409975 -2.033127 2.026822
wb_dma_de/always_12 -1.625072 2.737597 0.186185 -1.537026 -0.200136 0.998428 -1.799246 -1.646876 -0.839853 -2.427651 -2.478101 2.184516 -1.645254 -0.569851 -0.277017 0.301107 0.931371 1.821003 -2.732642 0.947007
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.206437 3.797156 3.081024 0.354657 -2.417836 0.736926 2.666016 -4.524378 0.027087 3.013380 -4.394843 0.224770 -1.119374 -1.122131 0.721130 1.634722 0.497615 -4.044460 -0.368774 5.717181
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.299340 -1.045912 2.456529 1.361511 0.269144 1.221293 0.538014 1.149517 -0.815757 2.276138 -2.418357 1.981473 -0.396958 -2.280975 -0.908775 0.256263 0.450280 0.743627 -2.151591 1.156213
wb_dma_ch_pri_enc/wire_pri13_out 0.518044 -0.621543 -0.013859 -0.812950 -2.044564 1.092036 -1.725019 -2.564365 0.461588 -1.645578 -0.212125 1.716365 -1.576485 1.512196 1.327330 -1.963115 -0.764641 -0.799521 -0.144801 0.584029
wb_dma_de/reg_read_r 0.133212 -0.551610 -0.111677 -2.442649 3.344714 -0.123423 -0.582094 1.650107 -2.227371 -1.745851 -1.350576 2.470557 -0.992988 -1.022502 -2.083752 -1.167798 -0.025316 2.797183 -1.696949 1.646242
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.008330 -0.938568 -1.140876 -2.765296 -0.975377 0.729291 -2.169004 0.010784 -2.813900 -3.219047 -1.482852 2.185659 -2.065862 -1.933826 -0.095510 -2.784963 -1.050295 1.536884 -0.619925 0.955580
wb_dma/assign_9_slv0_pt_in -0.462209 -0.302060 -0.794773 -1.996989 -0.622721 -4.402360 2.045383 -1.432215 -0.160846 0.139585 0.299785 0.192873 0.236372 0.360511 -1.554488 -1.809883 1.600771 -0.251133 -1.204751 -1.625072
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 3.216438 -3.933679 2.307414 1.073509 1.276416 -0.096953 -0.366909 0.343249 -0.959288 2.160284 -0.223743 2.897099 -1.819530 0.736314 -0.155952 -4.418189 -1.912331 -0.987042 1.473338 2.742116
wb_dma_ch_rf/always_17/if_1/block_1 1.358315 2.049304 0.631673 -0.910450 0.470058 -1.625242 -0.221723 -1.691829 -3.038167 -2.782994 1.006602 2.942551 -1.792849 0.673217 -0.569433 -1.185055 2.368992 4.238770 -2.844213 0.922722
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.049234 1.555497 3.167127 -0.989321 -1.697061 -3.802633 -2.074840 2.188189 1.023413 0.884816 -1.048521 -0.339170 2.294655 0.127771 -1.477448 -1.392948 0.636540 2.578259 1.250586 -5.122228
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -1.355218 0.403455 0.754851 -0.693202 1.991188 2.157351 -1.337310 1.047021 -0.818089 -1.246366 -2.337799 3.661657 -0.616918 -1.247670 -0.886860 0.255560 0.814343 2.371775 -2.720837 1.224569
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.841466 0.316601 0.714871 -1.662620 0.492727 1.765140 -0.608427 1.010386 0.365726 -1.400471 -1.946598 -1.985037 0.134646 0.071048 -0.556208 1.513643 -2.109735 -0.487160 0.621288 0.971640
wb_dma_ch_pri_enc/wire_pri2_out 0.554543 -0.817212 0.040792 -0.729085 -2.000578 1.292860 -1.734353 -2.528153 0.495703 -1.651770 -0.187801 1.792409 -1.676260 1.468423 1.315889 -1.955062 -0.848881 -0.798613 -0.106983 0.616318
wb_dma_de/always_11/stmt_1 0.106010 -0.430222 0.799496 0.719159 -1.853944 -0.994812 1.844581 -0.249434 -1.459915 1.007351 0.729753 -1.114372 -0.155206 -1.082210 -0.258065 0.235971 0.494699 0.438410 -0.823386 -0.161484
wb_dma_ch_rf/wire_ch_adr1_we 0.574101 -0.817919 0.495793 1.607351 -2.262609 -0.926780 2.420456 -0.409860 -1.303442 0.141594 3.206298 -0.427779 0.886107 -0.172360 0.442461 0.874205 2.120253 1.892138 -1.470347 -1.682032
wb_dma_ch_sel_checker/input_ch_sel 0.979157 -0.724035 1.455637 -0.748216 -0.995513 0.290395 0.144468 -0.001347 0.025405 0.871502 -0.549449 1.420354 0.351158 1.346031 0.842818 -1.240043 -1.023107 -1.012860 0.796818 1.165655
wb_dma_ch_sel/input_ch1_adr1 0.472472 -0.305915 -0.307014 0.901809 -0.424463 -0.032337 0.691648 -0.198033 0.176424 -0.856992 2.647392 0.525268 1.047076 0.930772 0.662952 0.774854 1.744275 1.477551 -0.655259 -1.616123
wb_dma/wire_slv0_pt_in -0.513003 -0.492413 -0.835537 -1.913778 -0.451619 -4.274254 1.866306 -1.335880 0.029254 0.058953 0.312195 0.391591 0.096619 0.600178 -1.530197 -1.886505 1.533959 -0.189371 -1.363913 -1.639249
wb_dma_rf/always_2/if_1/if_1/cond -2.809857 2.302206 0.690416 -1.374521 -0.941152 0.742670 1.117499 -2.622626 2.870202 0.204321 -4.292332 2.516988 0.646650 1.016757 0.069131 -0.071405 1.878562 -3.559755 -2.568703 2.376114
wb_dma_pri_enc_sub/reg_pri_out_d 0.517450 -0.797615 -0.043527 -0.702530 -1.949796 1.217864 -1.716274 -2.556885 0.507822 -1.688670 -0.134702 1.741881 -1.701424 1.511217 1.289602 -1.896969 -0.783970 -0.739623 -0.121409 0.571636
wb_dma_ch_pri_enc/always_4/case_1 0.567203 -0.906421 -0.046172 -0.652154 -1.955082 1.369486 -1.842320 -2.517271 0.500647 -1.749393 -0.189884 1.891348 -1.710999 1.431800 1.340133 -2.015794 -0.810545 -0.733714 -0.193922 0.590159
wb_dma_ch_pri_enc/wire_pri29_out 0.576473 -0.721312 0.007975 -0.797969 -2.007907 1.110983 -1.706113 -2.512171 0.470702 -1.655671 -0.200141 1.720926 -1.593216 1.542270 1.303291 -1.961260 -0.775935 -0.756066 -0.122146 0.577346
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.254268 -4.139204 -0.324834 -1.580958 1.573201 0.312938 -0.548495 0.548933 -0.864684 -1.142520 0.999095 2.102624 -1.259842 0.953019 -0.564561 -3.391824 -1.770209 0.234354 0.830602 1.407379
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.389661 1.826434 0.591553 -1.029097 0.470047 -1.503769 -0.226424 -1.593386 -3.156144 -2.840467 1.036421 2.954316 -1.712214 0.634659 -0.569352 -1.155209 2.278588 4.261312 -2.814042 0.914565
wb_dma_de/wire_read_hold -0.259671 2.322848 -0.567312 -0.861105 -2.348790 -1.126222 -0.581325 -2.789788 -0.005034 -1.339534 -0.130295 -1.401668 -1.031256 0.794614 0.727798 -0.050781 0.103807 -0.577397 -0.062898 -0.309755
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.608413 -0.763922 0.527297 1.619751 -2.255323 -0.956476 2.446396 -0.449729 -1.398050 0.121721 3.193305 -0.418972 0.864080 -0.269395 0.369991 0.931146 2.197356 1.959539 -1.559453 -1.705763
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.144121 -2.412805 -0.948898 0.882511 1.227359 2.229969 -1.427634 0.051912 0.518070 -1.400108 0.520258 1.842887 -1.146275 -0.596932 -0.189033 -0.754305 0.026476 0.756924 -0.908851 -0.248720
wb_dma_ch_rf/wire_sw_pointer 0.728485 2.168993 0.502414 1.532209 -0.469694 -4.061502 1.293411 0.434536 -0.678320 0.021732 -1.864585 0.153597 -0.963564 2.672451 -1.213400 -4.338231 0.061180 -1.322122 -3.382275 1.622222
wb_dma/wire_slv0_din -2.207361 9.258217 0.657811 -4.535745 -0.433570 -6.571909 2.154217 -0.877661 1.861229 1.909586 -0.117762 2.850507 2.894110 -1.078797 -0.339691 3.309798 4.449870 1.105726 2.420820 -2.227630
wb_dma_ch_rf/input_dma_err -0.577705 -0.807774 0.829411 0.325771 -2.338930 3.101853 -2.887186 -0.176155 -0.067617 0.002232 -3.487149 2.799376 -1.256820 -2.337610 1.395345 -1.625383 -1.082645 -0.994658 -0.234320 0.662718
wb_dma_ch_sel/assign_158_req_p1 -0.232545 2.124896 -0.526070 -0.805498 -2.188140 -1.051047 -0.589739 -2.622892 0.011415 -1.237664 -0.104951 -1.261981 -1.055207 0.769083 0.695440 -0.101176 0.074349 -0.511931 -0.073171 -0.271908
wb_dma_ch_rf/assign_17_ch_am1_we 0.541673 2.010068 -1.580722 2.646296 -0.023828 -2.110225 -0.612304 1.979914 0.174675 -0.497915 -0.432092 -0.653707 -0.099716 2.469672 0.785597 -2.295194 -0.363688 -1.015102 -1.762780 -0.256268
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.532225 -0.670669 0.027108 -0.744644 -1.976078 1.111986 -1.624332 -2.482653 0.456702 -1.602698 -0.214064 1.666507 -1.551332 1.446394 1.258757 -1.865407 -0.786920 -0.781264 -0.131648 0.591019
wb_dma_wb_slv/always_5/stmt_1 -0.283503 -1.428268 2.966436 2.754147 -2.204946 2.676951 2.098482 -0.201090 -2.499375 3.549318 -2.305662 -0.827149 -1.220948 -6.218239 -0.816828 1.404842 -0.910720 -0.903527 0.303406 2.705548
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.226554 2.162459 -0.579505 -0.815297 -2.221010 -1.102452 -0.593323 -2.662914 0.016281 -1.269670 -0.128057 -1.326546 -0.993407 0.766777 0.697245 -0.085962 0.105699 -0.552847 -0.026409 -0.265007
wb_dma_ch_rf/input_dma_rest -0.754410 -0.283260 -0.260932 -1.666534 0.307071 -0.146993 0.748536 -0.204102 2.255387 -0.781505 -0.523871 0.697604 1.721901 1.744669 -0.963280 -0.767768 0.354801 -1.492655 -0.463759 -0.426095
wb_dma_ch_sel/input_de_ack 2.185910 -3.736993 1.955209 -0.769583 1.509658 -0.587334 0.643823 0.311179 1.242466 1.490419 -0.777681 3.077970 0.259651 2.243793 -1.229568 -4.718222 -1.326441 -2.399406 1.070515 2.039731
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.459102 -0.293693 0.103453 0.691580 -2.264025 1.249693 0.270121 2.635529 -3.861695 1.978090 -2.655083 -1.199663 1.903862 -6.411804 -0.139587 -0.005762 0.103752 0.131751 0.158463 -0.247210
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.119635 -1.353568 -1.120642 0.424897 0.816800 3.761565 -2.650449 2.316780 -1.542757 -2.291604 -2.004256 3.491815 -0.870084 -4.305119 -0.313941 -0.279829 0.702866 2.712315 -2.436798 -0.457212
wb_dma_ch_sel/reg_valid_sel 1.079374 3.143611 3.305484 2.879418 -0.591925 -4.219078 0.178190 -1.070152 -1.894287 0.788759 -0.886591 0.584141 -3.652774 -0.063623 -2.492959 -2.627368 -0.979414 2.180950 -1.101973 1.798041
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.590222 2.554401 0.208532 -1.463331 -0.020029 1.077950 -1.874016 -1.481397 -0.904810 -2.447104 -2.512711 2.389436 -1.641740 -0.609044 -0.343926 0.227261 0.911345 1.930097 -2.821192 0.980948
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.338641 0.935708 -0.922881 -2.115667 0.747991 -0.802277 -0.506750 -1.196370 -1.794989 -3.764179 1.211927 1.816898 -1.055159 0.732286 -0.631038 -0.401418 1.593815 3.597942 -2.296929 -0.155487
wb_dma_wb_mast/always_4/stmt_1 -0.271375 2.162771 -0.523020 -0.817475 -2.105738 -1.130865 -0.489480 -2.494817 0.000382 -1.154410 -0.148128 -1.334911 -0.875548 0.773800 0.661335 -0.026187 0.123741 -0.507151 -0.081911 -0.290606
wb_dma_ch_sel/assign_375_gnt_p0 2.837997 -3.769889 -1.710623 0.758534 -2.096718 0.089613 -1.061605 4.503307 -2.072593 0.529323 -0.130743 2.522679 6.051462 -1.771178 1.406426 -4.544716 1.348500 0.039432 -0.550689 -3.304408
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.247081 2.229672 -0.562690 -0.820530 -2.190189 -1.100084 -0.568292 -2.604589 0.005363 -1.238041 -0.104897 -1.332684 -0.981589 0.752311 0.666982 -0.059175 0.121366 -0.518955 -0.071426 -0.282596
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.443013 -0.440083 0.206517 0.955489 -2.252121 1.584154 0.266186 2.661986 -4.044697 1.977980 -2.771117 -1.115795 1.679806 -6.804956 -0.256334 0.094051 0.076480 0.298691 0.015113 -0.083196
wb_dma/inst_u2 0.313021 1.777027 2.826574 -1.621765 -1.142697 -3.136221 0.493633 1.335589 0.937985 -0.101087 -1.420812 -0.336967 2.910004 1.025908 -1.396093 -0.649450 1.016153 1.071441 0.484327 -1.811139
wb_dma/inst_u1 -0.789822 2.471145 1.360510 -2.876876 -0.134617 -4.442545 0.834870 0.831987 0.208483 1.460272 -1.539136 -0.828325 3.489276 1.765170 -1.822266 -0.844349 1.641008 0.658051 -1.113013 -2.370724
wb_dma/inst_u0 -0.328535 3.518929 0.489936 -3.939235 -0.342147 -6.029018 1.888928 1.201520 -0.886859 1.682496 -0.449237 -0.650193 3.542150 2.564847 -0.443266 -0.593351 2.995758 0.550039 -1.185371 -2.092871
wb_dma/inst_u4 -0.248283 -0.613936 -3.007092 -3.932778 -1.411451 -4.958646 0.420246 -0.430201 -2.916151 1.104557 -0.021607 -1.139838 1.132768 -0.208526 -0.121611 -2.220972 0.349142 0.417754 -1.739392 -0.947282
wb_dma_ch_rf/assign_2_ch_adr1 1.309698 -0.598741 0.842690 1.243580 -3.024605 -3.082839 3.932976 -0.766131 -2.384808 0.130237 4.131055 -0.185783 0.318705 2.530193 1.323700 0.275749 2.986409 2.098822 -2.941086 -0.381867
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.084352 -3.417326 -0.522429 -0.992064 -0.835919 0.839008 -1.817964 -0.379126 0.392649 1.334380 0.499988 3.051836 0.148978 1.265610 2.383286 -1.685427 0.083637 -0.647792 -0.118173 -0.916592
wb_dma_ch_sel/always_40/case_1/stmt_1 1.182349 -3.135630 0.210294 0.946591 -0.162250 2.223727 -0.442160 -0.166621 0.623483 -1.255631 2.506791 3.522274 0.328877 1.563605 1.178573 -1.050697 0.824448 1.244632 -0.774861 -0.750740
wb_dma_ch_sel/always_40/case_1/stmt_2 0.776002 -3.080956 0.486299 0.178819 0.265024 2.521113 -1.290528 0.019090 0.472467 -0.527927 -0.046825 3.174747 -0.776046 0.608509 0.632882 -1.884060 -0.928582 -0.220902 -0.102472 0.921013
wb_dma_ch_sel/always_40/case_1/stmt_3 0.975028 -0.783139 1.483438 -0.729716 -1.004436 0.361575 0.135458 -0.009606 -0.017429 0.811051 -0.600342 1.484902 0.329248 1.280638 0.828398 -1.249055 -1.021384 -1.016350 0.793691 1.194675
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.057600 -2.921983 0.224802 -1.718797 0.439099 1.939419 -0.339626 -0.188256 2.711118 -1.307857 -0.663027 3.635803 1.120199 2.391613 -0.385910 -2.546145 -0.370157 -1.679896 -0.622834 0.331094
wb_dma_pri_enc_sub 0.554513 -0.720531 0.011454 -0.756475 -1.964636 1.160585 -1.696509 -2.518049 0.487065 -1.618486 -0.207161 1.751368 -1.587746 1.497819 1.313312 -1.947523 -0.762551 -0.760728 -0.126068 0.575296
wb_dma_ch_rf/reg_ch_am1_r 0.487797 1.918130 -1.607005 2.422903 -0.133715 -2.168267 -0.497106 1.944041 0.167492 -0.521189 -0.398133 -0.582105 -0.003524 2.471064 0.860115 -2.332734 -0.309798 -1.021435 -1.731310 -0.301738
wb_dma_de/assign_72_dma_err -0.625561 -0.806787 0.803056 0.382630 -2.260360 3.196842 -2.989844 -0.058903 -0.139823 -0.049855 -3.594977 2.862183 -1.316994 -2.556273 1.370369 -1.631635 -1.081381 -0.875548 -0.309509 0.675273
wb_dma_de/reg_ptr_adr_low -0.922689 -3.221453 2.077359 -1.693153 -0.120218 -2.520472 0.821149 2.796573 0.209695 1.327283 0.390742 -0.637997 -1.783345 0.118985 -1.125585 -0.519524 -0.956721 2.198406 0.353847 -2.159736
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.076989 -3.141369 -0.400827 -1.015006 -0.829327 0.779537 -1.768880 -0.392840 0.254359 1.228648 0.381591 2.980233 0.056036 1.180744 2.203421 -1.646198 0.066166 -0.557367 -0.139867 -0.719908
wb_dma_de/reg_state 0.379825 2.263679 3.262153 -0.853118 -0.975259 -2.422200 1.278080 1.117827 1.927166 -2.220018 -1.894793 0.359365 2.913916 -0.235250 -3.027086 -0.790814 1.304605 1.217423 0.384279 -1.181795
wb_dma_ch_rf/always_26/if_1 0.573068 2.496851 0.448456 1.751689 -0.459269 -3.995524 1.153070 0.476994 -0.686293 0.068561 -1.958916 0.046173 -1.001745 2.567017 -1.134220 -4.072119 0.146668 -1.183489 -3.466728 1.511460
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.343388 5.386229 -1.380389 -3.211141 1.988557 -0.122303 -1.471189 1.287836 3.057806 -7.522557 -2.591513 2.462059 1.560252 2.522715 -1.227502 0.502039 -0.005392 0.687485 -1.068465 0.892843
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 3.190009 -3.891641 2.212075 0.874259 1.324533 -0.337265 -0.219481 0.439984 -0.939297 2.246172 -0.093616 2.632456 -1.608940 0.757442 -0.236313 -4.271495 -1.864549 -1.046783 1.614266 2.669891
wb_dma_ch_sel/assign_113_valid -1.521352 -0.513559 1.871696 0.790242 2.126546 2.355440 -1.253132 1.251982 0.660073 1.406033 -3.310169 3.057651 -0.420055 -1.340650 -0.704451 0.113502 -0.142186 0.208217 -1.307935 1.528286
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.105588 -1.179472 1.207637 1.579615 0.011947 0.466640 -0.061497 0.294726 1.426498 2.720056 -1.063613 -0.393358 0.205648 -0.283078 0.273985 -0.273775 -1.033720 -2.190509 1.455796 0.355705
wb_dma_inc30r/always_1 3.800674 2.957727 -1.538322 3.711737 0.381983 1.906506 -0.710022 5.322917 -3.572644 0.107629 1.924787 -1.893898 3.695662 1.145389 2.411343 -0.168079 0.055287 1.637972 -0.171514 -1.454756
wb_dma_de/always_23/block_1/case_1/cond 0.250287 2.495320 3.302052 -1.240499 -0.804880 -2.551303 1.409593 1.254108 1.840488 -2.189809 -1.942037 0.362971 2.944548 -0.343378 -3.159796 -0.567258 1.338486 1.315516 0.483485 -1.208037
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.770871 0.963276 -1.384610 -0.004632 0.956037 1.234940 0.180530 1.140452 -4.071797 -1.567490 -1.086367 -0.400905 0.463913 -5.297634 -2.000031 1.448675 2.158774 3.565537 -3.106557 -0.189249
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -1.355538 0.393466 0.775471 -0.643797 2.000465 2.234537 -1.291602 0.969053 -0.838328 -1.207688 -2.410494 3.596975 -0.702788 -1.393178 -0.938186 0.344461 0.781926 2.325425 -2.675051 1.314793
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.797210 -3.035405 0.484099 0.126229 0.245641 2.403461 -1.247944 0.039032 0.515039 -0.518648 -0.058135 3.123414 -0.724417 0.732248 0.638117 -1.950083 -0.930980 -0.258932 -0.107490 0.858482
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.258119 1.955663 -1.628492 -3.063241 3.657186 -5.313390 0.223269 1.694269 -0.369912 -1.509469 0.723457 -1.014124 0.631514 3.066399 -1.989863 -0.770086 1.153535 2.382184 -1.419413 -1.448466
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.941993 -3.710649 -0.585466 0.798225 -3.498592 2.126111 -0.617787 1.729010 -3.249033 2.406501 0.406584 2.030139 2.758351 -4.297906 2.614506 -0.710691 1.724742 0.814427 -0.566346 -2.353637
wb_dma_ch_sel/assign_148_req_p0 -1.275741 -1.206485 2.535445 1.467975 0.234574 1.428261 0.488689 1.166055 -0.976201 2.260874 -2.483801 2.111826 -0.476948 -2.487353 -0.871314 0.167920 0.392049 0.793435 -2.202722 1.258020
wb_dma/wire_ndr -1.138086 -1.284696 -1.116070 0.400384 0.729018 3.748801 -2.599247 2.271320 -1.557008 -2.289193 -2.023616 3.467964 -0.882710 -4.281143 -0.281003 -0.234907 0.670879 2.675195 -2.393828 -0.441514
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.782108 -3.190779 0.507385 0.178243 0.292784 2.586865 -1.313909 0.019036 0.478160 -0.568362 -0.084108 3.235417 -0.833391 0.622703 0.632674 -1.959273 -0.912800 -0.228111 -0.137939 0.935126
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.551270 -0.780598 -0.076766 -0.722643 -1.992702 1.244553 -1.747334 -2.654590 0.550767 -1.757331 -0.122407 1.756707 -1.749934 1.497953 1.296880 -1.967574 -0.754826 -0.788883 -0.176268 0.593391
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.047557 -2.890473 0.366160 -1.611677 0.416433 1.997959 -0.297705 -0.086297 2.550853 -1.164176 -0.716588 3.521499 1.062289 2.215812 -0.365106 -2.413548 -0.431185 -1.643243 -0.545575 0.420833
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.540653 -3.505793 -0.624530 -0.155602 -1.255093 0.812150 -1.091401 -0.537681 0.399366 0.501695 2.864028 3.553923 1.090276 1.978690 2.842581 -0.937381 1.689127 0.873210 -0.731912 -2.302798
wb_dma_rf/input_dma_done_all 0.128794 -0.613188 -0.097090 -2.435216 3.409755 0.029189 -0.544390 1.555152 -2.237877 -1.835025 -1.338076 2.463649 -1.103233 -1.074922 -2.146066 -1.068239 -0.041980 2.818216 -1.680778 1.782717
wb_dma_de/assign_66_dma_done 0.889519 2.251753 1.265051 1.153722 1.949552 -0.974740 -1.570522 0.416737 0.427858 -1.200604 -3.202061 2.085745 -1.369835 2.195228 -1.498685 -3.944212 -0.647619 -0.394684 -1.967570 2.213620
wb_dma/wire_ch4_csr -0.543068 1.412352 0.132332 -3.477702 0.281979 -4.220747 1.143002 3.154138 -1.367869 1.700412 -0.449865 -0.864931 2.496833 2.956258 -0.166118 -0.726566 0.108267 1.211556 -1.510248 -1.964179
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.267346 2.204755 -0.545263 -0.850810 -2.228094 -1.100656 -0.545523 -2.649749 -0.007056 -1.260900 -0.100450 -1.358475 -0.973474 0.784546 0.688682 -0.053310 0.105908 -0.508912 -0.054961 -0.290377
wb_dma_ch_sel/input_ch3_csr -0.069083 2.112866 0.826933 -3.306067 1.212023 -2.949791 1.894551 3.972586 -2.211146 2.228321 -1.608082 -2.643445 1.196989 2.732098 -1.311488 -0.920581 -2.028336 0.224377 -1.076465 0.180752
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.136596 -3.463496 -0.438664 -0.900293 -0.844173 1.009978 -1.833213 -0.427282 0.368584 1.216688 0.458923 3.149230 -0.017320 1.201041 2.301874 -1.751285 -0.016332 -0.620506 -0.111817 -0.774136
wb_dma_de/wire_adr1_cnt_next 2.592680 0.982405 -1.864790 3.358133 0.071461 1.429307 -1.170249 2.186887 -1.653117 -2.188113 1.736756 -0.769997 1.979565 -0.370761 0.922565 -0.804102 0.703020 1.546765 -0.345969 -1.520239
wb_dma/wire_de_adr0 -1.463803 2.875824 1.077617 -1.632797 -0.688322 -1.479664 -1.422858 3.105867 1.607254 4.224768 -3.315616 0.457421 4.317908 1.287799 2.933629 1.568073 0.004981 -2.220176 1.715725 -1.451017
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.560633 -0.777448 -0.078836 -0.751611 -1.962677 1.252081 -1.792150 -2.622837 0.499213 -1.804448 -0.147703 1.793921 -1.700495 1.500400 1.294356 -1.983631 -0.784457 -0.762491 -0.201282 0.574957
wb_dma_de/reg_adr0_cnt -0.788923 4.032706 0.995771 1.116651 -0.156583 -1.238737 -2.570323 4.441722 1.670614 3.305712 -3.794834 0.392725 3.550883 2.190878 3.066314 0.306838 -0.620705 -2.004994 0.849738 -1.207701
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.509404 -0.706344 -0.068931 -0.753674 -1.969380 1.157724 -1.779373 -2.618228 0.477540 -1.749365 -0.171527 1.729291 -1.740816 1.464455 1.284183 -1.958479 -0.746782 -0.762193 -0.198251 0.577392
wb_dma/wire_am0 -0.805579 0.280326 0.746492 -1.631325 0.507735 1.890985 -0.612448 1.096472 0.394528 -1.372457 -2.010286 -2.109568 0.177385 0.067297 -0.510898 1.534312 -2.174053 -0.511702 0.695828 0.945445
wb_dma/wire_am1 0.843223 1.125467 -0.166942 3.332944 0.693526 0.721514 -1.540224 1.993297 0.092335 -0.752288 -0.555239 -0.048094 -0.430797 0.756580 0.430589 -1.231792 -0.773550 0.198075 -0.748562 0.063382
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.258084 -1.245847 2.661135 1.500026 0.304768 1.560803 0.553937 0.983190 -0.953834 2.282133 -2.524639 2.184645 -0.624534 -2.487143 -0.965605 0.197034 0.333340 0.803631 -2.211826 1.486737
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.268055 -1.236773 2.644077 1.483384 0.262943 1.489324 0.527043 1.101650 -0.958563 2.300633 -2.598752 2.154390 -0.553658 -2.558382 -0.959001 0.174775 0.337026 0.768195 -2.203388 1.379281
wb_dma_ch_rf/always_22/if_1/if_1 -0.832473 0.300631 0.719153 -1.709112 0.490135 1.795638 -0.646521 1.058584 0.314501 -1.425152 -1.986120 -2.057890 0.148135 0.057376 -0.597863 1.468607 -2.156781 -0.458230 0.673177 0.932302
wb_dma_de/assign_69_de_adr0 -1.567046 2.895653 1.185833 -1.706327 -0.738561 -1.494627 -1.423943 3.014543 1.668744 4.262757 -3.351342 0.530263 4.242909 1.247037 2.930595 1.634269 0.004911 -2.245089 1.782855 -1.440741
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.059801 -0.157135 0.964822 1.089037 -0.332305 2.090900 -1.242569 2.496646 -0.659305 1.709735 -3.519804 1.272917 0.322202 -4.027386 0.093822 0.174494 -0.388547 -0.201212 -0.104596 0.230191
wb_dma_de/wire_mast0_go -0.259941 2.153211 -0.541091 -0.823739 -2.216742 -1.075295 -0.566529 -2.711855 0.004773 -1.258509 -0.133949 -1.325343 -1.063163 0.787546 0.664425 -0.088895 0.067558 -0.540223 -0.067271 -0.247694
wb_dma_wb_slv/input_slv_din -0.291257 3.299119 -0.708372 -1.307305 -0.641191 -2.337741 -0.165188 -1.103431 0.059599 0.337149 0.590500 -2.932993 2.297373 -3.662426 -0.194870 2.423793 3.585695 0.438021 2.573222 -3.882049
wb_dma_de/always_3/if_1/if_1 2.672241 0.510738 -1.053560 4.067943 -1.675128 0.592421 0.550148 1.797465 -3.094316 -1.223443 2.322262 -1.730508 1.683038 -1.532763 0.671794 -0.603004 1.146873 1.983740 -1.232549 -1.525766
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.084855 -3.155817 -0.388443 -1.021263 -0.830600 0.759329 -1.683042 -0.408698 0.306500 1.272207 0.468536 2.990356 0.082383 1.224726 2.235737 -1.651337 0.101382 -0.605506 -0.101023 -0.768775
wb_dma_ch_sel/always_47/case_1 0.868007 1.129529 -0.178569 3.357966 0.669284 0.783249 -1.577060 1.884170 0.110006 -0.824599 -0.604293 0.013593 -0.524119 0.776755 0.412926 -1.289248 -0.822735 0.193227 -0.797670 0.098453
wb_dma_ch_sel/assign_152_req_p0 -1.345079 -1.156901 2.441581 1.487097 0.262199 1.356735 0.482434 1.055635 -0.825750 2.214620 -2.375907 2.067784 -0.562934 -2.371318 -0.865689 0.220150 0.419398 0.746245 -2.140695 1.180547
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 3.102695 -3.863660 2.214589 0.897515 1.307019 -0.259621 -0.211679 0.451649 -0.840161 2.304713 -0.180684 2.649431 -1.558409 0.784697 -0.176385 -4.221986 -1.898674 -1.117918 1.648993 2.626446
wb_dma_de/reg_de_adr0_we -0.112998 -1.160915 1.145419 1.586659 0.056097 0.533359 -0.106772 0.324483 1.390306 2.615284 -1.009022 -0.412915 0.213647 -0.320493 0.284481 -0.205799 -0.961375 -2.095362 1.390724 0.322921
wb_dma_ch_sel/assign_114_valid -1.489799 -0.664608 1.768245 0.752108 2.156778 2.653691 -1.456070 1.367020 0.513163 1.141957 -3.372113 3.348015 -0.507726 -1.562531 -0.712626 0.014447 -0.112472 0.412452 -1.442936 1.551789
wb_dma_ch_rf/assign_4_ch_am1 0.473458 1.976649 -1.567113 2.520910 -0.012010 -2.145945 -0.574047 2.023759 0.190262 -0.531070 -0.430909 -0.627136 0.006238 2.457291 0.803788 -2.263200 -0.335148 -0.974655 -1.702656 -0.369174
wb_dma_de/wire_dma_done_all 0.165370 -0.689821 -0.133573 -2.356262 3.308439 0.124399 -0.666780 1.523662 -2.184805 -1.858701 -1.322931 2.570417 -1.162056 -1.014592 -2.041286 -1.150482 -0.088843 2.753932 -1.728153 1.764680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.377343 -0.291339 0.125074 0.813418 -2.188964 1.235326 0.201130 2.593254 -3.783865 1.938810 -2.655303 -1.119741 1.764190 -6.339896 -0.197110 -0.056000 0.187723 0.197815 -0.012537 -0.324994
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.103384 3.117704 3.355091 2.973324 -0.570031 -4.138636 0.134913 -1.137001 -1.808251 0.800964 -0.890692 0.755809 -3.621988 -0.025020 -2.469715 -2.649579 -0.826355 2.180829 -1.183218 1.805624
wb_dma_wb_slv/input_wb_data_i 1.347322 1.832261 5.888038 -4.980542 -3.208005 -3.360840 6.181117 1.506898 -3.651873 5.621815 -0.331828 0.635947 2.143153 -1.009706 0.388492 2.513520 -0.520718 0.578996 3.732865 3.394021
wb_dma_de/input_nd -1.133804 -1.342944 -1.177825 0.418118 0.803330 3.767518 -2.696392 2.270486 -1.500147 -2.384131 -1.965597 3.558450 -0.949924 -4.184095 -0.272781 -0.334117 0.676951 2.702790 -2.415879 -0.467633
wb_dma_ch_sel/assign_126_ch_sel 0.649266 4.486570 0.559272 0.477893 -0.651799 -1.574027 -0.604201 -0.188162 0.067283 0.757272 -2.506599 0.296873 5.227467 1.124649 0.877326 -0.652177 4.202486 -0.898454 -1.972273 -1.268345
wb_dma/wire_mast1_err -0.563121 -0.698941 0.898127 0.253570 -2.374188 2.991181 -2.848546 -0.133628 -0.167282 0.094841 -3.605589 2.836339 -1.124819 -2.417075 1.403362 -1.597647 -1.051117 -0.981793 -0.226582 0.684590
wb_dma_de/wire_ptr_valid 0.390322 -3.129851 0.068592 -0.788901 -0.071366 1.909867 0.447390 -0.357431 2.802240 -1.936727 1.819085 4.044906 2.235157 3.243096 0.289203 -1.648945 1.261427 -0.289393 -1.130211 -1.190318
wb_dma/wire_ch_sel -0.093627 -1.040172 0.971568 -1.489014 2.816667 -2.093990 1.007320 -3.017122 3.962827 0.818241 -2.085912 1.051271 3.364454 2.515431 -2.612493 -2.710531 3.553074 -3.437998 -0.950415 0.200400
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.523498 -3.398782 -0.723289 -0.142584 -1.264307 0.724630 -1.081073 -0.593641 0.349861 0.415643 2.837529 3.451049 0.979791 1.925948 2.813334 -0.914613 1.709074 0.883973 -0.805041 -2.282876
wb_dma_de/always_12/stmt_1/expr_1 -1.559069 2.505690 0.175901 -1.544156 -0.024134 1.019397 -1.778326 -1.523615 -0.831032 -2.495222 -2.420700 2.319269 -1.619283 -0.510790 -0.331567 0.241527 0.860574 1.870502 -2.769806 1.005950
wb_dma/wire_dma_req 2.206111 -3.706961 2.042266 -0.680078 1.422769 -0.473646 0.620114 0.340051 1.388866 1.637978 -0.856860 3.203342 0.426959 2.323481 -1.064086 -4.693230 -1.253106 -2.542327 1.130168 2.008055
wb_dma_ch_sel/assign_136_req_p0 -1.357426 -1.113251 2.489332 1.488082 0.347674 1.440583 0.486185 1.060435 -0.813918 2.190744 -2.434135 2.007930 -0.549778 -2.389144 -0.909917 0.267224 0.385357 0.790691 -2.209762 1.227216
wb_dma_ch_rf/assign_5_sw_pointer 0.496544 2.376421 0.255254 1.519293 -0.468895 -4.047380 1.015516 0.302148 -0.650593 -0.157354 -1.876205 0.225131 -0.994273 2.617323 -1.136502 -4.162676 0.221755 -1.161057 -3.544545 1.363002
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.261711 -4.039068 -0.327526 -1.585406 1.575143 0.285638 -0.504486 0.654021 -0.965108 -1.062249 0.947080 1.964818 -1.173310 0.853251 -0.543482 -3.312027 -1.787543 0.217649 0.882607 1.391839
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.562314 2.062019 -1.585978 2.429941 -0.094226 -2.255701 -0.493406 2.021901 0.148559 -0.526555 -0.382863 -0.655828 -0.015844 2.518159 0.873796 -2.287924 -0.354581 -0.995996 -1.676239 -0.299815
wb_dma_ch_sel/assign_97_valid/expr_1 0.594039 1.513405 4.845181 1.703150 0.904705 0.809347 0.088549 8.441017 -3.237574 4.131895 -3.341053 -0.088478 0.114782 -0.993640 0.482610 0.828828 -2.299593 2.844182 -0.234670 0.753147
wb_dma_de/always_9/stmt_1 -0.594039 2.235085 -0.603734 -2.584531 3.203174 -2.181101 0.554696 1.553395 -2.779324 -1.466715 -1.326952 -0.453288 -0.529885 -1.838745 -2.751238 0.678235 0.716341 3.103123 -1.627597 0.972015
wb_dma_de/input_pause_req -2.465272 3.059651 2.016908 -1.774131 -1.115989 -2.445495 -0.332892 -4.456468 3.852830 -0.134354 -3.706780 2.037834 1.896990 0.907949 -2.445975 -1.326517 3.411536 -1.716911 -1.828870 -0.985368
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 3.056194 -3.641063 2.264135 0.954714 1.161894 -0.341291 -0.285276 0.399463 -0.828914 2.311067 -0.234731 2.687890 -1.481993 0.762797 -0.120359 -4.197749 -1.722134 -1.086732 1.558598 2.578416
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.382966 -4.020009 -0.573106 -3.250521 1.781537 -0.020060 0.246485 0.378853 1.190387 -1.812827 0.264792 2.544413 0.542018 2.381352 -1.505256 -3.865615 -1.219832 -1.166458 0.350252 0.857504
wb_dma_de/wire_dma_busy -1.257088 1.477474 0.161035 0.670018 2.019172 -1.140427 -0.496146 -3.257332 1.930757 -0.674983 -1.345227 1.263500 2.086375 0.539722 -1.561237 -0.200854 5.788448 0.275809 -3.655924 -1.210207
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.336552 -4.243660 -0.325936 -1.661741 1.625973 0.295708 -0.557284 0.614729 -0.903448 -1.147918 0.994317 2.100397 -1.223743 0.957360 -0.590771 -3.438839 -1.860592 0.214740 0.900624 1.433178
wb_dma_ch_pri_enc/always_2/if_1 0.526320 -0.707904 -0.028438 -0.734379 -2.009060 1.184979 -1.721348 -2.601791 0.476805 -1.676420 -0.150000 1.697094 -1.679288 1.517549 1.313639 -1.891486 -0.767488 -0.762704 -0.150747 0.596574
wb_dma_de/always_6/if_1/stmt_1 0.744201 0.591948 -0.080558 0.405862 3.350406 -0.880639 0.211839 0.969371 -3.281077 -2.384181 1.486838 2.982820 -1.059288 -1.418778 -1.992077 -0.116086 3.153756 5.686996 -3.477582 0.138291
wb_dma_ch_rf/input_de_txsz_we -0.254752 -0.643852 -0.314918 -0.656686 4.260372 1.451229 0.760515 -0.781107 -2.534166 -1.720708 -0.492483 0.123845 -2.867111 -3.657513 -3.601075 1.200630 -0.110512 2.627063 -1.238067 3.285658
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.258394 2.182004 -0.553366 -0.839718 -2.173354 -1.140810 -0.536494 -2.646769 0.029969 -1.218032 -0.127794 -1.340460 -1.011475 0.760348 0.662707 -0.078904 0.081722 -0.552423 -0.050963 -0.282231
wb_dma_wb_if/input_wb_addr_i 1.151588 5.263868 1.129529 -3.648390 -2.923029 -5.475777 4.168623 -1.500214 -2.667372 2.026919 -0.798135 -0.490891 3.590381 0.770137 -0.257628 -0.163698 2.172731 -1.335335 0.129319 0.591552
wb_dma_ch_sel/always_7/stmt_1 2.244557 -4.082120 -0.395494 -1.553031 1.552359 0.327018 -0.578821 0.562960 -0.879778 -1.154736 0.961254 2.014619 -1.250162 0.898407 -0.542965 -3.353281 -1.769968 0.242893 0.855611 1.349451
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.150763 1.368755 3.310774 -0.570396 -1.588092 -3.484830 -2.343046 2.313991 1.143201 0.752059 -1.119154 -0.133309 2.202529 -0.097639 -1.535402 -1.485021 0.560371 2.739552 1.344249 -5.207820
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.296479 -2.144532 -1.613507 -6.331483 -1.043639 1.754043 -0.397834 -0.172952 -1.297619 -5.606269 -1.747897 2.335458 0.176379 -0.448842 -1.295375 -3.463253 -2.336717 -0.625616 0.314274 2.180679
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.433829 -0.466594 0.035041 0.958026 -2.154273 1.423455 0.193197 2.653545 -3.819874 1.952164 -2.532703 -1.227399 1.808305 -6.485772 -0.131503 0.034128 0.092051 0.149377 0.099740 -0.286932
wb_dma_ch_rf/always_4/if_1/block_1 -1.180628 0.833891 -0.915530 -3.199040 2.237566 -3.472883 0.685451 -0.328891 1.326397 0.286982 2.011243 1.327731 0.950496 3.741361 -1.192290 0.123245 0.374373 1.571609 -0.593525 -1.487161
wb_dma_de/reg_dma_abort_r -0.585967 -0.758481 0.797565 0.268892 -2.279936 3.093739 -2.942654 -0.098662 -0.165971 -0.086390 -3.527481 2.954697 -1.224735 -2.382408 1.370799 -1.661551 -1.008421 -0.844922 -0.320734 0.643108
wb_dma_ch_sel/input_ch2_txsz 2.335190 -4.056784 -0.304507 -1.687424 1.563890 0.202549 -0.454747 0.622661 -0.986272 -1.085966 1.004165 1.946516 -1.149725 0.962966 -0.593919 -3.346741 -1.850691 0.213454 0.935361 1.429866
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.270513 2.221490 -0.510526 -0.875843 -2.170351 -1.201679 -0.484823 -2.542452 0.017795 -1.161875 -0.102395 -1.390347 -0.894799 0.802040 0.645345 -0.007817 0.128286 -0.529464 -0.045796 -0.342511
wb_dma_ch_sel/input_ch5_csr -0.554410 1.370671 0.030073 -3.533068 0.387860 -3.686721 0.926249 3.246250 -1.339076 1.365549 -0.579572 -1.133999 2.377576 2.923858 -0.155379 -0.559198 -0.298209 1.081199 -1.367896 -1.766601
wb_dma_ch_sel/assign_150_req_p0 -1.236839 -1.219197 2.536637 1.442859 0.228419 1.320309 0.545573 1.159876 -0.966742 2.259903 -2.444356 2.080265 -0.448008 -2.441670 -0.923872 0.166984 0.433917 0.841596 -2.222525 1.213084
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.258641 2.184464 -0.577691 -0.816345 -2.236387 -1.149874 -0.556807 -2.738375 0.032849 -1.295260 -0.092170 -1.396385 -1.045579 0.823211 0.703551 -0.041983 0.104453 -0.578489 -0.036705 -0.282046
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.096171 -1.161174 1.167075 1.577644 0.044313 0.466219 -0.079591 0.318262 1.420192 2.693495 -1.027737 -0.418866 0.204657 -0.280532 0.282024 -0.303250 -0.998739 -2.187478 1.420935 0.313358
wb_dma_ch_sel/assign_155_req_p0 -1.362394 -1.096208 2.513069 1.469006 0.255345 1.253240 0.523915 1.034244 -0.763771 2.255389 -2.479731 2.045251 -0.496387 -2.388568 -0.926122 0.215271 0.446182 0.729581 -2.189851 1.203086
wb_dma_ch_sel/always_43/case_1/stmt_4 0.826539 -3.086357 0.504274 0.109797 0.263077 2.443634 -1.247659 0.043946 0.492194 -0.545510 -0.051106 3.184617 -0.770840 0.694253 0.623648 -1.981928 -0.924520 -0.235540 -0.137911 0.874019
wb_dma_ch_sel/always_43/case_1/stmt_3 2.253770 -4.060007 -0.349161 -1.650290 1.544782 0.281292 -0.499009 0.570155 -0.867986 -1.109802 0.979454 2.031251 -1.158127 0.972745 -0.519183 -3.322407 -1.756038 0.212016 0.897640 1.345194
wb_dma_ch_sel/always_43/case_1/stmt_2 2.131057 0.439052 -0.024332 -3.246707 -1.863581 -2.812771 0.219719 -2.088688 -1.399789 -1.112792 0.312209 -1.087962 -1.153424 2.178919 0.328033 -2.675666 -1.761735 -1.033907 1.625379 1.309711
wb_dma_ch_sel/always_43/case_1/stmt_1 1.185480 0.597523 1.542695 -1.221190 2.960182 -0.887394 -0.191177 0.953772 -3.501600 -0.789460 -1.533289 3.601072 -1.794335 -1.020692 -2.003353 -1.891331 0.754502 3.379907 -2.240374 2.858796
wb_dma_de/always_19/stmt_1/expr_1 1.392843 0.461521 -1.629755 3.831154 0.282704 -1.075982 -2.812454 1.517154 1.319289 0.041417 -1.772934 -0.689703 2.300146 -1.206527 0.244063 -2.963055 0.284042 -1.858136 1.050861 -1.759205
wb_dma_ch_rf/wire_ch_err_we -0.549857 -0.916557 0.855514 0.294687 -2.252487 3.091939 -2.936924 0.025258 -0.052262 0.030481 -3.497917 2.969806 -1.133169 -2.253900 1.426455 -1.743028 -1.069775 -0.981547 -0.275611 0.589657
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.422808 1.752423 0.354601 0.187223 -0.751663 -1.678509 0.010234 -2.877318 1.251422 0.256835 -1.709798 0.405222 2.928132 -0.198097 -0.424836 -0.789915 4.815403 -1.123302 -2.005194 -1.383472
wb_dma_rf/wire_ch1_adr1 0.490116 -0.279761 -0.316158 0.861188 -0.465740 -0.101938 0.741813 -0.201718 0.148955 -0.867687 2.654386 0.588806 1.067858 0.959193 0.666225 0.735013 1.759538 1.565436 -0.709432 -1.676229
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.233465 0.241638 4.097539 -4.346265 -1.666809 2.233792 2.656955 4.386087 0.815117 -0.846536 -2.191605 1.208856 1.659552 0.394797 -0.613822 2.985147 -1.821699 1.657115 -0.342652 0.121855
assert_wb_dma_wb_if/input_pt_sel_i -0.773126 1.224582 -1.917214 -3.228374 0.345609 -4.718514 -0.568023 1.184734 -0.873616 1.737593 0.592592 -1.042508 1.919586 2.989818 0.896854 -0.710445 0.771026 1.093405 -1.519604 -1.586927
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.318336 0.001847 -0.663999 0.440012 -0.435255 2.783931 -1.652149 2.977463 -2.598452 1.034934 -3.543097 -0.116631 1.855718 -5.945439 0.049799 -0.082873 -0.457366 -0.248873 0.956653 0.067452
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.271669 2.329504 -0.568550 -0.892779 -2.292795 -1.221793 -0.539284 -2.674354 0.030058 -1.228800 -0.100437 -1.412206 -0.966907 0.842595 0.680964 -0.017752 0.152072 -0.563475 -0.049421 -0.321614
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.790237 -2.968615 0.554385 0.092095 0.199235 2.310077 -1.199528 0.083574 0.449586 -0.437628 -0.089143 3.101049 -0.665949 0.692334 0.621318 -1.914043 -0.919652 -0.235365 -0.084847 0.865859
wb_dma_rf/input_paused -0.557115 1.464126 1.361327 -0.427282 -0.292928 -2.774377 0.610468 -1.285711 1.073838 0.249984 0.786002 0.241862 -1.074809 0.587641 -1.937975 0.021548 -0.718990 1.025829 1.000987 -0.361167
wb_dma/wire_mast0_adr -0.932202 -3.641786 2.952733 -0.995321 -1.889612 -3.505469 2.454029 2.732448 -1.222084 2.326910 0.914263 -1.536694 -1.890991 -0.981667 -1.400949 -0.308966 -0.472830 2.800730 -0.582978 -2.440022
wb_dma_ch_pri_enc/inst_u8 0.582292 -0.725627 -0.000291 -0.798938 -2.027123 1.159022 -1.700423 -2.601446 0.478450 -1.679908 -0.186829 1.775331 -1.645352 1.557791 1.315146 -1.979809 -0.801021 -0.810035 -0.142376 0.606483
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.362785 -1.170854 2.575644 1.529139 0.316005 1.448196 0.436282 1.093860 -0.816225 2.287647 -2.529867 2.101332 -0.600101 -2.437594 -0.905675 0.232127 0.382867 0.746554 -2.221690 1.320870
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.491927 2.704041 0.696654 0.092762 2.101088 -0.003921 1.230416 -1.550101 -0.548407 0.141853 -0.987255 -0.780724 -0.871998 -1.203106 -1.899952 2.599800 1.046543 0.977835 -1.391611 1.941367
wb_dma_ch_arb/always_2/block_1 2.624027 -1.942103 -2.087760 0.359789 -3.980154 -0.307037 -1.574955 2.279508 -2.398600 -0.591578 -0.336915 1.325509 4.918257 -1.529990 1.908259 -4.413400 1.319892 -0.157403 -0.788232 -3.395732
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.082305 -0.464831 -0.050031 -2.466038 3.411344 0.050300 -0.630375 1.569596 -2.234722 -1.868408 -1.436492 2.599395 -1.139591 -1.032347 -2.140535 -1.065135 -0.063089 2.863558 -1.768477 1.796572
wb_dma_ch_sel/always_40/case_1/cond 0.417478 -3.164931 0.028571 -0.772771 -0.020482 1.880786 0.478324 -0.325294 2.809933 -1.944511 1.909040 4.093590 2.210721 3.224703 0.252548 -1.732161 1.331703 -0.223214 -1.249557 -1.224475
wb_dma_ch_rf/assign_22_ch_err_we -0.599721 -0.850412 0.817937 0.350354 -2.339602 3.157300 -2.980610 -0.098746 -0.063656 -0.054328 -3.488857 2.852001 -1.253114 -2.384901 1.429138 -1.628644 -1.069697 -0.951805 -0.254122 0.604280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.488607 -0.470251 0.011870 0.958260 -2.242539 1.613853 0.207747 2.553049 -3.951001 1.852824 -2.588477 -1.193302 1.720721 -6.669961 -0.151694 0.061334 0.090912 0.205985 0.083563 -0.158440
wb_dma_ch_rf/wire_pointer -0.939742 -1.943746 -0.967087 -3.523695 2.337684 -1.437854 0.868131 -0.733441 3.791014 -1.553528 3.540942 4.478950 2.704729 5.976578 -1.156030 -1.160790 1.498619 1.405391 -1.613813 -2.680534
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.574796 -0.646776 0.070993 -0.812925 -2.071426 1.155070 -1.729962 -2.534350 0.403902 -1.657085 -0.304665 1.786433 -1.642156 1.445451 1.339538 -1.991164 -0.776641 -0.756303 -0.145421 0.615233
wb_dma_ch_pri_enc/wire_pri19_out 0.508641 -0.711022 -0.079871 -0.747507 -1.893737 1.107611 -1.637795 -2.563667 0.506498 -1.716095 -0.079244 1.638450 -1.622153 1.536662 1.237662 -1.874909 -0.768569 -0.731640 -0.163381 0.546869
wb_dma_ch_sel/assign_5_pri1 -0.421009 -0.057165 -1.497316 -0.039168 -1.074251 0.939620 -1.977862 -2.624106 0.487788 -2.575498 0.355214 0.424276 -2.061492 0.194167 0.526272 -0.778699 0.156808 0.190095 -0.949295 -0.564657
wb_dma_rf/inst_u26 -0.575247 -0.802257 0.886188 0.284168 -2.278799 3.148644 -2.888683 -0.014534 -0.192892 0.061648 -3.572687 2.876492 -1.201821 -2.454358 1.357288 -1.609767 -1.058938 -0.920754 -0.235652 0.687706
wb_dma_rf/inst_u27 -0.600453 -0.876178 0.888297 0.334559 -2.180505 3.099276 -2.923441 0.121715 -0.104559 0.053781 -3.622313 2.923022 -1.153185 -2.422424 1.371476 -1.689330 -1.056356 -0.905640 -0.270763 0.578723
wb_dma_de/always_23/block_1/case_1/block_10 3.136973 -3.828884 2.319147 0.965054 1.210582 -0.198561 -0.255889 0.420907 -0.901778 2.295406 -0.213289 2.733470 -1.620798 0.760915 -0.128178 -4.262669 -1.908287 -1.056052 1.614471 2.694742
wb_dma_de/always_23/block_1/case_1/block_11 2.088356 -4.981325 0.766591 -0.115669 1.549360 0.687234 -0.528527 0.896459 0.441437 1.472032 -0.070018 1.513635 -0.881797 0.625015 -0.258743 -3.386373 -2.611862 -1.789818 2.183136 1.641187
wb_dma_rf/inst_u22 -0.578448 -0.663501 0.887198 0.235642 -2.400875 2.975998 -2.895277 -0.122259 -0.177324 -0.014034 -3.610714 2.886822 -1.236298 -2.368565 1.424136 -1.720982 -1.035078 -0.974114 -0.301831 0.651678
wb_dma_rf/inst_u23 -0.532424 -0.694137 0.856427 0.220705 -2.419223 2.873368 -2.823293 -0.094638 -0.004108 0.094399 -3.450836 2.760364 -1.072179 -2.095948 1.498795 -1.653378 -1.076892 -1.070324 -0.168313 0.547811
wb_dma_rf/inst_u20 -0.580732 -0.861350 0.866186 0.389703 -2.235371 3.310146 -3.013650 0.019959 -0.228614 -0.048212 -3.681465 3.028760 -1.295521 -2.587297 1.334053 -1.676988 -1.058068 -0.864658 -0.377619 0.735331
wb_dma_de/assign_86_de_ack 2.145806 -3.862497 1.984350 -0.559215 1.505639 -0.327061 0.508680 0.140421 1.380002 1.494965 -0.738259 3.205828 0.023342 2.217633 -1.165120 -4.752437 -1.363732 -2.457247 1.013236 2.106901
wb_dma_rf/inst_u28 -0.577138 -0.730560 0.834240 0.281868 -2.419212 3.071576 -2.958945 -0.101198 -0.044927 -0.014408 -3.572576 2.873760 -1.218772 -2.292633 1.478544 -1.676194 -1.116990 -1.038727 -0.241036 0.594587
wb_dma_rf/inst_u29 -0.580419 -0.789127 0.893228 0.320301 -2.391844 3.150200 -2.881969 -0.232639 -0.110450 0.039368 -3.541434 2.801986 -1.340245 -2.445154 1.405243 -1.621588 -1.113096 -1.017432 -0.221163 0.750915
wb_dma_ch_sel/always_1/stmt_1 2.224516 -3.811035 1.935431 -0.781219 1.569796 -0.541101 0.550912 0.255556 1.310084 1.502553 -0.818722 3.188898 0.182709 2.245816 -1.164505 -4.809319 -1.333365 -2.478975 1.109529 2.061609
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.343328 1.130597 -0.370709 -2.021498 3.578411 -3.706070 1.674992 -0.594616 -0.701289 -0.540985 1.090679 -2.036018 -0.655783 1.839474 -2.562420 0.185533 0.151386 1.201213 -0.175843 1.132675
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.326734 -1.184457 2.558900 1.576894 0.290462 1.316545 0.581711 1.026049 -0.832120 2.298533 -2.352691 1.993625 -0.537416 -2.327510 -0.882564 0.267242 0.480725 0.791661 -2.294611 1.223969
wb_dma_rf/inst_check_wb_dma_rf 0.524109 1.132151 -0.928068 -0.672604 -1.493034 -4.611502 2.373829 0.048622 -1.069353 0.414221 1.210000 -0.346277 0.302615 4.096323 1.551475 -1.339482 1.545407 -0.807018 -2.309609 0.659810
wb_dma_rf/reg_wb_rf_dout -1.077441 9.598674 0.289587 -3.726320 -2.184497 -9.068853 3.790309 -0.880944 0.478277 1.839449 0.468706 2.331127 2.685961 1.582067 1.032611 1.737468 5.155584 0.147256 0.529445 -0.923226
wb_dma/input_dma_req_i 2.218494 -3.761844 1.951612 -0.753138 1.525993 -0.504752 0.528282 0.266152 1.308536 1.450879 -0.808183 3.182513 0.159695 2.296082 -1.159499 -4.775307 -1.348764 -2.401351 1.055990 2.061332
wb_dma_de/input_am1 0.886888 1.110196 -0.185279 3.383069 0.670871 0.722158 -1.554963 1.950784 0.096579 -0.793309 -0.549413 -0.051035 -0.501619 0.826405 0.415163 -1.242746 -0.789446 0.225261 -0.770698 0.106029
wb_dma_de/input_am0 -0.803576 0.314932 0.743092 -1.715062 0.504454 1.803294 -0.591009 1.018808 0.371869 -1.386311 -1.983543 -2.083794 0.120929 0.045679 -0.601996 1.504175 -2.179713 -0.503029 0.665604 0.985618
wb_dma_ch_sel/reg_next_start 1.106163 3.487932 2.457040 2.348288 1.188197 -3.361526 -1.632798 -0.614449 -0.476902 -0.086032 -1.342254 1.558921 -3.450624 1.168379 -2.108358 -2.954413 -1.392741 1.769232 -0.262561 1.736463
wb_dma_ch_sel/input_ch4_csr -0.573008 1.719151 -0.020063 -3.396011 0.346643 -4.038191 0.927951 3.097775 -1.361665 1.610334 -0.523427 -0.953814 2.684207 2.902633 -0.104153 -0.592476 0.132619 1.146859 -1.470814 -2.013821
wb_dma/wire_mast0_dout -1.108559 0.752895 -0.741104 -3.333531 -0.298952 -5.818917 3.742647 1.917537 0.014127 0.333819 -0.675612 -0.252459 3.485455 2.515812 -1.135846 -0.634661 -0.130004 -1.270246 -0.846513 -0.010598
wb_dma_ch_sel/assign_107_valid -1.420832 -0.660241 1.826843 0.740998 2.074681 2.601996 -1.377917 1.366397 0.492083 1.273124 -3.370424 3.264583 -0.446942 -1.521282 -0.642789 0.001830 -0.136433 0.322886 -1.386562 1.552823
wb_dma/wire_next_ch 0.790766 2.450598 1.310256 0.942132 1.888534 -1.073537 -1.409508 0.643837 0.331786 -1.054989 -3.318455 2.065530 -0.993306 2.033678 -1.564130 -3.730675 -0.484099 -0.391692 -1.974561 2.073047
wb_dma_rf/wire_ch2_txsz 2.314511 -4.064934 -0.326140 -1.656368 1.555011 0.211203 -0.517300 0.628640 -0.928409 -1.086527 0.944943 2.083903 -1.138961 0.997115 -0.550813 -3.405768 -1.791111 0.214035 0.886432 1.389261
wb_dma_ch_rf/wire_ch_am0 -0.816862 0.309880 0.727923 -1.647912 0.510231 1.797241 -0.632975 1.070898 0.388482 -1.411889 -1.958147 -2.063980 0.138583 0.070653 -0.532618 1.512611 -2.173873 -0.458072 0.672243 0.963473
wb_dma_ch_rf/wire_ch_am1 0.509784 2.022359 -1.635139 2.403152 -0.112244 -2.336949 -0.467153 1.880736 0.186990 -0.543389 -0.319722 -0.665780 -0.079946 2.557074 0.814743 -2.323136 -0.305946 -1.025277 -1.777781 -0.273489
wb_dma/wire_ch6_csr -0.515204 1.233031 -0.105662 -3.351376 0.344177 -3.865243 1.031344 3.150934 -1.457852 1.819255 -0.446615 -0.986232 2.444439 2.674331 -0.054354 -0.585532 -0.107056 0.973705 -1.272151 -1.779749
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.587931 -0.738735 0.069535 -0.767933 -2.029581 1.172852 -1.722423 -2.461884 0.460122 -1.607886 -0.264019 1.793511 -1.574939 1.479948 1.333546 -1.986478 -0.772967 -0.800760 -0.119078 0.640879
wb_dma_de/input_csr 1.515238 1.440322 -1.103865 -6.246657 -0.267523 5.131897 -1.058122 3.652540 -1.420804 -3.160060 -4.697114 1.049438 3.638183 -2.350936 0.307768 -0.443344 -4.359890 -2.790094 3.663855 3.373915
wb_dma_de/reg_read -0.064906 1.478223 -0.699595 -3.205108 1.054622 -1.020051 -1.095879 -1.116283 -2.198519 -3.045153 -1.388276 1.151049 -2.118028 -0.301075 -1.395128 -1.179245 -0.040547 2.187764 -1.651591 1.518824
wb_dma/input_wb1_cyc_i -0.844472 1.263257 -1.960494 -3.139055 0.346865 -4.812638 -0.705386 1.004852 -0.729561 1.822171 0.574264 -0.922588 1.861377 3.149678 1.006474 -0.745889 0.959961 1.068875 -1.611600 -1.708730
wb_dma_ch_rf/wire_ch_adr0_we -1.514150 2.959862 1.020018 -1.542708 -0.601587 -1.522501 -1.551000 3.041801 1.675986 4.108078 -3.294354 0.412383 4.197621 1.335275 2.901348 1.534336 0.088080 -2.189392 1.641883 -1.537536
wb_dma_ch_sel/assign_140_req_p0 -1.336294 -1.053845 2.465945 1.430427 0.231271 1.416110 0.561133 0.997459 -0.941943 2.188760 -2.399278 1.985927 -0.536655 -2.492445 -0.919396 0.314313 0.468892 0.825070 -2.215612 1.308243
wb_dma_rf/wire_ch3_txsz 0.840380 -3.029632 0.582000 0.065413 0.235047 2.313130 -1.171279 0.147194 0.470287 -0.433520 -0.063121 3.206240 -0.639065 0.829287 0.640948 -1.977342 -0.909045 -0.280914 -0.085561 0.889443
wb_dma_rf/input_wb_rf_din 0.957693 2.777502 6.364726 -5.306773 -2.002459 -4.477364 6.461150 1.741536 -3.482899 5.948582 -0.794857 0.370967 3.015384 -0.041548 -0.189895 2.897961 0.312017 1.197188 2.820648 3.206057
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.419262 2.962899 0.940391 -1.534675 -0.735125 -1.412724 -1.520961 3.288429 1.562230 4.088943 -3.242291 0.528799 4.440506 1.199396 3.022998 1.599777 0.090318 -2.115124 1.702281 -1.619989
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.103518 -0.468881 0.815848 0.799776 -1.858755 -0.974328 1.873138 -0.270229 -1.561139 1.078866 0.709897 -1.158435 -0.185857 -1.200134 -0.254095 0.261916 0.504987 0.483031 -0.814695 -0.129603
wb_dma_pri_enc_sub/reg_pri_out_d1 0.533084 -0.630737 0.015820 -0.810401 -2.052700 1.091381 -1.720820 -2.474504 0.409214 -1.631196 -0.254030 1.650274 -1.593399 1.440070 1.309158 -1.873541 -0.765180 -0.754392 -0.113330 0.519028
wb_dma_ch_rf/always_19/if_1/block_1 -1.220422 2.431314 0.410676 -0.355942 2.297393 -1.794712 1.046927 -1.223198 0.731718 0.080323 0.113741 -1.041298 -0.179330 1.699790 -1.439441 1.696556 1.078286 0.762939 -1.196522 0.571417
wb_dma_ch_rf/always_2 0.342313 -3.176420 -0.032874 -0.811438 0.079388 2.019063 0.383046 -0.349786 2.824471 -2.092842 1.797625 4.104686 2.118109 3.191967 0.138196 -1.746085 1.286497 -0.198902 -1.284880 -1.173325
wb_dma_ch_rf/always_1 -1.334501 1.223669 1.520658 1.247031 2.366788 -1.095034 0.911420 -0.900980 2.101495 2.687757 -0.914061 -1.444124 -0.027474 1.340866 -1.129720 1.504433 0.077684 -1.377126 0.197801 0.964934
wb_dma_ch_sel/always_9/stmt_1 0.827959 -3.088719 0.504002 0.133391 0.242871 2.483732 -1.273157 0.023158 0.497715 -0.505705 -0.051267 3.207045 -0.746033 0.719033 0.650441 -1.947722 -0.939027 -0.270561 -0.096655 0.918397
wb_dma_ch_rf/always_6 0.835123 0.771653 2.882974 -1.835805 -1.847880 -3.220329 -1.383487 2.037409 0.752121 -0.507683 -0.637671 -0.634800 2.774929 0.202117 -1.698869 -1.397131 -0.149426 2.208031 1.921697 -4.077036
wb_dma_ch_rf/always_4 -1.011330 0.598645 -0.829033 -3.168164 2.137046 -3.356674 0.739839 -0.176062 1.163896 0.392726 1.905881 1.306128 0.859129 3.518720 -1.144150 -0.013887 0.151031 1.481236 -0.455232 -1.273782
wb_dma_ch_rf/always_9 -0.576451 -0.982182 0.789499 0.438125 -2.273162 3.373641 -3.062668 -0.071801 -0.094524 -0.077360 -3.571863 3.026740 -1.350405 -2.480452 1.439054 -1.671174 -1.139348 -0.926848 -0.311735 0.698711
wb_dma_ch_rf/always_8 -1.216414 3.727562 1.060432 -0.382243 0.998543 -3.334291 0.659945 -3.184724 1.535665 0.509077 -2.154078 -0.106191 3.308187 0.986857 -1.648497 0.210548 5.852704 -0.296592 -3.061678 -1.165321
assert_wb_dma_rf/input_wb_rf_dout 0.708091 1.209453 -1.066043 -0.446972 -1.520654 -4.582461 2.330284 0.117965 -1.170705 0.371009 1.184246 -0.495401 0.303498 4.182731 1.628040 -1.462698 1.451022 -0.890233 -2.338181 0.727068
wb_dma/wire_wb1_addr_o 1.369999 0.083273 -1.529646 -0.617938 -0.099275 0.935857 -0.440642 0.531631 -2.016498 -0.584915 -0.156756 -1.397062 1.487627 -2.183008 -0.029605 -0.264129 -0.157629 -0.067382 1.064551 -0.059107
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.542000 -0.771831 -0.009141 -0.745943 -2.111402 1.280014 -1.838353 -2.657366 0.457383 -1.750756 -0.233820 1.819922 -1.740345 1.439425 1.340237 -1.961758 -0.819802 -0.804275 -0.166216 0.595767
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.651007 1.908432 -0.053439 -1.912949 -3.306177 -3.312837 2.109828 3.264055 -1.808429 -0.328851 -1.610900 -0.965178 3.263323 1.567628 3.408279 -1.357276 3.542419 -1.861154 -1.198200 -0.345717
wb_dma_ch_sel/assign_154_req_p0 -1.270941 -1.212821 2.588213 1.370894 0.252194 1.224293 0.603372 0.919139 -0.797016 2.287159 -2.421115 2.137790 -0.514266 -2.183958 -0.919432 0.094301 0.434615 0.662893 -2.163977 1.308330
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.740041 1.711312 0.021750 -1.818504 -3.421368 -3.161331 2.152924 3.284239 -1.899101 -0.281928 -1.675426 -0.965402 3.221148 1.507279 3.438344 -1.494646 3.367740 -2.001093 -1.151012 -0.149936
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.551485 0.677097 2.332887 1.955298 -4.336384 1.674057 1.468122 -2.884535 -2.321323 2.281596 -2.378884 -2.112411 -2.226968 -5.346129 -0.071804 1.318888 -0.844300 -1.514554 0.295198 2.425343
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.167129 -2.333821 -0.969318 0.884280 1.278574 2.149459 -1.368549 0.066486 0.484751 -1.330820 0.522452 1.790015 -1.100462 -0.616623 -0.213021 -0.683103 0.068112 0.784147 -0.889670 -0.291184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.233759 2.171914 -0.552563 -0.835101 -2.211994 -1.126906 -0.555683 -2.614783 0.033958 -1.222024 -0.093109 -1.341258 -0.969249 0.815213 0.702364 -0.067844 0.101994 -0.529005 -0.030697 -0.273746
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.032312 -3.085113 -0.495451 -1.067253 -0.804508 0.664995 -1.719638 -0.324876 0.240111 1.282201 0.425710 2.917135 0.130254 1.151059 2.209678 -1.585476 0.146651 -0.537048 -0.162926 -0.828590
wb_dma_wb_slv/reg_slv_dout 1.229880 1.858299 5.819995 -5.454116 -3.116376 -3.407946 6.256768 1.603358 -3.438760 5.629864 -0.306992 0.596762 2.504098 -0.826385 0.446540 2.684853 -0.506607 0.471943 3.901492 3.256338
wb_dma_ch_pri_enc/always_2 0.498140 -0.740596 -0.102182 -0.748185 -1.922848 1.151851 -1.741867 -2.554466 0.525210 -1.741880 -0.125015 1.799299 -1.652252 1.512579 1.274526 -1.982573 -0.718029 -0.743306 -0.227365 0.531653
wb_dma_ch_pri_enc/always_4 0.499190 -0.691513 -0.041812 -0.721289 -1.905581 1.101985 -1.689990 -2.488950 0.458577 -1.682229 -0.165571 1.652790 -1.630335 1.441312 1.284194 -1.870443 -0.748752 -0.736653 -0.140057 0.550799
wb_dma/inst_u3 -1.045863 1.358988 -1.038004 -4.673754 -1.810199 -7.433129 3.074734 1.884820 -0.768281 0.587992 0.085433 -0.517464 3.466867 2.483273 -0.102349 -0.743643 1.612873 0.139325 -1.362756 -1.703439
wb_dma_wb_slv/always_1/stmt_1 1.844822 7.234908 2.307029 -3.900151 -3.392706 -4.333536 3.605903 -1.743078 -3.004190 2.659900 -1.256285 -0.615637 4.281913 0.662760 0.724831 0.986401 1.962981 -1.561705 1.573164 2.112040
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.407800 -0.414134 0.129222 0.823785 -2.213336 1.450259 0.200409 2.657787 -3.893371 1.850500 -2.717966 -1.088897 1.720249 -6.540712 -0.207891 -0.047937 0.087999 0.260364 0.005756 -0.207791
wb_dma_rf/wire_ch0_am0 -0.806934 0.355938 0.738668 -1.744412 0.518083 1.729971 -0.612211 1.037324 0.353404 -1.413268 -2.000804 -1.970889 0.105796 0.109019 -0.609425 1.458496 -2.104253 -0.455631 0.646057 0.951104
wb_dma_rf/wire_ch0_am1 0.454148 1.937691 -1.653305 2.520154 -0.019658 -2.191719 -0.618074 1.965002 0.219040 -0.561549 -0.425059 -0.520684 -0.101656 2.435744 0.788074 -2.388025 -0.288570 -0.968115 -1.828606 -0.322808
wb_dma_wb_mast/wire_mast_drdy -0.212131 -5.081602 1.784118 -2.641413 -1.053068 -1.218587 -1.476187 2.996009 -1.068469 0.674305 -1.756694 0.982475 -3.606877 -2.087535 -0.759083 -3.127408 -2.710522 1.764692 1.049737 -1.227915
wb_dma_wb_if/wire_mast_pt_out -0.575272 -0.380312 -0.886609 -2.066953 -0.426121 -4.518525 1.924509 -1.198248 -0.106147 0.068439 0.211095 0.348061 0.169879 0.600690 -1.562770 -1.947160 1.522635 -0.163237 -1.433041 -1.720198
wb_dma_ch_sel/assign_95_valid/expr_1 1.441090 2.226989 3.776490 -0.056399 0.441498 -1.071747 -0.214006 6.907183 -4.104102 2.698005 -2.985856 -2.109942 -1.140736 -0.602254 0.172622 -0.215945 -3.212407 2.597485 0.763441 1.015594
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.546323 -0.714189 -0.021779 -0.752393 -1.992735 1.150554 -1.734074 -2.589282 0.463283 -1.711223 -0.165252 1.728761 -1.681809 1.457328 1.260563 -1.904938 -0.784478 -0.755814 -0.178481 0.581005
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.556494 -0.831593 0.008003 -0.745872 -1.913465 1.179988 -1.730439 -2.487035 0.510807 -1.663202 -0.138737 1.832888 -1.619445 1.539220 1.280551 -1.957451 -0.789597 -0.770923 -0.162903 0.573610
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.525639 -0.721402 -0.073393 -0.787153 -2.018826 1.130674 -1.774799 -2.551325 0.467321 -1.738735 -0.190526 1.732889 -1.656290 1.482239 1.269671 -1.960653 -0.743952 -0.715629 -0.211051 0.541745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.909248 -3.716218 -0.500346 0.801742 -3.413714 2.328127 -0.684337 1.778492 -3.224333 2.322510 0.319072 2.137327 2.693192 -4.379034 2.576221 -0.666245 1.696534 0.891692 -0.578225 -2.280699
wb_dma/constraint_slv0_din -0.808437 2.633104 1.539500 -0.156934 -1.573825 -2.914814 2.482265 -2.194960 0.986611 1.202919 -0.606371 1.379724 -0.528787 0.471420 -0.790190 -0.003433 0.946533 -0.972811 -0.171650 1.750441
wb_dma_de/always_4/if_1/if_1 -1.599233 2.510606 0.205890 -1.492760 -0.007183 1.002813 -1.782050 -1.516860 -0.751543 -2.436350 -2.417462 2.323488 -1.620068 -0.494037 -0.357564 0.246232 0.897021 1.866884 -2.754388 0.953812
wb_dma_rf/always_2 -2.879908 3.119651 2.001883 -1.947062 -1.290006 -1.680813 1.845830 -3.233414 3.462162 0.640828 -3.382082 2.840385 0.034259 1.511699 -1.498964 -0.218083 0.927393 -2.526133 -1.353383 2.151811
wb_dma_rf/inst_u24 -0.589933 -0.896889 0.883152 0.448927 -2.337153 3.323252 -2.960733 -0.208240 -0.089575 0.023463 -3.587203 2.939530 -1.331340 -2.501192 1.410982 -1.647879 -1.105562 -1.014326 -0.239042 0.777399
wb_dma_rf/always_1 -1.157027 9.721597 0.543901 -3.817333 -2.195084 -9.117828 4.142673 -0.891619 0.365034 2.175476 0.335340 2.237229 2.611092 1.458032 0.957367 1.926575 5.176978 0.014491 0.472829 -0.628357
wb_dma_ch_sel/always_38 1.130558 2.854840 3.328592 2.915605 -0.469736 -4.006460 0.017969 -0.784985 -1.801325 0.911191 -0.960447 0.654252 -3.608964 0.015031 -2.366839 -2.751123 -1.131586 2.065435 -1.004606 1.794064
wb_dma_ch_sel/always_39 -1.124501 -1.332914 -1.094662 0.434016 0.746436 3.801824 -2.517543 2.189984 -1.569092 -2.236361 -1.945899 3.412575 -0.934816 -4.353263 -0.320658 -0.182186 0.629055 2.617532 -2.327597 -0.341855
wb_dma_ch_sel/always_37 0.759385 4.714940 0.007152 -0.279120 0.646613 -1.176144 -1.888689 0.007394 0.928080 0.501119 -2.982340 0.964350 5.528494 1.791160 1.150547 -0.863315 4.017320 -1.268360 -1.030807 -1.387120
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.092188 -0.173920 0.928390 1.077211 -0.361441 2.119880 -1.267314 2.498992 -0.606113 1.706288 -3.470914 1.257454 0.336357 -3.984378 0.139262 0.199579 -0.406743 -0.194727 -0.117506 0.180675
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.726125 4.611964 -1.850241 -2.173568 0.667385 1.957836 -2.150767 3.084995 -2.003627 -5.692483 -1.989272 1.179281 3.117304 -0.901495 0.600563 0.525308 -0.767461 1.860236 0.602778 1.169079
wb_dma_ch_sel/assign_10_pri3 -0.168395 -2.304887 -0.914461 0.818748 1.232551 2.043967 -1.378693 0.072940 0.480020 -1.293264 0.515851 1.761690 -1.017527 -0.502713 -0.167068 -0.706626 0.088608 0.745933 -0.850973 -0.265394
wb_dma_rf/inst_u21 -0.573738 -0.824297 0.890572 0.314774 -2.356890 3.183667 -2.944636 -0.148652 -0.170524 -0.052832 -3.651172 2.941905 -1.353439 -2.505629 1.384403 -1.675896 -1.094773 -0.899509 -0.272895 0.742940
wb_dma_rf/wire_ch3_adr0 -1.359766 0.083953 -1.985212 -1.131684 -1.329557 -4.048255 -1.654228 -1.211355 1.631824 0.607729 0.199788 1.040023 1.987325 0.676100 1.403156 -1.001447 2.913321 -0.362812 -0.560723 -3.754561
wb_dma_ch_rf/input_dma_busy -0.994265 3.518166 1.073258 -0.333881 0.729430 -3.228919 0.614559 -3.098538 1.342773 0.525880 -2.096302 -0.184591 3.278501 0.939969 -1.396168 0.068372 5.714866 -0.333657 -2.865462 -1.116038
wb_dma_ch_sel/assign_134_req_p0 -0.083556 -1.849238 -0.228533 0.433829 -1.239079 0.749768 0.220236 0.849790 -2.561499 2.468065 0.589246 1.306918 2.782630 -2.604835 1.385417 0.741491 2.709449 1.558455 -1.652756 -1.939434
wb_dma/wire_wb0m_data_o -0.336072 3.252828 -0.697595 -1.300966 -0.549902 -2.332500 -0.263782 -1.218019 0.139845 0.311166 0.691129 -2.863780 2.207290 -3.656605 -0.280966 2.440922 3.550367 0.516565 2.583675 -3.929673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.081015 -0.218856 0.914332 1.143300 -0.339479 2.215054 -1.363824 2.532801 -0.646775 1.626916 -3.527356 1.337080 0.321542 -4.087398 0.156903 0.201673 -0.379126 -0.179137 -0.160771 0.180899
wb_dma_ch_rf/always_6/if_1 0.793416 0.813997 2.794477 -1.892681 -1.824338 -3.021101 -1.508333 2.046222 1.000685 -0.728774 -0.655492 -0.527598 2.757431 0.282463 -1.743108 -1.454897 -0.286091 2.145319 2.042256 -4.171389
wb_dma -1.414559 1.779690 -1.302094 -5.068916 -1.031351 -7.585386 3.074631 1.703405 -1.526698 1.824660 -0.300831 -1.105265 3.700376 2.757173 -0.221075 -0.734217 1.891883 -0.034835 -2.146045 -1.873563
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.342804 0.989654 -0.882611 -2.027344 0.775183 -0.588481 -0.555617 -1.317791 -1.952563 -3.756364 1.073054 1.789848 -1.265817 0.455046 -0.670658 -0.316661 1.510992 3.605661 -2.348281 0.031405
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.172190 2.394090 0.416600 -0.360111 2.221763 -1.772576 1.053013 -1.154048 0.684144 0.091142 0.073226 -1.053701 -0.106454 1.639213 -1.400008 1.656676 1.068161 0.776803 -1.177862 0.571991
assert_wb_dma_rf/input_wb_rf_adr 0.667010 1.297745 -1.204598 -0.355138 -1.433913 -4.732350 2.153469 0.181622 -1.092174 0.221798 1.166725 -0.365828 0.285613 4.370678 1.623597 -1.666963 1.553671 -0.837785 -2.564770 0.600347
wb_dma_ch_rf/always_6/if_1/if_1 0.758866 0.960527 2.752977 -1.998039 -1.738394 -3.262665 -1.397619 2.042447 0.949127 -0.760027 -0.627143 -0.461459 2.845873 0.239705 -1.860664 -1.410298 -0.096625 2.243460 1.953633 -4.222810
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.537182 -0.812246 -0.058328 -0.668947 -1.955706 1.266083 -1.807464 -2.531646 0.509122 -1.731549 -0.170789 1.773725 -1.676919 1.475034 1.298378 -1.926061 -0.774010 -0.740539 -0.194644 0.546809
wb_dma_ch_arb/wire_gnt 2.878154 -2.439662 -1.901438 0.576420 -3.827770 0.155024 -1.633879 2.255700 -2.162587 -0.507609 -0.251687 1.617334 4.821063 -1.315739 1.982060 -4.663415 1.003331 -0.440161 -0.562104 -3.087902
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.549176 -0.692332 0.887980 0.244458 -2.445860 3.039248 -2.901535 -0.297087 -0.156367 -0.049428 -3.590616 2.833973 -1.290589 -2.337188 1.430144 -1.700527 -1.069521 -1.026416 -0.223891 0.724853
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.567696 1.381526 1.392562 -0.431636 -0.262165 -2.709066 0.646731 -1.329527 1.040544 0.276543 0.735843 0.224242 -1.123937 0.568564 -1.941055 -0.003155 -0.735344 0.967323 1.004292 -0.237786
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.125810 -1.329365 -1.107932 0.459748 0.742996 3.763028 -2.594115 2.211050 -1.563560 -2.277534 -1.960317 3.416052 -0.938515 -4.291379 -0.348952 -0.227815 0.667602 2.652892 -2.375448 -0.373125
wb_dma_rf/always_1/case_1/cond -1.048715 9.803338 0.441322 -3.538166 -2.069799 -8.745357 3.753949 -0.783966 0.468819 1.896273 0.419532 2.478191 2.428842 1.402183 1.067717 1.897747 5.070020 0.205660 0.609710 -0.726084
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.537915 -0.748829 -0.012619 -0.723707 -1.896954 1.159702 -1.653463 -2.469688 0.475685 -1.659443 -0.142406 1.771359 -1.580242 1.476758 1.246792 -1.887897 -0.722434 -0.759903 -0.176601 0.578838
wb_dma_wb_slv/assign_4/expr_1 -0.428462 2.163408 -1.060512 -3.667863 -1.108929 -6.380177 1.703434 -1.571605 -0.344080 0.364677 0.419960 -1.851625 2.434294 -2.876510 -1.682154 -0.079535 4.420368 0.349762 1.206915 -4.878543
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.303121 -4.047678 -0.374208 -1.677470 1.573744 0.213538 -0.512209 0.594728 -0.925321 -1.143770 0.964033 2.029838 -1.145129 1.009769 -0.552502 -3.373815 -1.775339 0.243189 0.861880 1.360726
wb_dma_de/always_3/if_1/stmt_1 0.127723 -0.480517 0.810994 0.789504 -1.859691 -0.908135 1.796668 -0.250403 -1.502470 0.992102 0.649142 -1.037068 -0.147806 -1.130097 -0.215417 0.223863 0.515382 0.481407 -0.861879 -0.124548
wb_dma_ch_sel/assign_104_valid -1.477323 -0.583024 1.818349 0.795360 2.116650 2.373103 -1.346642 1.398491 0.581277 1.392330 -3.402550 3.171801 -0.403549 -1.410458 -0.692452 -0.011003 -0.091317 0.278485 -1.356904 1.473007
wb_dma_ch_rf/always_9/stmt_1 -0.589833 -0.921485 0.836872 0.442993 -2.228027 3.282265 -2.980783 -0.089837 -0.138445 0.018795 -3.583496 2.966686 -1.346297 -2.531996 1.326742 -1.661586 -1.099922 -0.903973 -0.323461 0.714228
wb_dma_wb_if/input_mast_adr 1.490589 -0.315719 -0.727292 0.013277 -1.860996 -0.168948 1.323506 0.247201 -3.323199 0.316745 0.512248 -2.296570 1.318706 -2.996682 -0.308018 -0.158982 0.293437 0.347965 0.227677 -0.194795
assert_wb_dma_ch_arb/input_req -0.957670 0.963237 -0.165586 -0.424812 -0.408872 1.823720 -1.166101 2.147738 -2.119519 -0.963375 -2.505520 1.650091 0.075852 -3.925417 -0.180821 0.580370 0.581138 1.947720 -1.491796 -0.002344
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.120058 -3.352274 -0.439685 -0.952264 -0.782362 0.922107 -1.805062 -0.331508 0.365135 1.230290 0.423934 3.064023 0.044985 1.191854 2.256947 -1.655835 0.032542 -0.586183 -0.101474 -0.774808
wb_dma_wb_if/input_wbm_data_i 1.134374 1.776138 5.611406 -5.217416 -2.940886 -3.809295 6.283483 1.270321 -3.260636 5.418292 0.004482 0.766633 2.197408 -0.450862 0.221825 2.460009 -0.310979 0.716740 3.468964 3.056979
wb_dma_de/wire_tsz_cnt_is_0_d 0.316718 0.968292 -1.074881 -2.079586 0.701266 -0.835617 -0.581013 -1.174364 -1.823670 -3.835670 1.346668 1.780162 -1.012407 0.649458 -0.618538 -0.352803 1.724692 3.694264 -2.356169 -0.367158
wb_dma/wire_dma_err -0.532496 -0.766118 0.863688 0.272163 -2.349730 3.072374 -2.997696 0.019484 -0.156485 0.020550 -3.670728 2.937269 -1.143094 -2.404781 1.420337 -1.716725 -1.042849 -0.901919 -0.293881 0.585800
wb_dma_ch_sel_checker/input_ch_sel_r 0.954947 -0.799648 1.402285 -0.661869 -0.939730 0.449724 0.093065 -0.077423 0.001307 0.753753 -0.573495 1.424253 0.258372 1.253219 0.805899 -1.245162 -1.023757 -1.009236 0.767228 1.180807
wb_dma_ch_sel/assign_119_valid -1.497632 -0.616645 1.766254 0.790355 2.161563 2.447669 -1.439837 1.329158 0.710554 1.247696 -3.300271 3.274719 -0.451571 -1.260377 -0.624292 -0.008446 -0.094050 0.274297 -1.412801 1.419218
wb_dma_inc30r/input_in 1.960460 -0.218373 -0.704248 2.833429 -1.734441 -2.240113 -1.598601 3.007220 -0.583690 2.128400 2.012565 0.862963 4.613776 3.308238 3.635385 -1.978291 2.269284 1.015743 -1.089886 -4.457831
wb_dma_ch_pri_enc/inst_u15 0.552433 -0.708298 0.014616 -0.801145 -1.989338 1.103601 -1.703422 -2.547943 0.487295 -1.640229 -0.189521 1.737047 -1.595886 1.584321 1.321543 -1.990577 -0.803242 -0.751662 -0.132218 0.608575
wb_dma_ch_pri_enc/inst_u14 0.511013 -0.730987 -0.030548 -0.763769 -1.988729 1.159094 -1.762518 -2.492812 0.450330 -1.667913 -0.241242 1.743291 -1.596160 1.446051 1.323658 -1.957040 -0.727093 -0.736527 -0.151103 0.536575
wb_dma_ch_pri_enc/inst_u17 0.555415 -0.802031 -0.033229 -0.719355 -2.027847 1.272857 -1.770670 -2.675796 0.539815 -1.774685 -0.146468 1.761965 -1.746617 1.525489 1.319221 -1.968520 -0.810810 -0.782104 -0.144069 0.593845
wb_dma_de/wire_dma_err -0.555709 -0.892080 0.964101 0.383268 -2.301819 3.126830 -2.946783 -0.108516 -0.134004 0.120243 -3.659026 2.965667 -1.334246 -2.457541 1.325742 -1.752141 -1.150605 -0.995179 -0.265773 0.788255
wb_dma_ch_pri_enc/inst_u11 0.577353 -0.679419 0.005753 -0.811221 -2.033981 1.101948 -1.681863 -2.561055 0.445572 -1.656749 -0.195226 1.718569 -1.588677 1.523200 1.355029 -1.931207 -0.783800 -0.818398 -0.108587 0.581517
wb_dma_ch_pri_enc/inst_u10 0.524205 -0.700469 -0.047311 -0.748955 -1.926359 1.129512 -1.708888 -2.504143 0.463842 -1.677196 -0.178277 1.699627 -1.594358 1.450895 1.276663 -1.864780 -0.735470 -0.699619 -0.154956 0.532299
wb_dma_ch_pri_enc/inst_u13 0.544702 -0.751831 -0.046131 -0.733384 -1.966694 1.197186 -1.746101 -2.573484 0.502706 -1.768067 -0.160958 1.743938 -1.720315 1.488653 1.255430 -1.932193 -0.791969 -0.741643 -0.175829 0.579410
wb_dma_ch_pri_enc/inst_u12 0.520937 -0.829017 -0.028285 -0.664682 -1.866692 1.286361 -1.757885 -2.425874 0.449672 -1.685079 -0.214003 1.823814 -1.624884 1.354372 1.257632 -1.934661 -0.755326 -0.678106 -0.176516 0.582496
wb_dma_ch_pri_enc/inst_u19 0.559189 -0.829117 -0.037645 -0.702405 -1.872635 1.168805 -1.701733 -2.434039 0.495012 -1.676606 -0.186176 1.821508 -1.613063 1.482481 1.237304 -1.947050 -0.743586 -0.722882 -0.198558 0.561750
wb_dma_ch_pri_enc/inst_u18 0.517147 -0.746878 -0.043962 -0.706984 -1.955532 1.222086 -1.762066 -2.638543 0.507454 -1.738506 -0.146709 1.724007 -1.703515 1.482880 1.302747 -1.918745 -0.770194 -0.742362 -0.143347 0.608121
wb_dma_ch_sel/assign_110_valid -1.453111 -0.604091 1.880572 0.766000 2.142784 2.434654 -1.203414 1.287675 0.575428 1.458420 -3.308885 3.097045 -0.364914 -1.418384 -0.711391 0.079546 -0.118645 0.256898 -1.297879 1.638385
wb_dma_rf/inst_u30 -0.569360 -0.817653 0.899213 0.344437 -2.389030 3.246920 -2.947905 -0.008594 -0.136462 0.068499 -3.687034 2.939497 -1.216478 -2.504415 1.464383 -1.653529 -1.172539 -0.985386 -0.201261 0.725797
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.698755 -2.983196 3.136217 2.856014 0.083854 1.965427 -1.035433 -0.098522 0.555981 2.956971 -1.159773 3.922034 -1.333202 0.477981 0.956610 -2.989830 -1.025413 -1.537812 0.628948 2.174247
wb_dma_ch_pri_enc/wire_pri6_out 0.549106 -0.838281 0.019459 -0.739192 -1.870215 1.191534 -1.651951 -2.380738 0.450566 -1.558937 -0.155055 1.777938 -1.549899 1.453323 1.273625 -1.923306 -0.793493 -0.749940 -0.146458 0.583159
wb_dma_rf/assign_6_csr_we -2.672299 2.133857 0.743725 -1.384383 -1.037522 0.968108 0.963783 -2.609487 2.767802 0.129860 -4.406486 2.874967 0.552520 0.946905 0.135570 -0.277717 1.825772 -3.464791 -2.641821 2.486423
wb_dma_de/assign_82_rd_ack -0.146939 1.502012 -0.636911 -3.093509 1.312865 -0.967320 -1.079673 -1.072326 -2.133899 -2.997785 -1.426992 1.109792 -2.128519 -0.320836 -1.479836 -1.040980 0.034072 2.259825 -1.749878 1.508481
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.122041 -2.988992 0.271241 -1.717575 0.483507 1.982606 -0.289505 -0.159717 2.783337 -1.206514 -0.713751 3.664377 1.231527 2.402061 -0.421316 -2.508906 -0.347525 -1.754117 -0.621880 0.323379
wb_dma_ch_sel/assign_96_valid -0.356885 2.952365 4.134835 0.055630 -0.378465 0.634885 -0.016690 6.260449 -1.115066 2.260087 -3.968430 -0.638230 0.624871 0.868558 0.189436 0.266893 -2.160630 1.179371 -0.678816 0.122691
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.515388 -0.663043 -0.006474 -0.782768 -1.975900 1.067253 -1.664445 -2.397639 0.442535 -1.615238 -0.213367 1.746709 -1.508912 1.479958 1.302048 -1.910152 -0.715733 -0.741742 -0.163118 0.499706
wb_dma_de/reg_next_ch 0.777450 2.433036 1.332765 0.924018 1.846276 -1.009549 -1.419225 0.655692 0.294792 -1.074894 -3.376603 2.125673 -1.061422 1.984400 -1.554417 -3.783505 -0.532778 -0.388749 -1.961414 2.160409
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.270190 2.328485 -0.598027 -0.878590 -2.327311 -1.169127 -0.578723 -2.768700 0.035149 -1.288662 -0.091757 -1.401160 -0.999757 0.829497 0.702343 -0.071071 0.144861 -0.574518 -0.052949 -0.278653
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.249644 2.190751 -0.554662 -0.793198 -2.147791 -1.103583 -0.566050 -2.565093 0.001221 -1.221930 -0.126342 -1.320653 -0.975573 0.737309 0.652460 -0.038702 0.097070 -0.538926 -0.043201 -0.266511
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.012631 -3.021399 0.257511 -1.594748 0.456252 2.084854 -0.319094 -0.204221 2.669397 -1.221189 -0.617459 3.567936 1.065664 2.333515 -0.339061 -2.498706 -0.431710 -1.694430 -0.552932 0.349666
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.159077 -0.800521 -0.377618 -0.690092 4.303251 1.419236 0.750271 -0.816069 -2.575861 -1.791440 -0.397740 0.114444 -2.876546 -3.616910 -3.573494 1.071501 -0.169102 2.613414 -1.214920 3.338974
assert_wb_dma_ch_arb -1.008041 0.958155 -0.260014 -0.427340 -0.407964 1.713261 -1.348170 2.247647 -2.014948 -1.020439 -2.500307 1.766593 0.095991 -3.737583 -0.117340 0.460719 0.619675 1.967627 -1.554097 -0.200978
wb_dma/wire_csr -1.334135 3.098665 -2.420279 -6.051239 2.336083 -0.153463 0.912534 0.279109 -0.313134 0.267508 -2.480617 -1.064676 3.321282 1.456743 -1.335094 0.559836 -1.130013 -2.397525 -0.014069 1.282714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.239007 2.231671 -0.567106 -0.822656 -2.240006 -1.042886 -0.596451 -2.712070 0.006418 -1.271917 -0.148281 -1.322450 -1.051880 0.748782 0.724723 -0.062935 0.077043 -0.548550 -0.048857 -0.243875
wb_dma_wb_if/input_mast_din 2.683885 -2.186180 -1.038302 -3.771857 1.001208 -0.610595 1.520321 0.572829 -2.212282 -2.621687 1.082446 -1.238975 -0.112350 -0.063738 -1.476864 -1.574570 -2.770503 -0.152970 2.361474 2.497889
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.128041 -1.219402 1.172099 1.610546 0.066519 0.574499 -0.115510 0.275171 1.440874 2.639138 -1.044625 -0.399342 0.148997 -0.302412 0.301442 -0.246511 -1.029437 -2.178226 1.443953 0.388128
wb_dma_ch_rf/reg_sw_pointer_r 0.677266 2.044583 0.397393 1.827907 -0.502980 -3.462556 0.982189 0.608890 -0.731046 0.034043 -1.985843 0.254292 -0.920334 2.249049 -0.997707 -4.147097 0.051884 -1.272261 -3.351873 1.508524
wb_dma_ch_sel/assign_142_req_p0 -1.242789 -1.162394 2.647955 1.528517 0.193030 1.440363 0.529214 1.051082 -0.922393 2.332320 -2.556039 2.084119 -0.506431 -2.468278 -0.869956 0.178869 0.388477 0.763724 -2.187209 1.365181
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.464064 -0.501134 0.194121 1.097823 -2.263641 1.737778 0.212926 2.551821 -3.948515 2.000310 -2.738185 -1.140193 1.665718 -6.840603 -0.207730 0.035017 0.046707 0.108182 0.139908 -0.025276
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.145300 -2.394721 -0.936946 0.850440 1.231085 2.130177 -1.392785 0.072151 0.511898 -1.344234 0.497386 1.842015 -1.103998 -0.511582 -0.160082 -0.752161 0.049426 0.733299 -0.859600 -0.236383
wb_dma_rf -0.601245 3.394569 0.423229 -4.185075 -0.349406 -6.147923 2.126985 1.157443 -0.919469 2.011801 -0.389097 -0.613390 3.413527 2.458983 -0.402720 -0.363888 2.970612 0.516361 -1.222193 -2.046388
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.849211 3.615448 -1.131986 0.335521 1.163523 -0.425055 -0.659476 1.026673 0.346266 -1.172289 -0.404581 -0.228517 -0.418831 0.314909 0.004176 1.146959 0.570082 0.557872 -0.791191 -0.280282
wb_dma_de/reg_chunk_cnt -1.576999 2.620617 0.241184 -1.465400 -0.114907 1.049254 -1.765888 -1.693953 -0.785881 -2.434586 -2.437589 2.238786 -1.681323 -0.488851 -0.299644 0.278641 0.890240 1.796821 -2.727459 1.060197
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.822088 4.518828 -1.743883 -2.288628 0.807624 2.074795 -1.980127 3.321361 -2.103314 -5.602463 -2.006737 1.233843 3.291283 -1.001212 0.571848 0.563541 -0.868907 1.895804 0.841257 1.269479
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.837808 4.070825 -1.228088 -1.725140 -0.695706 1.314043 -0.613058 3.020015 -3.141845 -5.147079 -1.461418 0.506576 3.000256 -1.663440 0.346391 0.572950 -0.547814 2.194364 -0.078847 1.138957
wb_dma/input_wb0m_data_i 1.313461 1.509243 5.690155 -4.976717 -2.897605 -3.421824 6.155789 1.404987 -3.271090 5.646793 0.151237 0.907352 2.168012 -0.480081 0.360991 2.410378 -0.519649 0.711645 3.702415 3.087795
wb_dma_de/always_15/stmt_1 0.066717 -0.766625 -0.065486 -2.172894 3.362950 0.457010 -0.751931 1.433321 -2.143229 -1.840609 -1.472724 2.694080 -1.364435 -1.251981 -2.077101 -1.077093 -0.135813 2.767103 -1.751128 1.901230
wb_dma/wire_ch7_csr -0.699301 1.558062 0.088545 -3.545454 0.258112 -3.844334 1.016786 3.424043 -1.470867 1.819480 -0.703632 -1.168834 2.642884 2.791935 -0.060909 -0.420377 -0.165315 1.099052 -1.394987 -1.969044
wb_dma/input_wb0_ack_i -1.349794 0.028084 0.858651 -5.260744 -1.681294 -8.029818 3.143898 3.000221 -0.050905 -0.383175 -1.060930 0.208151 1.462276 3.312878 -1.273848 -2.193242 0.125155 0.753209 -1.377702 -1.887290
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.375888 -0.567100 0.098744 0.971022 -2.213878 1.607006 0.133245 2.692010 -3.797596 1.935714 -2.637657 -1.069817 1.711317 -6.572257 -0.125134 0.035307 0.058689 0.174393 0.052539 -0.282303
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.473689 -0.371759 0.143022 0.934594 -2.261740 1.479538 0.273754 2.695445 -4.056820 1.967958 -2.731786 -1.121865 1.759171 -6.723052 -0.243247 -0.022719 0.089264 0.228485 0.008125 -0.130787
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.442398 -0.552573 0.113711 1.021956 -2.203126 1.593295 0.082162 2.740079 -3.807789 2.021718 -2.694574 -1.032046 1.771621 -6.592585 -0.105816 -0.037172 0.069296 0.202066 0.085406 -0.247298
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.354298 0.125295 1.060420 0.671313 -0.467021 3.531034 0.234735 -0.193637 -2.432237 -0.029854 -2.184177 0.682761 -1.355394 -5.160895 -0.824624 1.549091 -0.496240 0.720347 -0.259062 2.620972
wb_dma_ch_sel/assign_125_de_start 1.103603 3.022815 3.390461 2.864404 -0.539655 -4.274681 0.097918 -1.017332 -1.773722 0.811013 -0.834688 0.614170 -3.709645 0.074736 -2.613947 -2.745642 -1.103011 2.273097 -1.040892 1.713940
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.100687 -2.980974 0.191295 -1.623345 0.550880 2.095210 -0.391656 -0.211048 2.734342 -1.314473 -0.650704 3.640851 1.095924 2.322481 -0.383202 -2.452286 -0.365236 -1.666982 -0.622547 0.372213
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.370394 1.790812 0.261070 0.120139 -0.751571 -1.839191 0.031708 -2.759358 1.200124 0.270492 -1.530625 0.255449 2.874226 -0.062622 -0.371933 -0.739224 4.699870 -1.107424 -1.947153 -1.426504
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.287840 2.311901 -0.556614 -0.882199 -2.288136 -1.193545 -0.570386 -2.691954 -0.015357 -1.242539 -0.123936 -1.390831 -1.006891 0.799931 0.718368 -0.027856 0.110993 -0.545793 -0.059725 -0.299035
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 3.126251 -3.748407 2.263298 0.945604 1.322964 -0.365019 -0.220747 0.491429 -0.908318 2.352636 -0.114338 2.661399 -1.570523 0.773115 -0.193982 -4.231641 -1.763183 -0.993302 1.569659 2.569108
wb_dma_ch_sel/input_dma_busy -0.152433 -2.217626 -0.892998 0.779239 1.183746 1.935362 -1.323199 0.092964 0.491232 -1.280455 0.490641 1.676297 -0.984985 -0.531184 -0.220171 -0.697681 0.078568 0.748638 -0.836580 -0.317714
wb_dma_inc30r 1.562245 3.202444 -2.109086 0.580971 -0.475599 -0.649573 -2.504099 4.567667 -1.818764 -0.539641 -0.171418 -2.522345 5.060307 1.672770 2.646522 0.103167 0.754292 0.933186 -0.289307 -3.520750
wb_dma_ch_sel/always_45/case_1 0.576877 -0.817808 0.516911 1.643145 -2.235694 -0.810741 2.369806 -0.446772 -1.171913 0.099670 3.175071 -0.392562 0.814041 -0.133630 0.452284 0.920875 2.072794 1.835329 -1.460267 -1.692533
wb_dma_ch_sel/assign_117_valid -1.506182 -0.686126 1.733136 0.841062 2.119336 2.522533 -1.470000 1.313596 0.680597 1.215744 -3.267502 3.283178 -0.515333 -1.361988 -0.666719 -0.052440 -0.104794 0.308024 -1.390087 1.434792
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 3.129821 -3.749513 2.328066 0.985979 1.237489 -0.327399 -0.217108 0.428737 -0.869696 2.380372 -0.144822 2.756109 -1.582723 0.835032 -0.162079 -4.264916 -1.805288 -1.060171 1.583469 2.663089
wb_dma/wire_ch3_adr0 -1.351056 -0.028748 -2.034483 -1.239016 -1.429929 -4.079908 -1.721496 -1.267060 1.638024 0.632204 0.210219 1.138914 1.997902 0.800963 1.475030 -1.078018 2.963692 -0.370127 -0.622983 -3.819813
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.112402 -0.519511 0.842827 0.805416 -1.931850 -0.965780 1.874062 -0.236152 -1.589753 1.084374 0.703931 -1.063846 -0.115536 -1.255790 -0.230893 0.194184 0.489540 0.516064 -0.892575 -0.171328
wb_dma_de/always_6/if_1/if_1/cond -0.649841 2.210371 -0.591634 -2.501809 3.219454 -2.123902 0.544413 1.396059 -2.691600 -1.484801 -1.280317 -0.518698 -0.530049 -1.778841 -2.779859 0.756522 0.736608 3.077686 -1.660837 1.037447
wb_dma/wire_mast1_pt_out -0.667647 -0.306567 -0.956943 -2.075500 -0.325973 -4.651709 1.869005 -1.150527 0.017172 0.047315 0.225453 0.443438 0.226227 0.717293 -1.645430 -1.994200 1.671671 -0.103745 -1.609263 -1.836834
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.083171 -0.184925 0.902220 1.103601 -0.342056 2.202797 -1.265768 2.468798 -0.623873 1.611321 -3.435980 1.239050 0.313284 -4.054374 0.110932 0.255127 -0.352713 -0.213276 -0.125241 0.207977
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.126805 -1.175071 1.134461 1.571927 0.046311 0.569124 -0.087918 0.320162 1.368814 2.609600 -0.998306 -0.392410 0.150317 -0.342910 0.320898 -0.208629 -0.971330 -2.070742 1.378755 0.314303
wb_dma_ch_sel/always_48 2.715134 -2.025151 -1.966748 0.386488 -3.932383 -0.291942 -1.536486 2.525097 -2.234912 -0.314516 -0.341892 1.212513 5.105721 -1.249696 1.988000 -4.529386 1.093047 -0.438629 -0.586737 -3.320399
wb_dma_ch_sel/always_43 1.431554 1.898517 0.590623 -1.036812 0.486588 -1.693668 -0.200522 -1.791504 -3.084688 -2.904117 1.154324 2.904279 -1.851545 0.792891 -0.626096 -1.309423 2.340137 4.261674 -2.837740 0.914584
wb_dma_ch_sel/always_42 -1.299953 3.157418 -2.441120 -6.397501 2.421802 -0.151621 0.998466 0.357866 -0.570686 0.169581 -2.524492 -1.031902 3.360775 1.687824 -1.318449 0.539725 -1.322530 -2.318821 -0.182123 1.473635
wb_dma_ch_sel/always_40 0.369286 -3.086678 0.025686 -0.764415 -0.036254 1.863850 0.409514 -0.296506 2.618327 -1.941428 1.817631 4.019882 2.133228 3.078573 0.215813 -1.634383 1.333180 -0.119983 -1.267556 -1.187887
wb_dma_ch_sel/always_47 0.819793 1.133039 -0.189624 3.275495 0.686615 0.714694 -1.527234 1.880105 0.117728 -0.799430 -0.534820 -0.003160 -0.495118 0.798204 0.398099 -1.220129 -0.815583 0.225126 -0.753857 0.092958
wb_dma_ch_sel/always_46 -0.807882 0.283319 0.731173 -1.768535 0.491688 1.740174 -0.630870 0.987939 0.322032 -1.469200 -2.022822 -1.984060 0.093460 0.070797 -0.581082 1.383472 -2.108081 -0.454565 0.595428 0.938869
wb_dma_ch_sel/always_45 0.580679 -0.942603 0.454628 1.755537 -2.302067 -0.746717 2.394757 -0.404964 -1.323336 0.181126 3.215122 -0.439583 0.844788 -0.331718 0.465976 0.902174 2.135522 1.896882 -1.485208 -1.703858
wb_dma_ch_sel/always_44 -0.125297 -0.320978 1.640987 -0.113183 -2.190496 -2.084728 -0.422067 1.570278 1.295544 6.801288 -1.367571 2.563364 4.859432 0.756494 3.745129 -0.203496 1.249614 -2.528914 2.312115 -1.941812
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.256170 -1.261242 2.688649 1.568649 0.178058 1.482386 0.535658 1.150795 -0.827485 2.507108 -2.581498 2.139745 -0.461843 -2.428537 -0.819162 0.168968 0.323085 0.587651 -2.057072 1.347186
wb_dma_ch_rf/input_ndnr 1.723256 -3.108050 -0.813483 -1.200279 0.612625 1.587206 -0.794550 2.412855 -2.678894 -2.710299 1.264075 3.939486 0.209639 -1.671650 -0.039542 -1.875253 0.694238 3.488605 -1.174406 -0.485433
wb_dma_de/always_4/if_1/stmt_1 -1.319846 0.422134 0.763741 -0.755469 2.042795 2.146438 -1.303130 1.001302 -0.854789 -1.265603 -2.397433 3.716102 -0.628036 -1.274318 -0.927541 0.246514 0.808411 2.375623 -2.724732 1.296692
wb_dma_ch_pri_enc/wire_pri4_out 0.520017 -0.701242 -0.011091 -0.685138 -1.941202 1.178821 -1.658588 -2.500337 0.463512 -1.622258 -0.189906 1.687782 -1.577719 1.396631 1.249889 -1.851106 -0.747598 -0.701539 -0.173601 0.551431
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.145309 -0.562774 0.855596 0.839029 -1.905022 -0.939203 1.868225 -0.228453 -1.575519 1.095873 0.699557 -1.086178 -0.203505 -1.270921 -0.245625 0.220486 0.472742 0.492509 -0.882285 -0.126366
wb_dma_ch_sel/assign_111_valid -1.421090 -0.628621 1.819673 0.729639 2.084703 2.299334 -1.310388 1.340088 0.620277 1.402053 -3.310281 3.164863 -0.335313 -1.303926 -0.651400 -0.031199 -0.096242 0.225288 -1.332546 1.425770
wb_dma_wb_slv/assign_2_pt_sel 0.311533 2.911634 -3.580060 -8.131150 -0.814621 -9.293725 0.481690 -0.537093 -2.677547 -0.077300 0.105179 -3.327041 4.105113 -0.756737 -1.041583 -1.609516 3.144657 1.091784 0.914577 -4.282492
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.046270 0.041091 2.886142 4.286465 1.676935 -0.937548 0.011466 3.081904 -3.161427 1.821139 -1.909295 1.877498 -1.854332 -1.041447 -1.261785 -3.154554 -0.466956 1.875884 -2.347229 2.573928
wb_dma_ch_sel/assign_144_req_p0 -1.346306 -1.168173 2.617280 1.478848 0.277449 1.608397 0.491850 0.975646 -0.792574 2.307259 -2.579486 2.179379 -0.607306 -2.457552 -0.887059 0.276293 0.299448 0.693623 -2.142430 1.446066
wb_dma_de/input_pointer 0.436409 -3.154018 -0.029213 -0.669638 -0.025630 1.960088 0.378105 -0.375956 2.665363 -2.021499 1.940813 4.035678 2.112462 3.101352 0.302434 -1.672484 1.296499 -0.170043 -1.234423 -1.200418
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.111844 -5.113228 0.736343 -0.082818 1.623058 0.760613 -0.538029 0.901419 0.419790 1.436456 0.017347 1.603179 -0.943085 0.583877 -0.289044 -3.463376 -2.649095 -1.753516 2.212650 1.656695
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.793012 -2.682987 2.785551 1.038633 0.218882 1.526519 -0.070630 -0.306321 2.566452 2.119137 -1.711450 4.176739 0.553930 1.960394 -0.022664 -3.291972 -0.475759 -2.800530 0.141026 1.649617
wb_dma_ch_rf/input_wb_rf_adr 4.510635 0.727644 4.578914 -0.869243 -3.047126 1.382002 3.028458 -1.129501 -6.492142 2.333986 -2.541135 -3.548405 2.697464 1.517870 1.016177 -0.671967 -1.103006 -1.784771 -0.562976 6.095005
wb_dma_ch_sel/input_pointer0 1.281302 -3.203618 0.271202 0.976271 -0.241811 2.196788 -0.436453 -0.080310 0.582971 -1.240820 2.556865 3.625462 0.425301 1.651630 1.268860 -1.122165 0.873807 1.242138 -0.720549 -0.807101
wb_dma_ch_sel/input_pointer1 0.849839 -3.035043 0.588590 0.075414 0.202472 2.345427 -1.172355 0.087086 0.486939 -0.444062 -0.094827 3.183602 -0.660718 0.777973 0.653487 -1.984980 -0.942423 -0.261342 -0.051733 0.925180
wb_dma_ch_sel/input_pointer2 0.971199 -0.772836 1.426685 -0.734860 -0.991092 0.368409 0.114040 -0.009382 -0.028451 0.829159 -0.570460 1.437512 0.327264 1.253429 0.818922 -1.213032 -1.000851 -0.993870 0.756074 1.168980
wb_dma_ch_sel/input_pointer3 -0.082426 -2.971732 0.221865 -1.687878 0.472526 1.976590 -0.271293 -0.188845 2.755260 -1.238380 -0.665666 3.609509 1.123520 2.420899 -0.432149 -2.517528 -0.390282 -1.729247 -0.577108 0.326140
wb_dma_de/reg_chunk_0 -1.564408 2.496816 0.165412 -1.563352 -0.073448 1.055271 -1.959200 -1.437389 -0.773228 -2.564785 -2.491731 2.493706 -1.586578 -0.426323 -0.253025 0.092452 0.865628 1.947158 -2.825849 0.888028
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.161738 -2.314420 -0.946394 0.863886 1.210665 2.122522 -1.410565 0.062755 0.495725 -1.334051 0.523074 1.800971 -1.090921 -0.563299 -0.169843 -0.742368 0.045915 0.738922 -0.867244 -0.290974
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.316567 -1.071082 2.537905 1.484751 0.337417 1.398373 0.572013 0.958483 -0.843667 2.268953 -2.432535 2.010696 -0.540368 -2.343758 -0.918531 0.321735 0.412395 0.719610 -2.166643 1.338717
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.301371 -1.141874 2.540237 1.413308 0.201980 1.356852 0.531534 1.104770 -0.860900 2.241136 -2.445137 2.085858 -0.466609 -2.347911 -0.876456 0.192822 0.416882 0.785087 -2.188671 1.252701
wb_dma_ch_sel/reg_am0 -0.819975 0.300908 0.734639 -1.665561 0.486344 1.805733 -0.622911 1.047671 0.328186 -1.345386 -1.996404 -2.020368 0.166771 0.057493 -0.526897 1.457251 -2.148725 -0.471349 0.687043 0.916203
wb_dma/assign_2_dma_req 2.306263 -3.863310 2.143210 -0.794944 1.559890 -0.526267 0.655639 0.259673 1.290372 1.556620 -0.803408 3.296133 0.125914 2.425645 -1.219308 -4.894955 -1.434945 -2.455456 1.107794 2.262152
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.264319 -1.320482 -1.112857 -0.900747 -3.311244 -0.203528 -1.618190 -3.058481 0.358735 -0.714241 2.598517 2.280282 -0.031428 2.570738 3.410866 -0.917587 1.771901 0.444284 -0.890523 -2.471540
wb_dma_ch_rf/wire_ch_csr -0.549338 3.204190 1.040117 -3.531045 -0.047980 -4.310028 0.782423 1.038102 -0.140644 1.632506 -1.755301 -1.477582 4.044900 -0.364764 -1.265203 -0.093667 3.162979 0.151674 0.263855 -3.204859
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 2.290316 -1.288856 1.410710 0.601489 -0.742260 1.141662 0.888905 2.839057 -2.388521 3.583754 0.624007 -1.208968 2.489768 1.192438 1.688596 -0.323129 -1.384788 -0.394368 1.055073 0.176710
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.241265 2.269264 -0.595846 -0.878918 -2.264850 -1.167747 -0.566615 -2.693180 0.027029 -1.263553 -0.111935 -1.386353 -0.986789 0.831461 0.708547 -0.031671 0.111484 -0.563653 -0.043493 -0.279369
wb_dma_ch_sel/assign_118_valid -1.454144 -0.703633 1.850741 0.799649 2.155683 2.604917 -1.421166 1.314245 0.588808 1.290752 -3.363621 3.279385 -0.486051 -1.461216 -0.656661 -0.012172 -0.155782 0.281692 -1.370166 1.594453
wb_dma_ch_rf/input_de_adr1_we 0.143740 -0.544217 0.835361 0.821323 -1.932935 -0.958115 1.889382 -0.255352 -1.604776 1.074878 0.712265 -1.103773 -0.151368 -1.235752 -0.241355 0.203870 0.538698 0.499065 -0.889284 -0.145539
wb_dma_de/always_8/stmt_1/expr_1 -1.611627 2.608755 0.134898 -1.576137 -0.110855 0.949348 -1.896494 -1.478585 -0.785747 -2.492128 -2.435417 2.336020 -1.573232 -0.377863 -0.253611 0.214514 0.944595 1.906145 -2.793407 0.836619
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.840783 0.739711 0.113996 -1.340689 -1.911787 -2.946329 2.812113 4.445970 -1.720654 0.355448 -1.169512 -0.474045 3.912438 1.424718 2.963188 -1.117188 3.705790 -1.756588 -1.192862 0.033943
wb_dma_de/always_2/if_1/stmt_1 -0.020834 -0.334360 1.588021 -0.114795 -2.178338 -1.984176 -0.529087 1.653759 1.278697 6.646491 -1.373531 2.589322 4.855415 0.836865 3.810861 -0.281026 1.222042 -2.438156 2.257691 -1.934204
wb_dma_de/assign_65_done/expr_1 -0.076279 1.231099 -0.696332 -3.156460 1.338219 -0.867679 -1.208381 -1.068119 -2.117399 -3.126120 -1.344066 1.315308 -2.147300 -0.192497 -1.429855 -1.243321 -0.068641 2.269441 -1.787678 1.518124
wb_dma_ch_sel/reg_de_start_r 1.649709 1.976914 2.284970 3.192557 -0.122932 -2.029864 -0.466690 0.596098 -2.961248 0.603832 -1.937186 0.625635 -2.741337 -0.123514 -0.748873 -3.064324 -0.370765 1.429604 -2.371077 2.201010
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.269085 2.281261 -0.587337 -0.861187 -2.299238 -1.115770 -0.569211 -2.737896 -0.010801 -1.286454 -0.160502 -1.364604 -1.035576 0.785725 0.721210 -0.073886 0.075283 -0.548636 -0.071212 -0.262387
wb_dma_wb_mast/assign_1 3.789571 -0.580316 -2.209566 -4.274535 -3.061884 -1.747237 2.310075 -1.757709 -5.443675 -3.276082 1.517497 -4.837632 0.121739 -2.460943 -1.101464 -1.725371 -2.305011 -0.293440 2.479508 1.919335
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.412655 -3.039938 -0.009345 -0.738488 -0.038197 1.844251 0.487918 -0.367757 2.740537 -2.016843 1.956462 4.030115 2.246240 3.197534 0.253702 -1.623429 1.444067 -0.132331 -1.279564 -1.283350
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.119292 -3.375815 -0.476825 -0.956569 -0.848315 0.888915 -1.790316 -0.412967 0.336733 1.254979 0.520880 3.026868 0.055333 1.268857 2.336504 -1.678910 0.010941 -0.632925 -0.110773 -0.802988
wb_dma_de/wire_de_csr 1.416974 -4.031912 -0.568378 -3.359955 1.760005 -0.035619 0.360559 0.393207 1.255571 -1.807813 0.304956 2.491739 0.616176 2.503645 -1.533126 -3.821440 -1.272992 -1.195490 0.441175 0.881354
wb_dma_ch_sel/reg_ndnr 1.677281 -3.070319 -0.838444 -1.124046 0.608033 1.600408 -0.810497 2.452228 -2.670310 -2.693116 1.208736 3.904102 0.092155 -1.817605 -0.052517 -1.848672 0.648253 3.482305 -1.181240 -0.439990
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.128943 -0.458132 0.814586 0.710671 -1.836708 -1.018450 1.804029 -0.259279 -1.473503 1.004974 0.723775 -1.061595 -0.134623 -1.095255 -0.257670 0.193627 0.495379 0.472452 -0.850234 -0.145057
wb_dma_ch_sel/reg_txsz 1.470528 2.024204 0.713684 -1.103635 0.433594 -1.872942 -0.052239 -1.481461 -3.163661 -2.565586 0.993804 2.764878 -1.582065 0.777533 -0.590473 -1.207817 2.277225 4.098022 -2.677957 0.899231
wb_dma_rf/always_1/case_1/stmt_10 0.930831 0.070244 0.321194 0.048530 -0.934882 -2.052892 1.767147 -0.492251 -1.077956 0.123047 1.628963 -0.040304 -0.499667 2.829832 1.225834 -0.181996 0.996996 0.284902 -1.222831 1.161946
wb_dma_ch_pri_enc/inst_u28 0.529633 -0.713937 -0.032611 -0.760364 -1.933262 1.160441 -1.691673 -2.459036 0.484063 -1.626061 -0.178522 1.703227 -1.581490 1.483773 1.290298 -1.936215 -0.762141 -0.761251 -0.149685 0.529390
wb_dma_ch_pri_enc/inst_u29 0.550052 -0.801812 -0.037196 -0.722437 -2.012566 1.283919 -1.851583 -2.565898 0.488852 -1.759855 -0.238162 1.829679 -1.710832 1.433668 1.332631 -2.011087 -0.834225 -0.763445 -0.206029 0.589261
wb_dma/wire_de_adr1 0.447383 -0.304327 -0.313855 0.893238 -0.413131 -0.036820 0.705332 -0.179089 0.159836 -0.877483 2.642709 0.579347 1.047506 0.928654 0.679990 0.735578 1.752787 1.499405 -0.655881 -1.652067
wb_dma_ch_arb/always_2/block_1/case_1 2.719344 -2.103132 -1.963048 0.277042 -4.138450 -0.476497 -1.385836 2.084762 -2.337963 -0.370203 -0.167555 1.207976 4.951717 -1.286917 1.960595 -4.535229 1.226874 -0.418805 -0.661431 -3.341713
wb_dma_de/always_18/stmt_1/expr_1 -0.887478 -3.740617 2.901775 -0.896702 -1.892044 -3.263044 2.370297 2.692062 -1.240580 2.274166 0.883227 -1.476454 -2.018677 -1.150803 -1.348573 -0.330515 -0.507066 2.752121 -0.518939 -2.350852
wb_dma_ch_arb/always_1/if_1 2.688193 -2.124874 -1.736936 0.529122 -3.841972 -0.090979 -1.406774 2.424497 -2.279858 -0.317226 -0.248786 1.419860 4.932445 -1.450152 1.905953 -4.323950 1.155731 -0.230655 -0.658925 -3.182689
wb_dma_ch_pri_enc/inst_u20 0.539969 -0.785026 -0.008394 -0.697117 -1.926663 1.174236 -1.697566 -2.479516 0.522650 -1.640790 -0.149217 1.777041 -1.610460 1.492692 1.301523 -1.932048 -0.753195 -0.780099 -0.160275 0.547901
wb_dma_ch_pri_enc/inst_u21 0.531691 -0.771077 -0.024141 -0.718886 -1.979792 1.243559 -1.743862 -2.601347 0.521542 -1.694265 -0.139499 1.778341 -1.689312 1.501387 1.289379 -1.921919 -0.780582 -0.745174 -0.148181 0.615625
wb_dma_ch_pri_enc/inst_u22 0.546158 -0.762111 0.041799 -0.734977 -1.978461 1.209602 -1.692641 -2.603642 0.467701 -1.650652 -0.153497 1.771353 -1.684150 1.533788 1.285949 -1.931871 -0.823299 -0.804643 -0.096642 0.643134
wb_dma_ch_pri_enc/inst_u23 0.541606 -0.902867 0.014727 -0.644214 -1.927239 1.399926 -1.786855 -2.516547 0.461297 -1.693567 -0.212659 1.868221 -1.700948 1.333682 1.317396 -1.944502 -0.814481 -0.744300 -0.191236 0.638251
wb_dma_ch_pri_enc/inst_u24 0.491146 -0.725559 -0.039139 -0.722937 -1.967661 1.195502 -1.758789 -2.564482 0.475086 -1.726515 -0.184176 1.712483 -1.643651 1.469255 1.303997 -1.929941 -0.780686 -0.747898 -0.189454 0.552797
wb_dma_ch_pri_enc/inst_u25 0.493220 -0.719367 -0.145595 -0.717193 -1.924448 1.207545 -1.809616 -2.720695 0.508103 -1.864478 -0.109207 1.686350 -1.799404 1.491026 1.288997 -1.936749 -0.749707 -0.746760 -0.202633 0.546630
wb_dma_ch_pri_enc/inst_u26 0.564705 -0.941475 -0.016362 -0.731344 -1.887709 1.283562 -1.750609 -2.473318 0.502882 -1.671905 -0.121164 1.885288 -1.615650 1.542840 1.274881 -1.985335 -0.822358 -0.780077 -0.147483 0.601670
wb_dma_ch_pri_enc/inst_u27 0.498262 -0.689402 -0.089679 -0.745379 -1.980334 1.126946 -1.711415 -2.612988 0.505858 -1.753455 -0.106046 1.702825 -1.643091 1.489671 1.300752 -1.926049 -0.704199 -0.709916 -0.186196 0.491888
wb_dma/wire_dma_busy -1.240298 1.405584 -0.016425 0.622023 2.073242 -1.266138 -0.495719 -3.307039 1.847131 -0.701756 -1.189820 1.108809 2.031126 0.488688 -1.630181 -0.203188 5.773066 0.390791 -3.600996 -1.324558
wb_dma_ch_sel/reg_ack_o 2.170814 -3.776931 1.864701 -0.786712 1.517988 -0.435038 0.538978 0.250517 1.434093 1.458742 -0.762780 3.169921 0.315825 2.342433 -1.128419 -4.709895 -1.292848 -2.527624 1.093707 1.999735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.179654 -2.335421 -0.944873 0.847306 1.218439 2.071341 -1.351300 0.081461 0.503510 -1.345816 0.512923 1.749527 -1.090115 -0.562974 -0.209577 -0.700056 0.047964 0.765866 -0.849229 -0.267913
wb_dma_rf/reg_csr_r -2.879759 3.239608 1.943326 -1.964290 -1.560181 -1.909233 1.666982 -3.273053 3.440731 0.598526 -3.292988 2.768895 -0.164628 1.605487 -1.344806 -0.362212 0.875905 -2.493260 -1.286811 1.872414
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.038708 -0.138409 0.937829 1.069067 -0.356462 2.120009 -1.253242 2.545917 -0.722346 1.634910 -3.495312 1.286475 0.360416 -4.021791 0.079395 0.229978 -0.373929 -0.140580 -0.151097 0.189914
assert_wb_dma_ch_sel -0.136514 -2.347800 -0.898597 0.845140 1.204881 2.099604 -1.395136 0.080414 0.497700 -1.324304 0.463321 1.792147 -1.071328 -0.596213 -0.204490 -0.751824 0.022916 0.742068 -0.882104 -0.239495
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.919683 1.622125 2.104791 1.885188 0.127702 -1.610849 0.276630 0.265636 -0.997605 -0.242150 -2.592275 1.169704 -1.461868 0.825452 -1.801140 -3.555756 -0.152505 0.045847 -2.785235 2.076573
wb_dma_ch_sel/inst_ch2 1.002324 -0.769922 1.453997 -0.723166 -0.948596 0.348399 0.103486 -0.002964 0.007743 0.809558 -0.565346 1.435345 0.337645 1.301320 0.855205 -1.226397 -1.012310 -1.018545 0.780329 1.172099
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.141350 -2.326097 -0.902955 0.837884 1.214681 2.117351 -1.377929 0.078246 0.514374 -1.319222 0.519420 1.791512 -1.069346 -0.546386 -0.203325 -0.739994 0.070980 0.750700 -0.872257 -0.274040
wb_dma_ch_sel/assign_122_valid -1.418746 -0.710656 1.776872 0.852111 2.028718 2.505634 -1.401862 1.303364 0.665604 1.347907 -3.229294 3.168691 -0.433494 -1.311633 -0.578552 -0.014752 -0.191288 0.190927 -1.262823 1.428688
wb_dma_rf/wire_dma_abort -0.552182 -0.808884 0.886043 0.305757 -2.305519 3.118066 -2.959593 -0.015366 -0.165288 0.023510 -3.603020 2.963753 -1.230241 -2.440627 1.404755 -1.691375 -1.079309 -0.900564 -0.274201 0.662702
wb_dma_de/assign_67_dma_done_all/expr_1 0.110588 -0.718928 -0.190349 -2.251406 3.267356 0.166783 -0.711629 1.544125 -2.109221 -1.816425 -1.322676 2.545566 -1.091098 -1.031985 -1.994011 -1.131200 -0.070473 2.696855 -1.700637 1.666857
wb_dma_de/always_4/if_1/cond -1.541498 2.449766 0.198789 -1.472617 -0.146080 1.094223 -1.892401 -1.518186 -0.783339 -2.441954 -2.432573 2.318653 -1.653425 -0.487805 -0.202767 0.166596 0.858404 1.800912 -2.694735 0.966715
wb_dma_de/always_3/if_1/if_1/stmt_1 2.556148 0.979233 -1.855530 3.109500 0.057369 1.276341 -1.049179 2.126659 -1.670930 -2.095394 1.809114 -0.859658 2.069110 -0.357510 0.906024 -0.693268 0.747067 1.546362 -0.237013 -1.550920
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.087719 -0.205048 0.968215 1.170641 -0.361435 2.155127 -1.247741 2.509483 -0.576623 1.782113 -3.498487 1.256002 0.359866 -4.009526 0.168062 0.272025 -0.383445 -0.260942 -0.085755 0.150617
wb_dma_ch_sel/assign_156_req_p0 -1.318705 -1.108169 2.554783 1.455941 0.316312 1.336283 0.518930 1.007150 -0.861662 2.259704 -2.442530 2.110023 -0.566363 -2.402852 -0.947811 0.203072 0.470084 0.816724 -2.236037 1.297809
assert_wb_dma_ch_arb/input_advance -0.977882 0.966137 -0.222004 -0.437357 -0.414265 1.709757 -1.238975 2.196692 -2.043344 -0.933771 -2.495840 1.679625 0.125235 -3.817778 -0.191932 0.522856 0.588740 1.910168 -1.535309 -0.130071
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.098738 -1.193545 1.192982 1.612746 0.026433 0.496928 -0.043796 0.298557 1.453951 2.778921 -1.069472 -0.420113 0.211153 -0.258385 0.314183 -0.275825 -1.036594 -2.252187 1.475408 0.310112
wb_dma_ch_rf/reg_ch_tot_sz_r 0.736140 0.636432 -0.190310 0.388886 3.482618 -0.955557 0.285213 0.681993 -3.029994 -2.533675 1.696442 2.886771 -1.175417 -1.141634 -2.106217 -0.049593 3.217160 5.663067 -3.500211 0.134233
wb_dma_ch_rf/wire_ch_adr0 -1.414605 2.622872 1.106613 -1.586855 -0.800387 -1.132210 -1.546481 3.157850 1.637642 4.164524 -3.297228 0.607144 4.264139 1.304897 3.103706 1.527088 -0.108502 -2.271257 1.774838 -1.449255
wb_dma_ch_rf/wire_ch_adr1 1.411961 -0.679293 0.879927 1.323348 -3.116578 -3.078329 4.001042 -0.525048 -2.494921 0.172400 4.188008 -0.109140 0.488283 2.524732 1.476345 0.265509 3.096987 2.195538 -3.005264 -0.529314
wb_dma/wire_ch0_adr0 0.524147 -0.514190 4.226753 -0.644094 -0.700025 2.745758 0.771757 3.394959 -0.055464 5.324809 -3.158651 -0.259348 2.749282 0.361459 1.826615 1.481374 -3.318526 -2.690866 3.227861 2.352368
wb_dma/wire_ch0_adr1 0.151929 -0.468497 0.826447 0.746259 -1.887351 -1.001335 1.864475 -0.297165 -1.553343 1.018201 0.702960 -1.075952 -0.152807 -1.093280 -0.254215 0.212837 0.503895 0.497058 -0.894062 -0.125834
wb_dma_ch_pri_enc/wire_pri24_out 0.528518 -0.915613 -0.061309 -0.686844 -1.845807 1.345963 -1.777354 -2.454674 0.483869 -1.750247 -0.166284 1.889882 -1.659139 1.399372 1.253666 -1.972881 -0.781220 -0.673974 -0.224062 0.578276
wb_dma/input_dma_rest_i -0.809973 -0.398438 -0.256643 -1.797863 0.340662 -0.160208 0.796553 -0.228310 2.415591 -0.839885 -0.519608 0.692750 1.762793 1.878603 -0.978439 -0.810362 0.332870 -1.572959 -0.413841 -0.474693
wb_dma_inc30r/assign_1_out -0.792437 0.323671 0.736278 -1.728773 0.496646 1.786293 -0.583233 1.054351 0.369666 -1.396509 -1.980535 -2.043987 0.136400 0.101618 -0.592580 1.485265 -2.193093 -0.494677 0.702107 0.977428
wb_dma_ch_sel/assign_133_req_p0 -0.272646 -1.858323 -0.108329 0.709126 -1.277208 1.103731 0.076205 0.743403 -2.518254 2.509008 0.352689 1.325897 2.458442 -2.894173 1.350741 0.878936 2.558904 1.517598 -1.684374 -1.773492
wb_dma_ch_rf/always_23 0.578197 -0.778028 0.477808 1.584603 -2.381609 -1.101237 2.539440 -0.454377 -1.335218 0.131615 3.341669 -0.445807 0.967317 -0.127487 0.444248 0.919295 2.261319 1.971708 -1.537585 -1.850181
wb_dma_inc30r/reg_out_r 3.682862 3.247378 -1.389153 3.795383 0.491208 1.448546 -0.700113 5.379559 -3.356369 0.316070 1.646015 -2.041770 3.512393 1.262300 2.278975 -0.206598 -0.014359 1.506855 -0.148020 -1.396223
wb_dma/wire_pointer2 0.971801 -0.802156 1.446228 -0.724631 -0.957524 0.376268 0.128011 0.020501 0.028840 0.824538 -0.559333 1.439844 0.329863 1.296758 0.847061 -1.249927 -1.013734 -1.019228 0.783980 1.134180
wb_dma/wire_pointer3 -0.060095 -2.983871 0.286185 -1.576174 0.419270 2.016827 -0.327973 -0.187550 2.725354 -1.198418 -0.626547 3.618341 1.126008 2.385023 -0.332219 -2.496932 -0.396351 -1.742332 -0.556549 0.327890
wb_dma/wire_pointer0 1.268493 -3.162906 0.238104 0.952539 -0.215828 2.128879 -0.415844 -0.183806 0.673879 -1.207036 2.558274 3.519713 0.438727 1.687968 1.280412 -1.126543 0.869164 1.168719 -0.671361 -0.799219
wb_dma/wire_pointer1 0.816447 -3.044044 0.502902 0.110552 0.291333 2.372175 -1.227392 0.074387 0.502478 -0.518909 -0.049690 3.167567 -0.677906 0.755415 0.629500 -1.937637 -0.884434 -0.229604 -0.142703 0.812067
wb_dma/wire_mast0_err -0.515625 -0.815979 0.912821 0.295110 -2.258451 3.126293 -2.905296 -0.013743 -0.206848 -0.031159 -3.570255 2.914386 -1.250268 -2.462262 1.341487 -1.652844 -1.093786 -0.892555 -0.274318 0.724120
wb_dma_ch_rf/always_26 0.677905 2.297223 0.450548 1.641820 -0.450872 -3.795305 1.069059 0.546431 -0.809142 -0.040563 -1.957251 0.148141 -1.016879 2.435198 -1.091484 -4.093164 0.100482 -1.090142 -3.383287 1.556836
wb_dma_de/always_23/block_1/case_1/block_5 -1.389885 5.345129 -1.428628 -3.637283 1.830895 -0.135484 -1.512725 1.053388 3.143384 -7.662592 -2.679381 2.719141 1.549849 2.423762 -1.225722 0.442219 -0.005764 0.567882 -0.942981 0.940097
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.243471 -1.117919 2.587977 1.334569 0.211047 1.060417 0.625343 1.028764 -0.721355 2.448402 -2.407500 1.996583 -0.365677 -2.016435 -0.839264 0.103931 0.353323 0.583124 -2.047038 1.216218
wb_dma_ch_rf/wire_ch_am0_we -0.801506 0.286370 0.760062 -1.754426 0.475919 1.675932 -0.551181 0.953673 0.296765 -1.408066 -1.985811 -1.943151 0.104436 0.050452 -0.593755 1.419329 -2.108466 -0.446878 0.575003 0.957413
wb_dma_ch_rf/always_25 0.510425 2.037336 -1.679479 2.668849 -0.028061 -2.257579 -0.617467 2.161644 0.214789 -0.523813 -0.383425 -0.719296 0.048517 2.577023 0.879942 -2.374279 -0.334392 -1.032408 -1.793042 -0.408242
wb_dma/wire_dma_rest -0.783285 -0.247416 -0.198954 -1.749839 0.291854 -0.193215 0.784238 -0.173830 2.232801 -0.833728 -0.577162 0.656503 1.671083 1.703394 -0.997221 -0.765257 0.370944 -1.444107 -0.446813 -0.412677
wb_dma_wb_mast/input_mast_adr 1.363681 -0.326419 -0.590590 0.152066 -1.921520 -0.142068 1.324916 0.202339 -3.289599 0.430217 0.457409 -2.224760 1.224409 -3.037497 -0.292055 -0.120514 0.366877 0.383906 0.079449 -0.158268
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.106312 -3.293222 -0.478678 -0.967238 -0.859599 0.852298 -1.772268 -0.410423 0.339156 1.295908 0.475926 2.975654 0.053681 1.192958 2.291059 -1.639592 0.050276 -0.638884 -0.109653 -0.775300
wb_dma_ch_sel/always_44/case_1 0.000366 -0.267201 1.589756 -0.237883 -2.171048 -1.922670 -0.451915 1.661551 1.113274 6.418469 -1.378921 2.542933 4.831904 0.757964 3.635502 -0.290427 1.119003 -2.335777 2.188514 -1.827944
wb_dma/wire_ch0_am0 -0.803622 0.266947 0.770682 -1.749855 0.456464 1.745189 -0.577399 0.993699 0.288091 -1.402517 -2.043724 -1.982009 0.127920 0.018884 -0.586109 1.375914 -2.110448 -0.444949 0.564348 0.975588
wb_dma/wire_ch0_am1 0.826033 1.117555 -0.216665 3.325350 0.699032 0.687477 -1.548928 1.907029 0.140755 -0.786676 -0.502499 -0.072390 -0.429143 0.826292 0.441941 -1.200364 -0.807966 0.210328 -0.707467 0.042442
wb_dma_ch_rf/always_19/if_1 -1.176002 2.389425 0.415504 -0.373012 2.216524 -1.745286 1.031581 -1.172858 0.692560 0.109146 0.068186 -1.029746 -0.126165 1.683238 -1.395417 1.659425 1.083875 0.758997 -1.141895 0.539028
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.587932 2.957088 0.915760 -1.586509 -0.674939 -1.559787 -1.512597 3.049436 1.820578 4.116195 -3.239287 0.596090 4.330153 1.282206 3.004357 1.607861 0.235539 -2.221722 1.725361 -1.645008
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.388205 -0.091766 4.147676 -4.357207 -1.433595 2.336870 2.532892 4.494598 1.012542 -1.022707 -2.205235 1.358600 1.344172 0.403511 -0.752583 2.945974 -2.059899 1.774592 -0.293191 0.155320
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.999675 -3.176470 2.022627 -1.724943 -0.131943 -2.648924 0.796885 2.739729 0.264696 1.296679 0.456879 -0.650127 -1.768289 0.167265 -1.162007 -0.476680 -0.854841 2.287974 0.311303 -2.337766
wb_dma_de/always_3/if_1 2.690603 0.526045 -1.081187 3.783707 -1.651867 0.295122 0.602624 1.796284 -3.069147 -1.188234 2.340279 -1.728429 1.831989 -1.266349 0.637230 -0.718499 1.146320 1.913455 -1.099870 -1.555422
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.213528 2.158499 -0.569362 -0.847948 -2.213035 -1.094705 -0.586385 -2.719558 0.029139 -1.327741 -0.068323 -1.334684 -1.053411 0.806621 0.685420 -0.090376 0.074760 -0.551416 -0.032696 -0.286039
wb_dma_ch_rf/assign_16_ch_adr1_we 0.544037 -0.650690 0.588132 1.546879 -2.268691 -0.969340 2.522133 -0.407080 -1.368369 0.099062 3.145965 -0.369484 0.868836 -0.245276 0.344203 0.947786 2.228032 2.030138 -1.597950 -1.634541
wb_dma_wb_if/wire_wbm_data_o -0.304548 3.288855 -0.656177 -1.266931 -0.631456 -2.306030 -0.252015 -1.036837 0.106372 0.361375 0.584950 -2.797907 2.388094 -3.622370 -0.147544 2.413623 3.664447 0.496400 2.519057 -3.906308
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.528530 -0.757305 -0.028042 -0.717748 -1.974314 1.233906 -1.771369 -2.555353 0.455379 -1.745672 -0.235176 1.801100 -1.707531 1.405795 1.311968 -1.941058 -0.757121 -0.751833 -0.193509 0.620643
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.134246 -1.258365 -1.026463 0.404191 0.770794 3.820145 -2.541440 2.273633 -1.616323 -2.222451 -2.067145 3.452812 -0.921247 -4.443765 -0.368983 -0.183307 0.687984 2.684468 -2.358348 -0.354782
wb_dma_ch_sel/always_48/case_1/stmt_1 2.971767 -3.721774 -1.555358 0.814760 -2.102869 -0.048203 -0.816876 4.481380 -2.291632 0.720825 -0.073011 2.394831 6.118730 -1.784337 1.299951 -4.553701 1.421337 0.094452 -0.611882 -3.189685
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.245396 2.184317 -0.530897 -0.851203 -2.170811 -1.153529 -0.502137 -2.591381 0.034223 -1.221370 -0.094069 -1.373492 -0.954054 0.784893 0.660616 -0.049273 0.106283 -0.530921 -0.047778 -0.315942
assert_wb_dma_ch_arb/input_grant0 -0.986708 0.991547 -0.187292 -0.435874 -0.413879 1.737320 -1.273237 2.258505 -2.108202 -0.967957 -2.624461 1.776651 0.172521 -3.927486 -0.164279 0.527450 0.652298 1.972490 -1.555544 -0.116059
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.242662 2.334304 -0.577200 -0.909388 -2.288871 -1.221620 -0.531588 -2.677392 -0.027092 -1.264884 -0.144097 -1.394068 -0.989493 0.787802 0.669475 -0.052518 0.122074 -0.532664 -0.038125 -0.299995
wb_dma_ch_pri_enc/wire_pri18_out 0.557608 -0.674995 -0.008723 -0.773344 -1.976866 1.074064 -1.669433 -2.543184 0.451720 -1.645605 -0.167307 1.701088 -1.624994 1.563771 1.269076 -1.951282 -0.774034 -0.765852 -0.155069 0.580457
wb_dma_de/assign_6_adr0_cnt_next -0.881382 3.582212 -1.110003 0.341539 1.141094 -0.372480 -0.688751 1.028634 0.417932 -1.101014 -0.470225 -0.244287 -0.327488 0.323830 0.077260 1.144815 0.549295 0.506354 -0.772307 -0.356562
wb_dma_ch_rf/reg_ch_err -0.546031 -0.797470 0.828323 0.375908 -2.332843 3.163112 -2.859051 -0.273780 -0.118505 0.012650 -3.493634 2.803013 -1.289326 -2.396373 1.383590 -1.591159 -1.089286 -1.034769 -0.203898 0.711579
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.156092 -2.338245 -0.908160 0.854875 1.217103 2.085448 -1.367380 0.066102 0.528770 -1.318399 0.515086 1.774296 -1.089518 -0.545267 -0.170790 -0.741812 0.056026 0.742075 -0.848159 -0.229850
wb_dma_wb_slv/input_wb_addr_i 1.085890 5.203170 1.263944 -3.857109 -2.810068 -5.425487 4.293882 -1.299010 -2.815685 2.004708 -0.767611 -0.515234 3.514210 0.823444 -0.376734 0.007181 1.976587 -1.102951 0.066515 0.691997
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.256270 2.170171 -0.543879 -0.857382 -2.185023 -1.125107 -0.518295 -2.558463 -0.022422 -1.221300 -0.145697 -1.353457 -0.982279 0.740490 0.654252 -0.062892 0.068493 -0.531251 -0.013905 -0.256319
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266755 2.123176 -0.498028 -0.801819 -2.160748 -1.049214 -0.564052 -2.507746 -0.017886 -1.196534 -0.150237 -1.257564 -0.979556 0.702684 0.690275 -0.050948 0.082015 -0.482252 -0.077632 -0.261491
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.240211 2.210457 -0.522670 -0.863991 -2.171804 -1.159471 -0.497868 -2.565190 0.024747 -1.194265 -0.107155 -1.336451 -0.929421 0.783672 0.649579 -0.056055 0.116917 -0.517690 -0.017659 -0.312075
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.107785 -0.720843 -0.140056 -2.401053 3.430000 0.198488 -0.653855 1.521642 -2.202722 -1.919688 -1.329816 2.607932 -1.193195 -1.017303 -2.077786 -1.091168 -0.098607 2.825331 -1.745979 1.831247
