// Seed: 2241261974
module module_0 ();
  always @(*) begin
    id_1 <= id_1;
    `define pp_2 0
    `pp_2[`pp_2] = `pp_2 + 1'b0;
    `pp_2 = 1;
    id_1 = 1;
    id_1 <= `pp_2;
    if (`pp_2[1 : 1]) begin
      #id_3;
    end
  end
  wire id_5;
  assign id_5 = (id_4) * 1;
  tri1 id_6 = id_4 ^ 1;
  wire id_7;
  assign id_6 = id_6;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(1),
      .id_1($display),
      .id_2(1),
      .id_3(1),
      .id_4(id_8),
      .id_5(id_6),
      .id_6(1),
      .id_7(id_8),
      .id_8(1'b0),
      .id_9(1)
  );
  wor id_11, id_12 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_13 = 1;
  xnor (id_10, id_12, id_14, id_15, id_17, id_3, id_4, id_5, id_7, id_8, id_9);
  tri id_17 = 1'd0 == id_9;
  module_0();
endmodule
