{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678699062869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699062871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:17:42 2023 " "Processing started: Mon Mar 13 17:17:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699062871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678699062871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678699062871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678699063293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker-behave " "Found design unit 1: checker-behave" {  } { { "checker.vhd" "" { Text "E:/FPGA_EXP6/checker.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063702 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.vhd" "" { Text "E:/FPGA_EXP6/checker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feqdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feqdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feqdev-behave " "Found design unit 1: feqdev-behave" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP6/feqdev.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063870 ""} { "Info" "ISGN_ENTITY_NAME" "1 feqdev " "Found entity 1: feqdev" {  } { { "feqdev.vhd" "" { Text "E:/FPGA_EXP6/feqdev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0to3-behave " "Found design unit 1: counter0to3-behave" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP6/counter0to3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063888 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0to3 " "Found entity 1: counter0to3" {  } { { "counter0to3.vhd" "" { Text "E:/FPGA_EXP6/counter0to3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod3to8-behave " "Found design unit 1: decod3to8-behave" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063906 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod3to8 " "Found entity 1: decod3to8" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter0to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter0to7-behave " "Found design unit 1: counter0to7-behave" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP6/counter0to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063930 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter0to7 " "Found entity 1: counter0to7" {  } { { "counter0to7.vhd" "" { Text "E:/FPGA_EXP6/counter0to7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4to7-behave " "Found design unit 1: decod4to7-behave" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063948 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod4to7 " "Found entity 1: decod4to7" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans-behave " "Found design unit 1: trans-behave" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP6/trans.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063966 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "trans.vhd" "" { Text "E:/FPGA_EXP6/trans.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trans2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trans2-behave " "Found design unit 1: trans2-behave" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP6/trans2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063984 ""} { "Info" "ISGN_ENTITY_NAME" "1 trans2 " "Found entity 1: trans2" {  } { { "trans2.vhd" "" { Text "E:/FPGA_EXP6/trans2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699063984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699063984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "locker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file locker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 locker-behave " "Found design unit 1: locker-behave" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064007 ""} { "Info" "ISGN_ENTITY_NAME" "1 locker " "Found entity 1: locker" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699064007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP6-bahave " "Found design unit 1: FPGA_EXP6-bahave" {  } { { "FPGA_EXP6.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064035 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP6 " "Found entity 1: FPGA_EXP6" {  } { { "FPGA_EXP6.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699064035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp6_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp6_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_EXP6_tb-arch " "Found design unit 1: fpga_EXP6_tb-arch" {  } { { "FPGA_EXP6_tb.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064056 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_EXP6_tb " "Found entity 1: fpga_EXP6_tb" {  } { { "FPGA_EXP6_tb.vhd" "" { Text "E:/FPGA_EXP6/FPGA_EXP6_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678699064056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678699064056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP6 " "Elaborating entity \"FPGA_EXP6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678699064144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feqdev feqdev:f " "Elaborating entity \"feqdev\" for hierarchy \"feqdev:f\"" {  } { { "FPGA_EXP6.vhd" "f" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0to7 counter0to7:c2 " "Elaborating entity \"counter0to7\" for hierarchy \"counter0to7:c2\"" {  } { { "FPGA_EXP6.vhd" "c2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3to8 decod3to8:d1 " "Elaborating entity \"decod3to8\" for hierarchy \"decod3to8:d1\"" {  } { { "FPGA_EXP6.vhd" "d1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "three decod3to8.vhd(16) " "VHDL Process Statement warning at decod3to8.vhd(16): signal \"three\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decod3to8.vhd" "" { Text "E:/FPGA_EXP6/decod3to8.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064151 "|FPGA_EXP6|decod3to8:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0to3 counter0to3:c1 " "Elaborating entity \"counter0to3\" for hierarchy \"counter0to3:c1\"" {  } { { "FPGA_EXP6.vhd" "c1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:t1 " "Elaborating entity \"trans\" for hierarchy \"trans:t1\"" {  } { { "FPGA_EXP6.vhd" "t1" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans2 trans2:t2 " "Elaborating entity \"trans2\" for hierarchy \"trans2:t2\"" {  } { { "FPGA_EXP6.vhd" "t2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "locker locker:l " "Elaborating entity \"locker\" for hierarchy \"locker:l\"" {  } { { "FPGA_EXP6.vhd" "l" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064160 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav0 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav0\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064164 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav1 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav1\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064164 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav2 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav2\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064164 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav3 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav3\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064164 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav4 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav4\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064164 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav5 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav5\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064165 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav6 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav6\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064167 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat_sav7 locker.vhd(41) " "VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable \"dat_sav7\", which holds its previous value in one or more paths through the process" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1678699064167 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav0 locker.vhd(60) " "VHDL Process Statement warning at locker.vhd(60): signal \"dat_sav0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064167 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav1 locker.vhd(61) " "VHDL Process Statement warning at locker.vhd(61): signal \"dat_sav1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064167 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav2 locker.vhd(62) " "VHDL Process Statement warning at locker.vhd(62): signal \"dat_sav2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064167 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav3 locker.vhd(63) " "VHDL Process Statement warning at locker.vhd(63): signal \"dat_sav3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064168 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav4 locker.vhd(64) " "VHDL Process Statement warning at locker.vhd(64): signal \"dat_sav4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064168 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav5 locker.vhd(65) " "VHDL Process Statement warning at locker.vhd(65): signal \"dat_sav5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064168 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav6 locker.vhd(66) " "VHDL Process Statement warning at locker.vhd(66): signal \"dat_sav6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_sav7 locker.vhd(67) " "VHDL Process Statement warning at locker.vhd(67): signal \"dat_sav7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav7\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav7\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav6\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav6\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064170 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav5\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav5\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav4\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav4\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav3\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav3\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064172 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064174 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav2\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav2\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064174 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064174 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav1\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav1\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[0\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[0\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[1\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[1\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[2\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[2\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat_sav0\[3\] locker.vhd(41) " "Inferred latch for \"dat_sav0\[3\]\" at locker.vhd(41)" {  } { { "locker.vhd" "" { Text "E:/FPGA_EXP6/locker.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678699064175 "|FPGA_EXP6|locker:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:c " "Elaborating entity \"checker\" for hierarchy \"checker:c\"" {  } { { "FPGA_EXP6.vhd" "c" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4to7 decod4to7:d2 " "Elaborating entity \"decod4to7\" for hierarchy \"decod4to7:d2\"" {  } { { "FPGA_EXP6.vhd" "d2" { Text "E:/FPGA_EXP6/FPGA_EXP6.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678699064219 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "four decod4to7.vhd(16) " "VHDL Process Statement warning at decod4to7.vhd(16): signal \"four\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decod4to7.vhd" "" { Text "E:/FPGA_EXP6/decod4to7.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1678699064220 "|FPGA_EXP6|decod4to7:d2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678699065103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678699065703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678699065703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678699065952 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678699065952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678699065952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678699065952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699066115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:17:46 2023 " "Processing ended: Mon Mar 13 17:17:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699066115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699066115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699066115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678699066115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678699067201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699067204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:17:46 2023 " "Processing started: Mon Mar 13 17:17:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699067204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678699067204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678699067204 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678699067276 ""}
{ "Info" "0" "" "Project  = FPGA_EXP6" {  } {  } 0 0 "Project  = FPGA_EXP6" 0 0 "Fitter" 0 0 1678699067277 ""}
{ "Info" "0" "" "Revision = FPGA_EXP6" {  } {  } 0 0 "Revision = FPGA_EXP6" 0 0 "Fitter" 0 0 1678699067277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1678699067413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EXP6 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"FPGA_EXP6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678699067425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678699067457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678699067457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678699067592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678699067914 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678699072157 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 15 global CLKCTRL_G5 " "clk~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1678699072228 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678699072228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699072312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1678699075105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EXP6.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EXP6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678699075105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678699075106 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678699075107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678699075113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678699075113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678699075120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678699075120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678699075120 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678699075120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678699075121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678699075121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678699075134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1678699075135 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678699075135 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699075216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678699079126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699079400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678699079409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678699080140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699080140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678699081470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "E:/FPGA_EXP6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1678699085283 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678699085283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699088034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1678699088043 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678699088043 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1678699089322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678699089483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678699089900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678699090060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678699090886 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678699094434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_EXP6/output_files/FPGA_EXP6.fit.smsg " "Generated suppressed messages file E:/FPGA_EXP6/output_files/FPGA_EXP6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678699094936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6024 " "Peak virtual memory: 6024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699097537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:18:17 2023 " "Processing ended: Mon Mar 13 17:18:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699097537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699097537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699097537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678699097537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678699099149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699099152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:18:19 2023 " "Processing started: Mon Mar 13 17:18:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699099152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678699099152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678699099152 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678699103010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699109245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:18:29 2023 " "Processing ended: Mon Mar 13 17:18:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699109245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699109245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699109245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678699109245 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678699109917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678699110278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699110280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:18:30 2023 " "Processing started: Mon Mar 13 17:18:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699110280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678699110280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_sta FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678699110280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1678699110354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1678699110954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678699111015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1678699111016 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1678699111680 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EXP6.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EXP6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1678699111962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1678699111963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678699111964 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name feqdev:f\|tmp feqdev:f\|tmp " "create_clock -period 1.000 -name feqdev:f\|tmp feqdev:f\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678699111964 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name checker_en checker_en " "create_clock -period 1.000 -name checker_en checker_en" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678699111964 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1678699111964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1678699111967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678699111968 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1678699111969 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1678699112024 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678699112062 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678699112062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.015 " "Worst-case setup slack is -5.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.015       -14.164 feqdev:f\|tmp  " "   -5.015       -14.164 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -49.759 clk  " "   -3.021       -49.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887        -9.748 checker_en  " "   -0.887        -9.748 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699112093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.370 " "Worst-case hold slack is -2.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370       -65.042 checker_en  " "   -2.370       -65.042 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255        -2.255 clk  " "   -2.255        -2.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268         0.000 feqdev:f\|tmp  " "    0.268         0.000 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699112135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699112170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699112200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724       -18.950 clk  " "   -0.724       -18.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724       -10.099 feqdev:f\|tmp  " "   -0.724       -10.099 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 checker_en  " "    0.248         0.000 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699112236 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1678699112314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1678699112357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1678699115929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678699118093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678699118093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.072 " "Worst-case setup slack is -5.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.072       -14.459 feqdev:f\|tmp  " "   -5.072       -14.459 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.045       -50.512 clk  " "   -3.045       -50.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761        -9.635 checker_en  " "   -0.761        -9.635 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699118508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.591 " "Worst-case hold slack is -2.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591       -67.714 checker_en  " "   -2.591       -67.714 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296        -2.296 clk  " "   -2.296        -2.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 feqdev:f\|tmp  " "    0.251         0.000 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699118539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699118575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699118605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724       -18.960 clk  " "   -0.724       -18.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724       -10.077 feqdev:f\|tmp  " "   -0.724       -10.077 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 checker_en  " "    0.098         0.000 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699118636 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1678699118718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1678699119088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1678699119761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678699119908 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678699119908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.807 " "Worst-case setup slack is -1.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807        -2.816 feqdev:f\|tmp  " "   -1.807        -2.816 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726       -10.057 clk  " "   -0.726       -10.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233        -0.233 checker_en  " "   -0.233        -0.233 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699119941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.090 " "Worst-case hold slack is -1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090       -31.871 checker_en  " "   -1.090       -31.871 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855        -0.855 clk  " "   -0.855        -0.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058         0.000 feqdev:f\|tmp  " "    0.058         0.000 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699119982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699120015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699120052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.465 " "Worst-case minimum pulse width slack is -0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -2.022 clk  " "   -0.465        -2.022 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138        -9.078 checker_en  " "   -0.138        -9.078 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.029 feqdev:f\|tmp  " "   -0.029        -0.029 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699120086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1678699120314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1678699120703 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1678699120703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.711 " "Worst-case setup slack is -1.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711        -2.434 feqdev:f\|tmp  " "   -1.711        -2.434 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559        -8.441 clk  " "   -0.559        -8.441 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 checker_en  " "   -0.061        -0.061 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699120737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.070 " "Worst-case hold slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070       -30.710 checker_en  " "   -1.070       -30.710 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857        -0.857 clk  " "   -0.857        -0.857 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 feqdev:f\|tmp  " "    0.039         0.000 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699120776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699120812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1678699120846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.450 " "Worst-case minimum pulse width slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450        -2.046 clk  " "   -0.450        -2.046 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138        -9.536 checker_en  " "   -0.138        -9.536 checker_en " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 feqdev:f\|tmp  " "    0.015         0.000 feqdev:f\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1678699120881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678699122359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1678699122359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699122795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:18:42 2023 " "Processing ended: Mon Mar 13 17:18:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699122795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699122795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699122795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678699122795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678699124336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678699124339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:18:44 2023 " "Processing started: Mon Mar 13 17:18:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678699124339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678699124339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678699124339 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1678699125072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678699125247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:18:45 2023 " "Processing ended: Mon Mar 13 17:18:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678699125247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678699125247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678699125247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678699125247 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678699125950 ""}
