.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DelSig_V_Ext_CP_Clk */
.set ADC_DelSig_V_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_V_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_V_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_V_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_V_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_V_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_V_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_V_theACLK */
.set ADC_DelSig_V_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_DelSig_V_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_DelSig_V_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_DelSig_V_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_V_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_DelSig_V_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_V_theACLK__INDEX, 0x02
.set ADC_DelSig_V_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_V_theACLK__PM_ACT_MSK, 0x04
.set ADC_DelSig_V_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_V_theACLK__PM_STBY_MSK, 0x04

/* PWM_UNFOLD_A_PWMUDB */
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK, 0x01
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS, 0
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK, 0x02
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS, 1
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK, 0x03
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* PWM_UNFOLD_B_PWMUDB */
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK, 0x01
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS, 0
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK, 0x02
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS, 1
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK, 0x03
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* LCD_Char_1_LCDPort */
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* ADC_DelSig_V_DSM2 */
.set ADC_DelSig_V_DSM2__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_V_DSM2__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_V_DSM2__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_V_DSM2__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_V_DSM2__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_V_DSM2__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_V_DSM2__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_V_DSM2__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_V_DSM2__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_V_DSM2__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_V_DSM2__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_V_DSM2__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_V_DSM2__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_V_DSM2__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_V_DSM2__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_V_DSM2__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_V_DSM2__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_V_DSM2__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_V_DSM2__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_V_DSM2__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_V_DSM2__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_V_DSM2__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_V_DSM2__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_V_DSM2__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_V_DSM2__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_V_DSM2__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_V_DSM2__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_V_DSM2__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_V_DSM2__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_V_DSM2__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_V_DSM2__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_V_DSM2__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_V_DSM2__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_V_DSM2__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_V_DSM2__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_V_DSM2__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_V_DSM2__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_V_DSM2__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_V_DSM2__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_V_DSM2__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_V_DSM2__TST1, CYREG_DSM0_TST1

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_2_ADC_SAR__CSR7, CYREG_SAR0_CSR7
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_2_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR0_TR0
.set ADC_SAR_2_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR0_TR1
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_2_theACLK */
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_2_theACLK__INDEX, 0x00
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x01

/* ADC_SAR_V_ADC_SAR */
.set ADC_SAR_V_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_V_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_V_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_V_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_V_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_V_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_V_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_V_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_V_ADC_SAR__CSR7, CYREG_SAR1_CSR7
.set ADC_SAR_V_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_V_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_V_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_V_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_V_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_V_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_V_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_V_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_V_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_V_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_V_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR1_TR0
.set ADC_SAR_V_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR1_TR1
.set ADC_SAR_V_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_V_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_V_theACLK */
.set ADC_SAR_V_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_V_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_V_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_V_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_V_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_V_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_V_theACLK__INDEX, 0x01
.set ADC_SAR_V_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_V_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_V_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_V_theACLK__PM_STBY_MSK, 0x02

/* ADC_DelSig_V_DEC */
.set ADC_DelSig_V_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_V_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_V_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_V_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_V_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_V_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_V_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_V_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_V_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_V_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_V_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_V_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_V_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_V_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_V_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_V_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_V_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_V_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_V_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_V_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_V_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_V_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_V_DEC__TRIM__16H, CYREG_FLSHID_CUST_TABLES_DEC_16H
.set ADC_DelSig_V_DEC__TRIM__16L, CYREG_FLSHID_CUST_TABLES_DEC_16L
.set ADC_DelSig_V_DEC__TRIM__1H, CYREG_FLSHID_CUST_TABLES_DEC_1H
.set ADC_DelSig_V_DEC__TRIM__1L, CYREG_FLSHID_CUST_TABLES_DEC_1L
.set ADC_DelSig_V_DEC__TRIM__4H, CYREG_FLSHID_CUST_TABLES_DEC_4H
.set ADC_DelSig_V_DEC__TRIM__4L, CYREG_FLSHID_CUST_TABLES_DEC_4L
.set ADC_DelSig_V_DEC__TRIM__P25H, CYREG_FLSHID_CUST_TABLES_DEC_P25H
.set ADC_DelSig_V_DEC__TRIM__P25L, CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_V_IRQ */
.set ADC_DelSig_V_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_V_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_V_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_V_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_V_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_V_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_V_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_V_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_Bypass */
.set ADC_SAR_2_Bypass__0__MASK, 0x10
.set ADC_SAR_2_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_2_Bypass__0__PORT, 0
.set ADC_SAR_2_Bypass__0__SHIFT, 4
.set ADC_SAR_2_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_2_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_2_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_2_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_2_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_2_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_2_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_2_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_2_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_2_Bypass__MASK, 0x10
.set ADC_SAR_2_Bypass__PORT, 0
.set ADC_SAR_2_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_2_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_2_Bypass__SHIFT, 4
.set ADC_SAR_2_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_V_Bypass */
.set ADC_SAR_V_Bypass__0__MASK, 0x04
.set ADC_SAR_V_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_V_Bypass__0__PORT, 0
.set ADC_SAR_V_Bypass__0__SHIFT, 2
.set ADC_SAR_V_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_V_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_V_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_V_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_V_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_V_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_V_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_V_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_V_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_V_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_V_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_V_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_V_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_V_Bypass__MASK, 0x04
.set ADC_SAR_V_Bypass__PORT, 0
.set ADC_SAR_V_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_V_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_V_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_V_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_V_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_V_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_V_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_V_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_V_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_V_Bypass__SHIFT, 2
.set ADC_SAR_V_Bypass__SLW, CYREG_PRT0_SLW

/* PWM_BUCK_PWMUDB */
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK, 0x01
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS, 0
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK, 0x02
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS, 1
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK, 0x03
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x01
.set ADC_SAR_2_IRQ__INTC_NUMBER, 0
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_V_IRQ */
.set ADC_SAR_V_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_V_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_V_IRQ__INTC_MASK, 0x02
.set ADC_SAR_V_IRQ__INTC_NUMBER, 1
.set ADC_SAR_V_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_V_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_V_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_V_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Pin_10 */
.set Pin_10__0__MASK, 0x20
.set Pin_10__0__PC, CYREG_PRT4_PC5
.set Pin_10__0__PORT, 4
.set Pin_10__0__SHIFT, 5
.set Pin_10__AG, CYREG_PRT4_AG
.set Pin_10__AMUX, CYREG_PRT4_AMUX
.set Pin_10__BIE, CYREG_PRT4_BIE
.set Pin_10__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_10__BYP, CYREG_PRT4_BYP
.set Pin_10__CTL, CYREG_PRT4_CTL
.set Pin_10__DM0, CYREG_PRT4_DM0
.set Pin_10__DM1, CYREG_PRT4_DM1
.set Pin_10__DM2, CYREG_PRT4_DM2
.set Pin_10__DR, CYREG_PRT4_DR
.set Pin_10__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_10__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_10__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_10__MASK, 0x20
.set Pin_10__PORT, 4
.set Pin_10__PRT, CYREG_PRT4_PRT
.set Pin_10__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_10__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_10__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_10__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_10__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_10__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_10__PS, CYREG_PRT4_PS
.set Pin_10__SHIFT, 5
.set Pin_10__SLW, CYREG_PRT4_SLW

/* Pin_1 */
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT1_PC6
.set Pin_1__0__PORT, 1
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT1_AG
.set Pin_1__AMUX, CYREG_PRT1_AMUX
.set Pin_1__BIE, CYREG_PRT1_BIE
.set Pin_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_1__BYP, CYREG_PRT1_BYP
.set Pin_1__CTL, CYREG_PRT1_CTL
.set Pin_1__DM0, CYREG_PRT1_DM0
.set Pin_1__DM1, CYREG_PRT1_DM1
.set Pin_1__DM2, CYREG_PRT1_DM2
.set Pin_1__DR, CYREG_PRT1_DR
.set Pin_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 1
.set Pin_1__PRT, CYREG_PRT1_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_1__PS, CYREG_PRT1_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT1_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x20
.set Pin_3__0__PC, CYREG_PRT0_PC5
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 5
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x20
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 5
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x01
.set Pin_4__0__PC, CYREG_PRT0_PC0
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 0
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x01
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 0
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Pin_5 */
.set Pin_5__0__MASK, 0x08
.set Pin_5__0__PC, CYREG_PRT0_PC3
.set Pin_5__0__PORT, 0
.set Pin_5__0__SHIFT, 3
.set Pin_5__AG, CYREG_PRT0_AG
.set Pin_5__AMUX, CYREG_PRT0_AMUX
.set Pin_5__BIE, CYREG_PRT0_BIE
.set Pin_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_5__BYP, CYREG_PRT0_BYP
.set Pin_5__CTL, CYREG_PRT0_CTL
.set Pin_5__DM0, CYREG_PRT0_DM0
.set Pin_5__DM1, CYREG_PRT0_DM1
.set Pin_5__DM2, CYREG_PRT0_DM2
.set Pin_5__DR, CYREG_PRT0_DR
.set Pin_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_5__MASK, 0x08
.set Pin_5__PORT, 0
.set Pin_5__PRT, CYREG_PRT0_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_5__PS, CYREG_PRT0_PS
.set Pin_5__SHIFT, 3
.set Pin_5__SLW, CYREG_PRT0_SLW

/* Pin_6 */
.set Pin_6__0__MASK, 0x02
.set Pin_6__0__PC, CYREG_PRT0_PC1
.set Pin_6__0__PORT, 0
.set Pin_6__0__SHIFT, 1
.set Pin_6__AG, CYREG_PRT0_AG
.set Pin_6__AMUX, CYREG_PRT0_AMUX
.set Pin_6__BIE, CYREG_PRT0_BIE
.set Pin_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_6__BYP, CYREG_PRT0_BYP
.set Pin_6__CTL, CYREG_PRT0_CTL
.set Pin_6__DM0, CYREG_PRT0_DM0
.set Pin_6__DM1, CYREG_PRT0_DM1
.set Pin_6__DM2, CYREG_PRT0_DM2
.set Pin_6__DR, CYREG_PRT0_DR
.set Pin_6__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_6__MASK, 0x02
.set Pin_6__PORT, 0
.set Pin_6__PRT, CYREG_PRT0_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_6__PS, CYREG_PRT0_PS
.set Pin_6__SHIFT, 1
.set Pin_6__SLW, CYREG_PRT0_SLW

/* Pin_7 */
.set Pin_7__0__MASK, 0x10
.set Pin_7__0__PC, CYREG_PRT4_PC4
.set Pin_7__0__PORT, 4
.set Pin_7__0__SHIFT, 4
.set Pin_7__AG, CYREG_PRT4_AG
.set Pin_7__AMUX, CYREG_PRT4_AMUX
.set Pin_7__BIE, CYREG_PRT4_BIE
.set Pin_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_7__BYP, CYREG_PRT4_BYP
.set Pin_7__CTL, CYREG_PRT4_CTL
.set Pin_7__DM0, CYREG_PRT4_DM0
.set Pin_7__DM1, CYREG_PRT4_DM1
.set Pin_7__DM2, CYREG_PRT4_DM2
.set Pin_7__DR, CYREG_PRT4_DR
.set Pin_7__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_7__MASK, 0x10
.set Pin_7__PORT, 4
.set Pin_7__PRT, CYREG_PRT4_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_7__PS, CYREG_PRT4_PS
.set Pin_7__SHIFT, 4
.set Pin_7__SLW, CYREG_PRT4_SLW

/* Pin_8 */
.set Pin_8__0__MASK, 0x04
.set Pin_8__0__PC, CYREG_PRT1_PC2
.set Pin_8__0__PORT, 1
.set Pin_8__0__SHIFT, 2
.set Pin_8__AG, CYREG_PRT1_AG
.set Pin_8__AMUX, CYREG_PRT1_AMUX
.set Pin_8__BIE, CYREG_PRT1_BIE
.set Pin_8__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_8__BYP, CYREG_PRT1_BYP
.set Pin_8__CTL, CYREG_PRT1_CTL
.set Pin_8__DM0, CYREG_PRT1_DM0
.set Pin_8__DM1, CYREG_PRT1_DM1
.set Pin_8__DM2, CYREG_PRT1_DM2
.set Pin_8__DR, CYREG_PRT1_DR
.set Pin_8__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_8__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_8__MASK, 0x04
.set Pin_8__PORT, 1
.set Pin_8__PRT, CYREG_PRT1_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_8__PS, CYREG_PRT1_PS
.set Pin_8__SHIFT, 2
.set Pin_8__SLW, CYREG_PRT1_SLW

/* Pin_9 */
.set Pin_9__0__MASK, 0x20
.set Pin_9__0__PC, CYREG_PRT6_PC5
.set Pin_9__0__PORT, 6
.set Pin_9__0__SHIFT, 5
.set Pin_9__AG, CYREG_PRT6_AG
.set Pin_9__AMUX, CYREG_PRT6_AMUX
.set Pin_9__BIE, CYREG_PRT6_BIE
.set Pin_9__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_9__BYP, CYREG_PRT6_BYP
.set Pin_9__CTL, CYREG_PRT6_CTL
.set Pin_9__DM0, CYREG_PRT6_DM0
.set Pin_9__DM1, CYREG_PRT6_DM1
.set Pin_9__DM2, CYREG_PRT6_DM2
.set Pin_9__DR, CYREG_PRT6_DR
.set Pin_9__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_9__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_9__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_9__MASK, 0x20
.set Pin_9__PORT, 6
.set Pin_9__PRT, CYREG_PRT6_PRT
.set Pin_9__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_9__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_9__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_9__PS, CYREG_PRT6_PS
.set Pin_9__SHIFT, 5
.set Pin_9__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
