

================================================================
== Vitis HLS Report for 'runTestAfterInit'
================================================================
* Date:           Wed Oct 12 10:20:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       73|     1277|  1.314 us|  22.986 us|   74|  1278|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                         |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                 Instance                |                Module                |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |runTestAfterInit_Block_entry15_proc5_U0  |runTestAfterInit_Block_entry15_proc5  |       73|     1277|  1.314 us|  22.986 us|   73|  1277|       no|
        +-----------------------------------------+--------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   22|   10045|  13692|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|   10045|  13692|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       9|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |runTestAfterInit_Block_entry15_proc5_U0  |runTestAfterInit_Block_entry15_proc5  |        0|  22|  10045|  13692|    0|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |Total                                    |                                      |        0|  22|  10045|  13692|    0|
    +-----------------------------------------+--------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
|inputAOV               |   in|   64|     ap_none|          inputAOV|        scalar|
|inputAOV_ap_vld        |   in|    1|     ap_none|          inputAOV|        scalar|
|outcomeInRam_address0  |  out|    4|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_ce0       |  out|    1|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_d0        |  out|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_q0        |   in|  288|   ap_memory|      outcomeInRam|         array|
|outcomeInRam_we0       |  out|   36|   ap_memory|      outcomeInRam|         array|
|errorInTask_address0   |  out|    4|   ap_memory|       errorInTask|         array|
|errorInTask_ce0        |  out|    1|   ap_memory|       errorInTask|         array|
|errorInTask_d0         |  out|    8|   ap_memory|       errorInTask|         array|
|errorInTask_q0         |   in|    8|   ap_memory|       errorInTask|         array|
|errorInTask_we0        |  out|    1|   ap_memory|       errorInTask|         array|
|failedTask             |  out|    8|       ap_hs|        failedTask|       pointer|
|failedTask_ap_vld      |  out|    1|       ap_hs|        failedTask|       pointer|
|failedTask_ap_ack      |   in|    1|       ap_hs|        failedTask|       pointer|
|regions_address0       |  out|   12|   ap_memory|           regions|         array|
|regions_ce0            |  out|    1|   ap_memory|           regions|         array|
|regions_d0             |  out|   32|   ap_memory|           regions|         array|
|regions_q0             |   in|   32|   ap_memory|           regions|         array|
|regions_we0            |  out|    1|   ap_memory|           regions|         array|
|regions_address1       |  out|   12|   ap_memory|           regions|         array|
|regions_ce1            |  out|    1|   ap_memory|           regions|         array|
|regions_d1             |  out|   32|   ap_memory|           regions|         array|
|regions_q1             |   in|   32|   ap_memory|           regions|         array|
|regions_we1            |  out|    1|   ap_memory|           regions|         array|
|regions_1_address0     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d0           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q0           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we0          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_address1     |  out|   12|   ap_memory|         regions_1|         array|
|regions_1_ce1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_1_d1           |  out|   32|   ap_memory|         regions_1|         array|
|regions_1_q1           |   in|   32|   ap_memory|         regions_1|         array|
|regions_1_we1          |  out|    1|   ap_memory|         regions_1|         array|
|regions_2_address0     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d0           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q0           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we0          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_address1     |  out|   12|   ap_memory|         regions_2|         array|
|regions_2_ce1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_2_d1           |  out|   32|   ap_memory|         regions_2|         array|
|regions_2_q1           |   in|   32|   ap_memory|         regions_2|         array|
|regions_2_we1          |  out|    1|   ap_memory|         regions_2|         array|
|regions_3_address0     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d0           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q0           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we0          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_address1     |  out|   12|   ap_memory|         regions_3|         array|
|regions_3_ce1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_3_d1           |  out|   32|   ap_memory|         regions_3|         array|
|regions_3_q1           |   in|   32|   ap_memory|         regions_3|         array|
|regions_3_we1          |  out|    1|   ap_memory|         regions_3|         array|
|regions_4_address0     |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d0           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q0           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we0          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_address1     |  out|   12|   ap_memory|         regions_4|         array|
|regions_4_ce1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_4_d1           |  out|   32|   ap_memory|         regions_4|         array|
|regions_4_q1           |   in|   32|   ap_memory|         regions_4|         array|
|regions_4_we1          |  out|    1|   ap_memory|         regions_4|         array|
|regions_5_address0     |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d0           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q0           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we0          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_address1     |  out|   12|   ap_memory|         regions_5|         array|
|regions_5_ce1          |  out|    1|   ap_memory|         regions_5|         array|
|regions_5_d1           |  out|   32|   ap_memory|         regions_5|         array|
|regions_5_q1           |   in|   32|   ap_memory|         regions_5|         array|
|regions_5_we1          |  out|    1|   ap_memory|         regions_5|         array|
|n_regions_V_address0   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d0         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q0         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we0        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_address1   |  out|    6|   ap_memory|       n_regions_V|         array|
|n_regions_V_ce1        |  out|    1|   ap_memory|       n_regions_V|         array|
|n_regions_V_d1         |  out|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_q1         |   in|    8|   ap_memory|       n_regions_V|         array|
|n_regions_V_we1        |  out|    1|   ap_memory|       n_regions_V|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  runTestAfterInit|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

