// Seed: 4079406483
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  assign id_0 = 1;
  assign module_2.id_14 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  id_3 :
  assert property (@(posedge id_3) 1)
  else id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input tri id_12,
    output tri0 id_13,
    input wand id_14,
    input wor id_15,
    input tri id_16,
    output wand id_17
);
  wand id_19 = {1'b0, ~id_19, 1'h0};
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6
  );
endmodule
