set ::env(PROJECT_NAME) ax8
set ::env(DESIGN_TOP) A90S2313
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/ax8/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/ax8/rtl/A90S2313.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
