; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -p loop-vectorize -S -mtriple=riscv64 -mattr=+v -prefer-control-flow %s | FileCheck %s

define void @conditional_store(ptr %addr, i64 %N, i64 %M) {
; CHECK-LABEL: define void @conditional_store(
; CHECK-SAME: ptr [[ADDR:%.*]], i64 [[N:%.*]], i64 [[M:%.*]]) #[[ATTR0:[0-9]+]] {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    br label %[[VECTOR_PH:.*]]
; CHECK:       [[VECTOR_PH]]:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <vscale x 2 x i64> poison, i64 [[M]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <vscale x 2 x i64> [[BROADCAST_SPLATINSERT]], <vscale x 2 x i64> poison, <vscale x 2 x i32> zeroinitializer
; CHECK-NEXT:    br label %[[VECTOR_BODY:.*]]
; CHECK:       [[VECTOR_BODY]]:
; CHECK-NEXT:    [[EVL_BASED_IV:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_EVL_NEXT:%.*]], %[[LOOP_IF_SPLIT:.*]] ]
; CHECK-NEXT:    [[AVL:%.*]] = phi i64 [ [[N]], %[[VECTOR_PH]] ], [ [[AVL_NEXT:%.*]], %[[LOOP_IF_SPLIT]] ]
; CHECK-NEXT:    [[TMP0:%.*]] = call i32 @llvm.experimental.get.vector.length.i64(i64 [[AVL]], i32 2, i1 true)
; CHECK-NEXT:    [[TMP1:%.*]] = getelementptr i64, ptr [[ADDR]], i64 [[EVL_BASED_IV]]
; CHECK-NEXT:    [[VP_OP_LOAD:%.*]] = call <vscale x 2 x i64> @llvm.vp.load.nxv2i64.p0(ptr align 8 [[TMP1]], <vscale x 2 x i1> splat (i1 true), i32 [[TMP0]])
; CHECK-NEXT:    [[TMP2:%.*]] = icmp eq <vscale x 2 x i64> [[VP_OP_LOAD]], [[BROADCAST_SPLAT]]
; CHECK-NEXT:    [[TMP3:%.*]] = call i1 @llvm.vp.reduce.or.nxv2i1(i1 false, <vscale x 2 x i1> [[TMP2]], <vscale x 2 x i1> splat (i1 true), i32 [[TMP0]])
; CHECK-NEXT:    br i1 [[TMP3]], label %[[VECTOR_IF_BB:.*]], label %[[LOOP_IF_SPLIT]]
; CHECK:       [[VECTOR_IF_BB]]:
; CHECK-NEXT:    [[TMP4:%.*]] = add <vscale x 2 x i64> [[VP_OP_LOAD]], splat (i64 1)
; CHECK-NEXT:    call void @llvm.vp.store.nxv2i64.p0(<vscale x 2 x i64> [[TMP4]], ptr align 8 [[TMP1]], <vscale x 2 x i1> [[TMP2]], i32 [[TMP0]])
; CHECK-NEXT:    br label %[[LOOP_IF_SPLIT]]
; CHECK:       [[LOOP_IF_SPLIT]]:
; CHECK-NEXT:    [[TMP5:%.*]] = zext i32 [[TMP0]] to i64
; CHECK-NEXT:    [[INDEX_EVL_NEXT]] = add i64 [[TMP5]], [[EVL_BASED_IV]]
; CHECK-NEXT:    [[AVL_NEXT]] = sub nuw i64 [[AVL]], [[TMP5]]
; CHECK-NEXT:    [[TMP6:%.*]] = icmp eq i64 [[AVL_NEXT]], 0
; CHECK-NEXT:    br i1 [[TMP6]], label %[[MIDDLE_BLOCK:.*]], label %[[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
; CHECK:       [[MIDDLE_BLOCK]]:
; CHECK-NEXT:    br label %[[EXIT:.*]]
; CHECK:       [[EXIT]]:
; CHECK-NEXT:    ret void
;
entry:
  br label %loop

loop:
  %iv = phi i64 [ 0, %entry ], [ %iv.next, %loop.cont ]
  %arrayidx = getelementptr inbounds i64, ptr %addr, i64 %iv
  %2 = load i64, ptr %arrayidx, align 8
  %or.cond.not = icmp eq i64 %2, %M
  br i1 %or.cond.not, label %loop.if, label %loop.cont

loop.if:
  %stored.val = add i64 %2, 1
  store i64 %stored.val, ptr %arrayidx, align 8
  br label %loop.cont

loop.cont:
  %iv.next = add nuw nsw i64 %iv, 1
  %exitcond.not = icmp eq i64 %iv.next, %N
  br i1 %exitcond.not, label %exit, label %loop

exit:
  ret void
}

; Test for control flow along with live-out calculated in the conditional block.
define i64 @conditional_liveout_and_store(ptr %addr, i64 %N, i64 %M) {
; CHECK-LABEL: define i64 @conditional_liveout_and_store(
; CHECK-SAME: ptr [[ADDR:%.*]], i64 [[N:%.*]], i64 [[M:%.*]]) #[[ATTR0]] {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    br label %[[VECTOR_PH:.*]]
; CHECK:       [[VECTOR_PH]]:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <vscale x 2 x i64> poison, i64 [[M]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <vscale x 2 x i64> [[BROADCAST_SPLATINSERT]], <vscale x 2 x i64> poison, <vscale x 2 x i32> zeroinitializer
; CHECK-NEXT:    br label %[[VECTOR_BODY:.*]]
; CHECK:       [[VECTOR_BODY]]:
; CHECK-NEXT:    [[EVL_BASED_IV:%.*]] = phi i64 [ 0, %[[VECTOR_PH]] ], [ [[INDEX_EVL_NEXT:%.*]], %[[LOOP_IF_SPLIT:.*]] ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <vscale x 2 x i64> [ zeroinitializer, %[[VECTOR_PH]] ], [ [[TMP6:%.*]], %[[LOOP_IF_SPLIT]] ]
; CHECK-NEXT:    [[AVL:%.*]] = phi i64 [ [[N]], %[[VECTOR_PH]] ], [ [[AVL_NEXT:%.*]], %[[LOOP_IF_SPLIT]] ]
; CHECK-NEXT:    [[TMP0:%.*]] = call i32 @llvm.experimental.get.vector.length.i64(i64 [[AVL]], i32 2, i1 true)
; CHECK-NEXT:    [[TMP1:%.*]] = getelementptr i64, ptr [[ADDR]], i64 [[EVL_BASED_IV]]
; CHECK-NEXT:    [[VP_OP_LOAD:%.*]] = call <vscale x 2 x i64> @llvm.vp.load.nxv2i64.p0(ptr align 8 [[TMP1]], <vscale x 2 x i1> splat (i1 true), i32 [[TMP0]])
; CHECK-NEXT:    [[TMP2:%.*]] = icmp eq <vscale x 2 x i64> [[VP_OP_LOAD]], [[BROADCAST_SPLAT]]
; CHECK-NEXT:    [[TMP3:%.*]] = call i1 @llvm.vp.reduce.or.nxv2i1(i1 false, <vscale x 2 x i1> [[TMP2]], <vscale x 2 x i1> splat (i1 true), i32 [[TMP0]])
; CHECK-NEXT:    br i1 [[TMP3]], label %[[VECTOR_IF_BB:.*]], label %[[LOOP_IF_SPLIT]]
; CHECK:       [[VECTOR_IF_BB]]:
; CHECK-NEXT:    [[TMP4:%.*]] = add <vscale x 2 x i64> [[VP_OP_LOAD]], splat (i64 1)
; CHECK-NEXT:    call void @llvm.vp.store.nxv2i64.p0(<vscale x 2 x i64> [[TMP4]], ptr align 8 [[TMP1]], <vscale x 2 x i1> [[TMP2]], i32 [[TMP0]])
; CHECK-NEXT:    br label %[[LOOP_IF_SPLIT]]
; CHECK:       [[LOOP_IF_SPLIT]]:
; CHECK-NEXT:    [[TMP5:%.*]] = add <vscale x 2 x i64> [[VEC_PHI]], splat (i64 1)
; CHECK-NEXT:    [[PREDPHI:%.*]] = select <vscale x 2 x i1> [[TMP2]], <vscale x 2 x i64> [[TMP5]], <vscale x 2 x i64> [[VEC_PHI]]
; CHECK-NEXT:    [[TMP6]] = call <vscale x 2 x i64> @llvm.vp.merge.nxv2i64(<vscale x 2 x i1> splat (i1 true), <vscale x 2 x i64> [[PREDPHI]], <vscale x 2 x i64> [[VEC_PHI]], i32 [[TMP0]])
; CHECK-NEXT:    [[TMP7:%.*]] = zext i32 [[TMP0]] to i64
; CHECK-NEXT:    [[INDEX_EVL_NEXT]] = add i64 [[TMP7]], [[EVL_BASED_IV]]
; CHECK-NEXT:    [[AVL_NEXT]] = sub nuw i64 [[AVL]], [[TMP7]]
; CHECK-NEXT:    [[TMP8:%.*]] = icmp eq i64 [[AVL_NEXT]], 0
; CHECK-NEXT:    br i1 [[TMP8]], label %[[MIDDLE_BLOCK:.*]], label %[[VECTOR_BODY]], !llvm.loop [[LOOP3:![0-9]+]]
; CHECK:       [[MIDDLE_BLOCK]]:
; CHECK-NEXT:    [[TMP9:%.*]] = call i64 @llvm.vector.reduce.add.nxv2i64(<vscale x 2 x i64> [[TMP6]])
; CHECK-NEXT:    br label %[[EXIT:.*]]
; CHECK:       [[EXIT]]:
; CHECK-NEXT:    ret i64 [[TMP9]]
;
entry:
  br label %loop

loop:
  %iv = phi i64 [ 0, %entry ], [ %iv.next, %loop.cont ]
  %sum = phi i64 [ 0, %entry ], [ %sum.next, %loop.cont ]
  %arrayidx = getelementptr inbounds i64, ptr %addr, i64 %iv
  %val = load i64, ptr %arrayidx, align 8
  %cond = icmp eq i64 %val, %M
  br i1 %cond, label %loop.if, label %loop.cont

loop.if:
  %new_val = add i64 %val, 1
  store i64 %new_val, ptr %arrayidx, align 8
  %sum.inc = add i64 %sum, 1
  br label %loop.cont

loop.cont:
  %sum.next = phi i64 [ %sum.inc, %loop.if ], [ %sum, %loop ]
  %iv.next = add nuw nsw i64 %iv, 1
  %exitcond = icmp eq i64 %iv.next, %N
  br i1 %exitcond, label %exit, label %loop

exit:
  ret i64 %sum.next
}

; Test for control flow with live-out calculated in both paths.
define i64 @conditional_liveout_both_path(ptr %addr, i64 %N, i64 %M) {
; CHECK-LABEL: define i64 @conditional_liveout_both_path(
; CHECK-SAME: ptr [[ADDR:%.*]], i64 [[N:%.*]], i64 [[M:%.*]]) #[[ATTR0]] {
; CHECK-NEXT:  [[ENTRY:.*]]:
; CHECK-NEXT:    br label %[[LOOP:.*]]
; CHECK:       [[LOOP]]:
; CHECK-NEXT:    [[IV:%.*]] = phi i64 [ 0, %[[ENTRY]] ], [ [[IV_NEXT:%.*]], %[[LOOP_CONT:.*]] ]
; CHECK-NEXT:    [[ACC:%.*]] = phi i64 [ 0, %[[ENTRY]] ], [ [[ACC_NEXT:%.*]], %[[LOOP_CONT]] ]
; CHECK-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds i64, ptr [[ADDR]], i64 [[IV]]
; CHECK-NEXT:    [[VAL:%.*]] = load i64, ptr [[ARRAYIDX]], align 8
; CHECK-NEXT:    [[COND:%.*]] = icmp eq i64 [[VAL]], [[M]]
; CHECK-NEXT:    br i1 [[COND]], label %[[LOOP_IF:.*]], label %[[LOOP_ELSE:.*]]
; CHECK:       [[LOOP_IF]]:
; CHECK-NEXT:    [[NEW_VAL:%.*]] = add i64 [[VAL]], 1
; CHECK-NEXT:    store i64 [[NEW_VAL]], ptr [[ARRAYIDX]], align 8
; CHECK-NEXT:    [[ACC_IF:%.*]] = add i64 [[ACC]], [[NEW_VAL]]
; CHECK-NEXT:    br label %[[LOOP_CONT]]
; CHECK:       [[LOOP_ELSE]]:
; CHECK-NEXT:    [[ACC_ELSE:%.*]] = add i64 [[ACC]], [[VAL]]
; CHECK-NEXT:    br label %[[LOOP_CONT]]
; CHECK:       [[LOOP_CONT]]:
; CHECK-NEXT:    [[ACC_NEXT]] = phi i64 [ [[ACC_IF]], %[[LOOP_IF]] ], [ [[ACC_ELSE]], %[[LOOP_ELSE]] ]
; CHECK-NEXT:    [[IV_NEXT]] = add nuw nsw i64 [[IV]], 1
; CHECK-NEXT:    [[EXITCOND:%.*]] = icmp eq i64 [[IV_NEXT]], [[N]]
; CHECK-NEXT:    br i1 [[EXITCOND]], label %[[EXIT:.*]], label %[[LOOP]]
; CHECK:       [[EXIT]]:
; CHECK-NEXT:    [[ACC_NEXT_LCSSA:%.*]] = phi i64 [ [[ACC_NEXT]], %[[LOOP_CONT]] ]
; CHECK-NEXT:    ret i64 [[ACC_NEXT_LCSSA]]
;
entry:
  br label %loop

loop:
  %iv = phi i64 [ 0, %entry ], [ %iv.next, %loop.cont ]
  %acc = phi i64 [ 0, %entry ], [ %acc.next, %loop.cont ]
  %arrayidx = getelementptr inbounds i64, ptr %addr, i64 %iv
  %val = load i64, ptr %arrayidx, align 8
  %cond = icmp eq i64 %val, %M
  br i1 %cond, label %loop.if, label %loop.else

loop.if:
  %new_val = add i64 %val, 1
  store i64 %new_val, ptr %arrayidx, align 8
  %acc.if = add i64 %acc, %new_val
  br label %loop.cont

loop.else:
  %acc.else = add i64 %acc, %val
  br label %loop.cont

loop.cont:
  %acc.next = phi i64 [ %acc.if, %loop.if ], [ %acc.else, %loop.else ]
  %iv.next = add nuw nsw i64 %iv, 1
  %exitcond = icmp eq i64 %iv.next, %N
  br i1 %exitcond, label %exit, label %loop

exit:
  ret i64 %acc.next
}
;.
; CHECK: [[LOOP0]] = distinct !{[[LOOP0]], [[META1:![0-9]+]], [[META2:![0-9]+]]}
; CHECK: [[META1]] = !{!"llvm.loop.isvectorized", i32 1}
; CHECK: [[META2]] = !{!"llvm.loop.unroll.runtime.disable"}
; CHECK: [[LOOP3]] = distinct !{[[LOOP3]], [[META1]], [[META2]]}
;.
