<module name="PSC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PID" acronym="PID" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x44827A00" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="PTCMD" acronym="PTCMD" offset="0x120" width="32" description="">
    <bitfield id="GO" width="32" begin="31" end="0" resetval="0x0" description="Power domain GO transition command. One bit per domain. Refer to, Power Domains for the power domain assignment.). Write 1 to cause the state transition interrupt generation block to evaluate the new PTNEXT and MDCTL.NEXT states as the application desired states." range="" rwaccess="W"/>
  </register>
  <register id="PTSTAT" acronym="PTSTAT" offset="0x128" width="32" description="">
    <bitfield id="GOSTAT_X" width="32" begin="31" end="0" resetval="0x0" description="Power domain transition status. One bit per domain. Refer to, Power Domains for the power domain assignment." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT0" acronym="PDSTAT0" offset="0x200" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT1" acronym="PDSTAT1" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT2" acronym="PDSTAT2" offset="0x208" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT3" acronym="PDSTAT3" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT4" acronym="PDSTAT4" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT5" acronym="PDSTAT5" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT6" acronym="PDSTAT6" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT7" acronym="PDSTAT7" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT8" acronym="PDSTAT8" offset="0x220" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT9" acronym="PDSTAT9" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT10" acronym="PDSTAT10" offset="0x228" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT11" acronym="PDSTAT11" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT12" acronym="PDSTAT12" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT13" acronym="PDSTAT13" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT14" acronym="PDSTAT14" offset="0x238" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT15" acronym="PDSTAT15" offset="0x23C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDSTAT16" acronym="PDSTAT16" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x1" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="STATE" width="2" begin="1" end="0" resetval="0x0" description="Power domain status. Reset value per, Power Domains." range="" rwaccess="R"/>
  </register>
  <register id="PDCTL0" acronym="PDCTL0" offset="0x300" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL1" acronym="PDCTL1" offset="0x304" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL2" acronym="PDCTL2" offset="0x308" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL3" acronym="PDCTL3" offset="0x30C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL4" acronym="PDCTL4" offset="0x310" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL5" acronym="PDCTL5" offset="0x314" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL6" acronym="PDCTL6" offset="0x318" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL7" acronym="PDCTL7" offset="0x31C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL8" acronym="PDCTL8" offset="0x320" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL9" acronym="PDCTL9" offset="0x324" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL10" acronym="PDCTL10" offset="0x328" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL11" acronym="PDCTL11" offset="0x32C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL12" acronym="PDCTL12" offset="0x330" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL13" acronym="PDCTL13" offset="0x334" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL14" acronym="PDCTL14" offset="0x338" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL15" acronym="PDCTL15" offset="0x33C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="PDCTL16" acronym="PDCTL16" offset="0x340" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Default value after reset: On domains -0x01; OFF domains -0x33. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Default value after reset: On domains -0xB; OFF domains -0x8. Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="1" begin="0" end="0" resetval="0x0" description="Default value after reset: ON domain -1; OFF domains -0. Power domain next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDSTAT0" acronym="MDSTAT0" offset="0x800" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT1" acronym="MDSTAT1" offset="0x804" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT2" acronym="MDSTAT2" offset="0x808" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT3" acronym="MDSTAT3" offset="0x80C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT4" acronym="MDSTAT4" offset="0x810" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT5" acronym="MDSTAT5" offset="0x814" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT6" acronym="MDSTAT6" offset="0x818" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT7" acronym="MDSTAT7" offset="0x81C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT8" acronym="MDSTAT8" offset="0x820" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT9" acronym="MDSTAT9" offset="0x824" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT10" acronym="MDSTAT10" offset="0x828" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT11" acronym="MDSTAT11" offset="0x82C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT12" acronym="MDSTAT12" offset="0x830" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT13" acronym="MDSTAT13" offset="0x834" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT14" acronym="MDSTAT14" offset="0x838" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT15" acronym="MDSTAT15" offset="0x83C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT16" acronym="MDSTAT16" offset="0x840" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT17" acronym="MDSTAT17" offset="0x844" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT18" acronym="MDSTAT18" offset="0x848" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT19" acronym="MDSTAT19" offset="0x84C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT20" acronym="MDSTAT20" offset="0x850" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT21" acronym="MDSTAT21" offset="0x854" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT22" acronym="MDSTAT22" offset="0x858" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT23" acronym="MDSTAT23" offset="0x85C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT24" acronym="MDSTAT24" offset="0x860" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT25" acronym="MDSTAT25" offset="0x864" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT26" acronym="MDSTAT26" offset="0x868" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT27" acronym="MDSTAT27" offset="0x86C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT28" acronym="MDSTAT28" offset="0x870" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT29" acronym="MDSTAT29" offset="0x874" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDSTAT30" acronym="MDSTAT30" offset="0x878" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module clock output status. Shows status of module clock; on/off." range="" rwaccess="R"/>
    <bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0x0" description="Module reset done. Software is responsible for checking that mode reset is done before accessing the module." range="" rwaccess="R"/>
    <bitfield id="MRST" width="1" begin="10" end="10" resetval="0x0" description="Module reset status. Reflects actual state of module reset." range="" rwaccess="R"/>
    <bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0x0" description="Default value after reset: DSP domain -0; other domains -1. Local reset done. Software is responsible for checking that local reset is done before accessing this module." range="" rwaccess="R"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x0" description="Module local reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATE" width="6" begin="5" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module state status. Indicates current module status." range="" rwaccess="R"/>
  </register>
  <register id="MDCTL0" acronym="MDCTL0" offset="0xA00" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL1" acronym="MDCTL1" offset="0xA04" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL2" acronym="MDCTL2" offset="0xA08" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL3" acronym="MDCTL3" offset="0xA0C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL4" acronym="MDCTL4" offset="0xA10" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL5" acronym="MDCTL5" offset="0xA14" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL6" acronym="MDCTL6" offset="0xA18" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL7" acronym="MDCTL7" offset="0xA1C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL8" acronym="MDCTL8" offset="0xA20" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL9" acronym="MDCTL9" offset="0xA24" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL10" acronym="MDCTL10" offset="0xA28" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL11" acronym="MDCTL11" offset="0xA2C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL12" acronym="MDCTL12" offset="0xA30" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL13" acronym="MDCTL13" offset="0xA34" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL14" acronym="MDCTL14" offset="0xA38" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL15" acronym="MDCTL15" offset="0xA3C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL16" acronym="MDCTL16" offset="0xA40" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL17" acronym="MDCTL17" offset="0xA44" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL18" acronym="MDCTL18" offset="0xA48" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL19" acronym="MDCTL19" offset="0xA4C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL20" acronym="MDCTL20" offset="0xA50" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL21" acronym="MDCTL21" offset="0xA54" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL22" acronym="MDCTL22" offset="0xA58" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL23" acronym="MDCTL23" offset="0xA5C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL24" acronym="MDCTL24" offset="0xA60" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL25" acronym="MDCTL25" offset="0xA64" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL26" acronym="MDCTL26" offset="0xA68" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL27" acronym="MDCTL27" offset="0xA6C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL28" acronym="MDCTL28" offset="0xA70" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL29" acronym="MDCTL29" offset="0xA74" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
  <register id="MDCTL30" acronym="MDCTL30" offset="0xA78" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESETISO" width="1" begin="12" end="12" resetval="0x0" description="Reset isolation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LRST" width="1" begin="8" end="8" resetval="0x1" description="Module local reset control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NEXT" width="5" begin="4" end="0" resetval="0x0" description="Default value after reset: Per, Clock Domains. Module next state." range="" rwaccess="RW"/>
  </register>
</module>
