
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -2.16

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency byte_controller.bit_controller.sSCL$_DFF_PN1_/CLK ^
  -0.41 target latency byte_controller.bit_controller.sta_condition$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.54    0.55    0.39    0.89 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.55    0.01    0.90 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    0.22 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.18    0.41 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.41   clock reconvergence pessimism
                          0.46    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: scl_pad_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.00    0.00    0.00    0.50 ^ scl_pad_i (in)
                                         scl_pad_i (net)
                  0.00    0.00    0.50 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.57 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.05    0.00    0.57 ^ _0716_/B (sky130_fd_sc_hd__or2_0)
     1    0.00    0.06    0.10    0.66 ^ _0716_/X (sky130_fd_sc_hd__or2_0)
                                         _0026_ (net)
                  0.06    0.00    0.66 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    0.22 ^ clkbuf_4_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.19    0.41 ^ clkbuf_4_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.41   clock reconvergence pessimism
                         -0.04    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: cr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.54    0.55    0.39    0.89 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.57    0.09    0.97 ^ cr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    2.72 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    2.72 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    2.91 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_wb_clk_i (net)
                  0.05    0.00    2.91 ^ cr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                          0.06    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    0.22 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.18    0.41 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.05    0.37    0.78 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         byte_controller.bit_controller.c_state[14] (net)
                  0.05    0.00    0.78 v _0601_/A (sky130_fd_sc_hd__buf_2)
     8    0.05    0.12    0.20    0.98 v _0601_/X (sky130_fd_sc_hd__buf_2)
                                         _0168_ (net)
                  0.12    0.00    0.99 v _0751_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.01    0.64    0.58    1.56 ^ _0751_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _0289_ (net)
                  0.64    0.00    1.57 ^ _0752_/B (sky130_fd_sc_hd__nand2_1)
     3    0.02    0.24    0.30    1.87 v _0752_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0290_ (net)
                  0.24    0.00    1.87 v _0756_/A1 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.17    0.25    2.12 ^ _0756_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _0294_ (net)
                  0.17    0.00    2.12 ^ _0758_/A (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.10    0.11    2.23 v _0758_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0296_ (net)
                  0.10    0.00    2.24 v _0777_/A3 (sky130_fd_sc_hd__a41oi_4)
     2    0.01    0.17    0.23    2.47 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.17    0.00    2.47 ^ rebuffer2/A (sky130_fd_sc_hd__buf_6)
     8    0.06    0.12    0.19    2.66 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
                                         net33 (net)
                  0.12    0.00    2.66 ^ _0802_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.99 v _0802_/X (sky130_fd_sc_hd__mux2_1)
                                         _0043_ (net)
                  0.06    0.00    2.99 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.99   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    2.72 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    2.72 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.18    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                         -0.12    2.79   library setup time
                                  2.79   data required time
-----------------------------------------------------------------------------
                                  2.79   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: cr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.54    0.55    0.39    0.89 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.57    0.09    0.97 ^ cr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    2.72 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    2.72 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    2.91 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_wb_clk_i (net)
                  0.05    0.00    2.91 ^ cr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                          0.06    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    0.22 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.18    0.41 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.05    0.37    0.78 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         byte_controller.bit_controller.c_state[14] (net)
                  0.05    0.00    0.78 v _0601_/A (sky130_fd_sc_hd__buf_2)
     8    0.05    0.12    0.20    0.98 v _0601_/X (sky130_fd_sc_hd__buf_2)
                                         _0168_ (net)
                  0.12    0.00    0.99 v _0751_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.01    0.64    0.58    1.56 ^ _0751_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _0289_ (net)
                  0.64    0.00    1.57 ^ _0752_/B (sky130_fd_sc_hd__nand2_1)
     3    0.02    0.24    0.30    1.87 v _0752_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0290_ (net)
                  0.24    0.00    1.87 v _0756_/A1 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.17    0.25    2.12 ^ _0756_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _0294_ (net)
                  0.17    0.00    2.12 ^ _0758_/A (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.10    0.11    2.23 v _0758_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0296_ (net)
                  0.10    0.00    2.24 v _0777_/A3 (sky130_fd_sc_hd__a41oi_4)
     2    0.01    0.17    0.23    2.47 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.17    0.00    2.47 ^ rebuffer2/A (sky130_fd_sc_hd__buf_6)
     8    0.06    0.12    0.19    2.66 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
                                         net33 (net)
                  0.12    0.00    2.66 ^ _0802_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.99 v _0802_/X (sky130_fd_sc_hd__mux2_1)
                                         _0043_ (net)
                  0.06    0.00    2.99 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.99   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.02    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.17    0.18    0.22    2.72 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.18    0.00    2.72 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.18    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                         -0.12    2.79   library setup time
                                  2.79   data required time
-----------------------------------------------------------------------------
                                  2.79   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.8359197974205017

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.479159951210022

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5651

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.020460007712244987

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6038

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 17

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.78 v byte_controller.bit_controller.c_state[14]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.20    0.98 v _0601_/X (sky130_fd_sc_hd__buf_2)
   0.58    1.56 ^ _0751_/Y (sky130_fd_sc_hd__nor4b_1)
   0.30    1.87 v _0752_/Y (sky130_fd_sc_hd__nand2_1)
   0.26    2.12 ^ _0756_/Y (sky130_fd_sc_hd__a21oi_2)
   0.11    2.23 v _0758_/Y (sky130_fd_sc_hd__nor2_2)
   0.23    2.47 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
   0.19    2.66 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
   0.34    2.99 v _0802_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.99 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           2.99   data arrival time

   2.50    2.50   clock core_clock (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 ^ wb_clk_i (in)
   0.22    2.72 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    2.91   clock reconvergence pessimism
  -0.12    2.79   library setup time
           2.79   data required time
---------------------------------------------------------
           2.79   data required time
          -2.99   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_ack_o$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_ack_o$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.74 ^ wb_ack_o$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.79 v _0710_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.79 v wb_ack_o$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.22    0.22 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.41   clock reconvergence pessimism
  -0.04    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4066

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4093

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9914

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.2007

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-6.709233

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.15e-03   5.85e-05   1.56e-09   2.21e-03  42.1%
Combinational          1.69e-04   2.95e-04   1.74e-09   4.63e-04   8.8%
Clock                  1.69e-03   8.77e-04   3.01e-10   2.57e-03  49.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.02e-03   1.23e-03   3.59e-09   5.25e-03 100.0%
                          76.5%      23.5%       0.0%
