C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis   -part AGLN250V2  -package VQFP100  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 0 -RWCheckOnRam 0 -summaryfile Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synlog\report\top_premap.xml  -top_level_module  top  -oedif  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top.edn  -conchk_prepass  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top_cck.rpt   -freq 1.000   Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_mult.srs  -flow prepass  -gcc_prepass  -osrd  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_prem.srd  -qsap  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v  -ologparam  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\syntmp\top.plg  -osyn  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_prem.srd  -prjdir  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\  -prjname  top_syn  -log  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synlog\top_premap.srr 
rc:1 success:1 runtime:3
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\scratchproject.prs|io:o|time:1498670574|size:2482|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top.edn|io:o|time:1498670302|size:430210|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top_cck.rpt|io:o|time:1498670582|size:21610|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_mult.srs|io:i|time:1498670579|size:4814|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_prem.srd|io:o|time:1498670581|size:26385|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\top.sap|io:o|time:1498670582|size:3486|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v|io:i|time:1487970450|size:50704|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\syntmp\top.plg|io:o|time:1498670581|size:0|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_prem.srd|io:o|time:1498670581|size:26385|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synlog\top_premap.srr|io:o|time:1498670582|size:3491|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_proasic.exe|io:i|time:1479403034|size:10978304|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_proasic.exe|io:i|time:1479404440|size:14125056|exec:1
