static int hv7131r_init(struct sn9c102_device* cam)\r\n{\r\nint err = 0;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C103:\r\nerr = sn9c102_write_const_regs(cam, {0x00, 0x03}, {0x1a, 0x04},\r\n{0x20, 0x05}, {0x20, 0x06},\r\n{0x03, 0x10}, {0x00, 0x14},\r\n{0x60, 0x17}, {0x0a, 0x18},\r\n{0xf0, 0x19}, {0x1d, 0x1a},\r\n{0x10, 0x1b}, {0x02, 0x1c},\r\n{0x03, 0x1d}, {0x0f, 0x1e},\r\n{0x0c, 0x1f}, {0x00, 0x20},\r\n{0x10, 0x21}, {0x20, 0x22},\r\n{0x30, 0x23}, {0x40, 0x24},\r\n{0x50, 0x25}, {0x60, 0x26},\r\n{0x70, 0x27}, {0x80, 0x28},\r\n{0x90, 0x29}, {0xa0, 0x2a},\r\n{0xb0, 0x2b}, {0xc0, 0x2c},\r\n{0xd0, 0x2d}, {0xe0, 0x2e},\r\n{0xf0, 0x2f}, {0xff, 0x30});\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nerr = sn9c102_write_const_regs(cam, {0x44, 0x01}, {0x40, 0x02},\r\n{0x00, 0x03}, {0x1a, 0x04},\r\n{0x44, 0x05}, {0x3e, 0x06},\r\n{0x1a, 0x07}, {0x03, 0x10},\r\n{0x08, 0x14}, {0xa3, 0x17},\r\n{0x4b, 0x18}, {0x00, 0x19},\r\n{0x1d, 0x1a}, {0x10, 0x1b},\r\n{0x02, 0x1c}, {0x03, 0x1d},\r\n{0x0f, 0x1e}, {0x0c, 0x1f},\r\n{0x00, 0x20}, {0x29, 0x21},\r\n{0x40, 0x22}, {0x54, 0x23},\r\n{0x66, 0x24}, {0x76, 0x25},\r\n{0x85, 0x26}, {0x94, 0x27},\r\n{0xa1, 0x28}, {0xae, 0x29},\r\n{0xbb, 0x2a}, {0xc7, 0x2b},\r\n{0xd3, 0x2c}, {0xde, 0x2d},\r\n{0xea, 0x2e}, {0xf4, 0x2f},\r\n{0xff, 0x30}, {0x00, 0x3F},\r\n{0xC7, 0x40}, {0x01, 0x41},\r\n{0x44, 0x42}, {0x00, 0x43},\r\n{0x44, 0x44}, {0x00, 0x45},\r\n{0x44, 0x46}, {0x00, 0x47},\r\n{0xC7, 0x48}, {0x01, 0x49},\r\n{0xC7, 0x4A}, {0x01, 0x4B},\r\n{0xC7, 0x4C}, {0x01, 0x4D},\r\n{0x44, 0x4E}, {0x00, 0x4F},\r\n{0x44, 0x50}, {0x00, 0x51},\r\n{0x44, 0x52}, {0x00, 0x53},\r\n{0xC7, 0x54}, {0x01, 0x55},\r\n{0xC7, 0x56}, {0x01, 0x57},\r\n{0xC7, 0x58}, {0x01, 0x59},\r\n{0x44, 0x5A}, {0x00, 0x5B},\r\n{0x44, 0x5C}, {0x00, 0x5D},\r\n{0x44, 0x5E}, {0x00, 0x5F},\r\n{0xC7, 0x60}, {0x01, 0x61},\r\n{0xC7, 0x62}, {0x01, 0x63},\r\n{0xC7, 0x64}, {0x01, 0x65},\r\n{0x44, 0x66}, {0x00, 0x67},\r\n{0x44, 0x68}, {0x00, 0x69},\r\n{0x44, 0x6A}, {0x00, 0x6B},\r\n{0xC7, 0x6C}, {0x01, 0x6D},\r\n{0xC7, 0x6E}, {0x01, 0x6F},\r\n{0xC7, 0x70}, {0x01, 0x71},\r\n{0x44, 0x72}, {0x00, 0x73},\r\n{0x44, 0x74}, {0x00, 0x75},\r\n{0x44, 0x76}, {0x00, 0x77},\r\n{0xC7, 0x78}, {0x01, 0x79},\r\n{0xC7, 0x7A}, {0x01, 0x7B},\r\n{0xC7, 0x7C}, {0x01, 0x7D},\r\n{0x44, 0x7E}, {0x00, 0x7F},\r\n{0x14, 0x84}, {0x00, 0x85},\r\n{0x27, 0x86}, {0x00, 0x87},\r\n{0x07, 0x88}, {0x00, 0x89},\r\n{0xEC, 0x8A}, {0x0f, 0x8B},\r\n{0xD8, 0x8C}, {0x0f, 0x8D},\r\n{0x3D, 0x8E}, {0x00, 0x8F},\r\n{0x3D, 0x90}, {0x00, 0x91},\r\n{0xCD, 0x92}, {0x0f, 0x93},\r\n{0xf7, 0x94}, {0x0f, 0x95},\r\n{0x0C, 0x96}, {0x00, 0x97},\r\n{0x00, 0x98}, {0x66, 0x99},\r\n{0x05, 0x9A}, {0x00, 0x9B},\r\n{0x04, 0x9C}, {0x00, 0x9D},\r\n{0x08, 0x9E}, {0x00, 0x9F},\r\n{0x2D, 0xC0}, {0x2D, 0xC1},\r\n{0x3A, 0xC2}, {0x05, 0xC3},\r\n{0x04, 0xC4}, {0x3F, 0xC5},\r\n{0x00, 0xC6}, {0x00, 0xC7},\r\n{0x50, 0xC8}, {0x3C, 0xC9},\r\n{0x28, 0xCA}, {0xD8, 0xCB},\r\n{0x14, 0xCC}, {0xEC, 0xCD},\r\n{0x32, 0xCE}, {0xDD, 0xCF},\r\n{0x32, 0xD0}, {0xDD, 0xD1},\r\n{0x6A, 0xD2}, {0x50, 0xD3},\r\n{0x00, 0xD4}, {0x00, 0xD5},\r\n{0x00, 0xD6});\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nerr += sn9c102_i2c_write(cam, 0x20, 0x00);\r\nerr += sn9c102_i2c_write(cam, 0x21, 0xd6);\r\nerr += sn9c102_i2c_write(cam, 0x25, 0x06);\r\nreturn err;\r\n}\r\nstatic int hv7131r_get_ctrl(struct sn9c102_device* cam,\r\nstruct v4l2_control* ctrl)\r\n{\r\nswitch (ctrl->id) {\r\ncase V4L2_CID_GAIN:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x30)) < 0)\r\nreturn -EIO;\r\nreturn 0;\r\ncase V4L2_CID_RED_BALANCE:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x31)) < 0)\r\nreturn -EIO;\r\nctrl->value = ctrl->value & 0x3f;\r\nreturn 0;\r\ncase V4L2_CID_BLUE_BALANCE:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x33)) < 0)\r\nreturn -EIO;\r\nctrl->value = ctrl->value & 0x3f;\r\nreturn 0;\r\ncase SN9C102_V4L2_CID_GREEN_BALANCE:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x32)) < 0)\r\nreturn -EIO;\r\nctrl->value = ctrl->value & 0x3f;\r\nreturn 0;\r\ncase V4L2_CID_BLACK_LEVEL:\r\nif ((ctrl->value = sn9c102_i2c_read(cam, 0x01)) < 0)\r\nreturn -EIO;\r\nctrl->value = (ctrl->value & 0x08) ? 1 : 0;\r\nreturn 0;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int hv7131r_set_ctrl(struct sn9c102_device* cam,\r\nconst struct v4l2_control* ctrl)\r\n{\r\nint err = 0;\r\nswitch (ctrl->id) {\r\ncase V4L2_CID_GAIN:\r\nerr += sn9c102_i2c_write(cam, 0x30, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_RED_BALANCE:\r\nerr += sn9c102_i2c_write(cam, 0x31, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_BLUE_BALANCE:\r\nerr += sn9c102_i2c_write(cam, 0x33, ctrl->value);\r\nbreak;\r\ncase SN9C102_V4L2_CID_GREEN_BALANCE:\r\nerr += sn9c102_i2c_write(cam, 0x32, ctrl->value);\r\nbreak;\r\ncase V4L2_CID_BLACK_LEVEL:\r\n{\r\nint r = sn9c102_i2c_read(cam, 0x01);\r\nif (r < 0)\r\nreturn -EIO;\r\nerr += sn9c102_i2c_write(cam, 0x01,\r\n(ctrl->value<<3) | (r&0xf7));\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn err ? -EIO : 0;\r\n}\r\nstatic int hv7131r_set_crop(struct sn9c102_device* cam,\r\nconst struct v4l2_rect* rect)\r\n{\r\nstruct sn9c102_sensor* s = sn9c102_get_sensor(cam);\r\nint err = 0;\r\nu8 h_start = (u8)(rect->left - s->cropcap.bounds.left) + 1,\r\nv_start = (u8)(rect->top - s->cropcap.bounds.top) + 1;\r\nerr += sn9c102_write_reg(cam, h_start, 0x12);\r\nerr += sn9c102_write_reg(cam, v_start, 0x13);\r\nreturn err;\r\n}\r\nstatic int hv7131r_set_pix_format(struct sn9c102_device* cam,\r\nconst struct v4l2_pix_format* pix)\r\n{\r\nint err = 0;\r\nswitch (sn9c102_get_bridge(cam)) {\r\ncase BRIDGE_SN9C103:\r\nif (pix->pixelformat == V4L2_PIX_FMT_SBGGR8) {\r\nerr += sn9c102_write_reg(cam, 0xa0, 0x19);\r\nerr += sn9c102_i2c_write(cam, 0x01, 0x04);\r\n} else {\r\nerr += sn9c102_write_reg(cam, 0x30, 0x19);\r\nerr += sn9c102_i2c_write(cam, 0x01, 0x04);\r\n}\r\nbreak;\r\ncase BRIDGE_SN9C105:\r\ncase BRIDGE_SN9C120:\r\nif (pix->pixelformat == V4L2_PIX_FMT_SBGGR8) {\r\nerr += sn9c102_write_reg(cam, 0xa5, 0x17);\r\nerr += sn9c102_i2c_write(cam, 0x01, 0x24);\r\n} else {\r\nerr += sn9c102_write_reg(cam, 0xa3, 0x17);\r\nerr += sn9c102_i2c_write(cam, 0x01, 0x04);\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn err;\r\n}\r\nint sn9c102_probe_hv7131r(struct sn9c102_device* cam)\r\n{\r\nint devid, err;\r\nerr = sn9c102_write_const_regs(cam, {0x09, 0x01}, {0x44, 0x02},\r\n{0x34, 0x01}, {0x20, 0x17},\r\n{0x34, 0x01}, {0x46, 0x01});\r\ndevid = sn9c102_i2c_try_read(cam, &hv7131r, 0x00);\r\nif (err || devid < 0)\r\nreturn -EIO;\r\nif (devid != 0x02)\r\nreturn -ENODEV;\r\nsn9c102_attach_sensor(cam, &hv7131r);\r\nreturn 0;\r\n}
