/*
 * Copyright (c) 2017, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SDM855_H
#define _DT_BINDINGS_CLK_QCOM_GCC_SDM855_H

/* Hardware/Dummy/Voter clocks */
#define GCC_XO							0

/* GCC clocks */
#define GCC_AGGRE_NOC_PCIE_TBU_CLK				0
#define GCC_AGGRE_UFS_CARD_AXI_CLK				1
#define GCC_AGGRE_UFS_CARD_AXI_HW_CTL_CLK			2
#define GCC_AGGRE_UFS_PHY_AXI_CLK				3
#define GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK			4
#define GCC_AGGRE_USB3_PRIM_AXI_CLK				5
#define GCC_AGGRE_USB3_SEC_AXI_CLK				6
#define GCC_BOOT_ROM_AHB_CLK					7
#define GCC_CAMERA_AHB_CLK					8
#define GCC_CAMERA_HF_AXI_CLK					9
#define GCC_CAMERA_SF_AXI_CLK					10
#define GCC_CAMERA_XO_CLK					11
#define GCC_CE1_AHB_CLK						12
#define GCC_CE1_AXI_CLK						13
#define GCC_CE1_CLK						14
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK				15
#define GCC_CFG_NOC_USB3_SEC_AXI_CLK				16
#define GCC_CPUSS_AHB_CLK					17
#define GCC_CPUSS_AHB_CLK_SRC					18
#define GCC_CPUSS_DVM_BUS_CLK					19
#define GCC_CPUSS_GNOC_CLK					20
#define GCC_CPUSS_RBCPR_CLK					21
#define GCC_DDRSS_GPU_AXI_CLK					22
#define GCC_DISP_AHB_CLK					23
#define GCC_DISP_HF_AXI_CLK					24
#define GCC_DISP_SF_AXI_CLK					25
#define GCC_DISP_XO_CLK						26
#define GCC_EMAC_AXI_CLK					27
#define GCC_EMAC_PTP_CLK					28
#define GCC_EMAC_PTP_CLK_SRC					29
#define GCC_EMAC_RGMII_CLK					30
#define GCC_EMAC_RGMII_CLK_SRC					31
#define GCC_EMAC_SLV_AHB_CLK					32
#define GCC_GP1_CLK						33
#define GCC_GP1_CLK_SRC						34
#define GCC_GP2_CLK						35
#define GCC_GP2_CLK_SRC						36
#define GCC_GP3_CLK						37
#define GCC_GP3_CLK_SRC						38
#define GCC_GPU_CFG_AHB_CLK					39
#define GCC_GPU_GPLL0_CLK_SRC					40
#define GCC_GPU_GPLL0_DIV_CLK_SRC				41
#define GCC_GPU_IREF_CLK					42
#define GCC_GPU_MEMNOC_GFX_CLK					43
#define GCC_GPU_SNOC_DVM_GFX_CLK				44
#define GCC_NPU_AT_CLK						45
#define GCC_NPU_AXI_CLK						46
#define GCC_NPU_AXI_CLK_SRC					47
#define GCC_NPU_CFG_AHB_CLK					48
#define GCC_NPU_GPLL0_CLK_SRC					49
#define GCC_NPU_GPLL0_DIV_CLK_SRC				50
#define GCC_NPU_TRIG_CLK					51
#define GCC_PCIE0_PHY_REFGEN_CLK				52
#define GCC_PCIE1_PHY_REFGEN_CLK				53
#define GCC_PCIE_0_AUX_CLK					54
#define GCC_PCIE_0_AUX_CLK_SRC					55
#define GCC_PCIE_0_CFG_AHB_CLK					56
#define GCC_PCIE_0_CLKREF_CLK					57
#define GCC_PCIE_0_MSTR_AXI_CLK					58
#define GCC_PCIE_0_PIPE_CLK					59
#define GCC_PCIE_0_SLV_AXI_CLK					60
#define GCC_PCIE_0_SLV_Q2A_AXI_CLK				61
#define GCC_PCIE_1_AUX_CLK					62
#define GCC_PCIE_1_AUX_CLK_SRC					63
#define GCC_PCIE_1_CFG_AHB_CLK					64
#define GCC_PCIE_1_CLKREF_CLK					65
#define GCC_PCIE_1_MSTR_AXI_CLK					66
#define GCC_PCIE_1_PIPE_CLK					67
#define GCC_PCIE_1_SLV_AXI_CLK					68
#define GCC_PCIE_1_SLV_Q2A_AXI_CLK				69
#define GCC_PCIE_PHY_AUX_CLK					70
#define GCC_PCIE_PHY_REFGEN_CLK_SRC				71
#define GCC_PDM2_CLK						72
#define GCC_PDM2_CLK_SRC					73
#define GCC_PDM_AHB_CLK						74
#define GCC_PDM_XO4_CLK						75
#define GCC_PRNG_AHB_CLK					76
#define GCC_QMIP_CAMERA_NRT_AHB_CLK				77
#define GCC_QMIP_CAMERA_RT_AHB_CLK				78
#define GCC_QMIP_DISP_AHB_CLK					79
#define GCC_QMIP_VIDEO_CVP_AHB_CLK				80
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK				81
#define GCC_QSPI_CNOC_PERIPH_AHB_CLK				82
#define GCC_QSPI_CORE_CLK					83
#define GCC_QSPI_CORE_CLK_SRC					84
#define GCC_QUPV3_WRAP0_CORE_2X_CLK				85
#define GCC_QUPV3_WRAP0_CORE_CLK				86
#define GCC_QUPV3_WRAP0_S0_CLK					87
#define GCC_QUPV3_WRAP0_S0_CLK_SRC				88
#define GCC_QUPV3_WRAP0_S1_CLK					89
#define GCC_QUPV3_WRAP0_S1_CLK_SRC				90
#define GCC_QUPV3_WRAP0_S2_CLK					91
#define GCC_QUPV3_WRAP0_S2_CLK_SRC				92
#define GCC_QUPV3_WRAP0_S3_CLK					93
#define GCC_QUPV3_WRAP0_S3_CLK_SRC				94
#define GCC_QUPV3_WRAP0_S4_CLK					95
#define GCC_QUPV3_WRAP0_S4_CLK_SRC				96
#define GCC_QUPV3_WRAP0_S5_CLK					97
#define GCC_QUPV3_WRAP0_S5_CLK_SRC				98
#define GCC_QUPV3_WRAP0_S6_CLK					99
#define GCC_QUPV3_WRAP0_S6_CLK_SRC				100
#define GCC_QUPV3_WRAP0_S7_CLK					101
#define GCC_QUPV3_WRAP0_S7_CLK_SRC				102
#define GCC_QUPV3_WRAP1_CORE_2X_CLK				103
#define GCC_QUPV3_WRAP1_CORE_2X_CLK_SRC				104
#define GCC_QUPV3_WRAP1_CORE_CLK				105
#define GCC_QUPV3_WRAP1_S0_CLK					106
#define GCC_QUPV3_WRAP1_S0_CLK_SRC				107
#define GCC_QUPV3_WRAP1_S1_CLK					108
#define GCC_QUPV3_WRAP1_S1_CLK_SRC				109
#define GCC_QUPV3_WRAP1_S2_CLK					110
#define GCC_QUPV3_WRAP1_S2_CLK_SRC				111
#define GCC_QUPV3_WRAP1_S3_CLK					112
#define GCC_QUPV3_WRAP1_S3_CLK_SRC				113
#define GCC_QUPV3_WRAP1_S4_CLK					114
#define GCC_QUPV3_WRAP1_S4_CLK_SRC				115
#define GCC_QUPV3_WRAP1_S5_CLK					116
#define GCC_QUPV3_WRAP1_S5_CLK_SRC				117
#define GCC_QUPV3_WRAP2_CORE_2X_CLK				118
#define GCC_QUPV3_WRAP2_CORE_CLK				119
#define GCC_QUPV3_WRAP2_S0_CLK					120
#define GCC_QUPV3_WRAP2_S0_CLK_SRC				121
#define GCC_QUPV3_WRAP2_S1_CLK					122
#define GCC_QUPV3_WRAP2_S1_CLK_SRC				123
#define GCC_QUPV3_WRAP2_S2_CLK					124
#define GCC_QUPV3_WRAP2_S2_CLK_SRC				125
#define GCC_QUPV3_WRAP2_S3_CLK					126
#define GCC_QUPV3_WRAP2_S3_CLK_SRC				127
#define GCC_QUPV3_WRAP2_S4_CLK					128
#define GCC_QUPV3_WRAP2_S4_CLK_SRC				129
#define GCC_QUPV3_WRAP2_S5_CLK					130
#define GCC_QUPV3_WRAP2_S5_CLK_SRC				131
#define GCC_QUPV3_WRAP_0_M_AHB_CLK				132
#define GCC_QUPV3_WRAP_0_S_AHB_CLK				133
#define GCC_QUPV3_WRAP_1_M_AHB_CLK				134
#define GCC_QUPV3_WRAP_1_S_AHB_CLK				135
#define GCC_QUPV3_WRAP_2_M_AHB_CLK				136
#define GCC_QUPV3_WRAP_2_S_AHB_CLK				137
#define GCC_SDCC2_AHB_CLK					138
#define GCC_SDCC2_APPS_CLK					139
#define GCC_SDCC2_APPS_CLK_SRC					140
#define GCC_SDCC4_AHB_CLK					141
#define GCC_SDCC4_APPS_CLK					142
#define GCC_SDCC4_APPS_CLK_SRC					143
#define GCC_SYS_NOC_CPUSS_AHB_CLK				144
#define GCC_TSIF_AHB_CLK					145
#define GCC_TSIF_INACTIVITY_TIMERS_CLK				146
#define GCC_TSIF_REF_CLK					147
#define GCC_TSIF_REF_CLK_SRC					148
#define GCC_UFS_CARD_AHB_CLK					149
#define GCC_UFS_CARD_AXI_CLK					150
#define GCC_UFS_CARD_AXI_CLK_SRC				151
#define GCC_UFS_CARD_AXI_HW_CTL_CLK				152
#define GCC_UFS_CARD_CLKREF_CLK					153
#define GCC_UFS_CARD_ICE_CORE_CLK				154
#define GCC_UFS_CARD_ICE_CORE_CLK_SRC				155
#define GCC_UFS_CARD_ICE_CORE_HW_CTL_CLK			156
#define GCC_UFS_CARD_PHY_AUX_CLK				157
#define GCC_UFS_CARD_PHY_AUX_CLK_SRC				158
#define GCC_UFS_CARD_PHY_AUX_HW_CTL_CLK				159
#define GCC_UFS_CARD_RX_SYMBOL_0_CLK				160
#define GCC_UFS_CARD_RX_SYMBOL_1_CLK				161
#define GCC_UFS_CARD_TX_SYMBOL_0_CLK				162
#define GCC_UFS_CARD_UNIPRO_CORE_CLK				163
#define GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC			164
#define GCC_UFS_CARD_UNIPRO_CORE_HW_CTL_CLK			165
#define GCC_UFS_MEM_CLKREF_CLK					166
#define GCC_UFS_PHY_AHB_CLK					167
#define GCC_UFS_PHY_AXI_CLK					168
#define GCC_UFS_PHY_AXI_CLK_SRC					169
#define GCC_UFS_PHY_AXI_HW_CTL_CLK				170
#define GCC_UFS_PHY_ICE_CORE_CLK				171
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC				172
#define GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK				173
#define GCC_UFS_PHY_PHY_AUX_CLK					174
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC				175
#define GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK				176
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK				177
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK				178
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK				179
#define GCC_UFS_PHY_UNIPRO_CORE_CLK				180
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC				181
#define GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK			182
#define GCC_USB30_PRIM_MASTER_CLK				183
#define GCC_USB30_PRIM_MASTER_CLK_SRC				184
#define GCC_USB30_PRIM_MOCK_UTMI_CLK				185
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC			186
#define GCC_USB30_PRIM_SLEEP_CLK				187
#define GCC_USB30_SEC_MASTER_CLK				188
#define GCC_USB30_SEC_MASTER_CLK_SRC				189
#define GCC_USB30_SEC_MOCK_UTMI_CLK				190
#define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC				191
#define GCC_USB30_SEC_SLEEP_CLK					192
#define GCC_USB3_PRIM_CLKREF_CLK				193
#define GCC_USB3_PRIM_PHY_AUX_CLK				194
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC				195
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK				196
#define GCC_USB3_PRIM_PHY_PIPE_CLK				197
#define GCC_USB3_SEC_CLKREF_CLK					198
#define GCC_USB3_SEC_PHY_AUX_CLK				199
#define GCC_USB3_SEC_PHY_AUX_CLK_SRC				200
#define GCC_USB3_SEC_PHY_COM_AUX_CLK				201
#define GCC_USB3_SEC_PHY_PIPE_CLK				202
#define GCC_VIDEO_AHB_CLK					203
#define GCC_VIDEO_AXI0_CLK					204
#define GCC_VIDEO_AXI1_CLK					205
#define GCC_VIDEO_AXIC_CLK					206
#define GCC_VIDEO_XO_CLK					207
#define GPLL0							208
#define GPLL0_OUT_EVEN						209
#define GPLL1							210
#define GPLL4							211
#define GPLL7							212

/* Reset clocks */
#define GCC_EMAC_BCR						0
#define GCC_GPU_BCR						1
#define GCC_MMSS_BCR						2
#define GCC_NPU_BCR						3
#define GCC_PCIE_0_BCR						4
#define GCC_PCIE_0_PHY_BCR					5
#define GCC_PCIE_1_BCR						6
#define GCC_PCIE_1_PHY_BCR					7
#define GCC_PCIE_PHY_BCR					8
#define GCC_PDM_BCR						9
#define GCC_PRNG_BCR						10
#define GCC_QSPI_BCR						11
#define GCC_QUPV3_WRAPPER_0_BCR					12
#define GCC_QUPV3_WRAPPER_1_BCR					13
#define GCC_QUPV3_WRAPPER_2_BCR					14
#define GCC_QUSB2PHY_PRIM_BCR					15
#define GCC_QUSB2PHY_SEC_BCR					16
#define GCC_SDCC2_BCR						17
#define GCC_SDCC4_BCR						18
#define GCC_TSIF_BCR						19
#define GCC_UFS_CARD_BCR					20
#define GCC_UFS_PHY_BCR						21
#define GCC_USB30_PRIM_BCR					22
#define GCC_USB30_SEC_BCR					23
#define GCC_USB_PHY_CFG_AHB2PHY_BCR				24

#endif
